<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › rv515d.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rv515d.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __RV515D_H__</span>
<span class="cp">#define __RV515D_H__</span>

<span class="cm">/*</span>
<span class="cm"> * RV515 registers</span>
<span class="cm"> */</span>
<span class="cp">#define PCIE_INDEX			0x0030</span>
<span class="cp">#define PCIE_DATA			0x0034</span>
<span class="cp">#define	MC_IND_INDEX			0x0070</span>
<span class="cp">#define		MC_IND_WR_EN				(1 &lt;&lt; 24)</span>
<span class="cp">#define	MC_IND_DATA			0x0074</span>
<span class="cp">#define	RBBM_SOFT_RESET			0x00F0</span>
<span class="cp">#define	CONFIG_MEMSIZE			0x00F8</span>
<span class="cp">#define HDP_FB_LOCATION			0x0134</span>
<span class="cp">#define	CP_CSQ_CNTL			0x0740</span>
<span class="cp">#define	CP_CSQ_MODE			0x0744</span>
<span class="cp">#define	CP_CSQ_ADDR			0x07F0</span>
<span class="cp">#define	CP_CSQ_DATA			0x07F4</span>
<span class="cp">#define	CP_CSQ_STAT			0x07F8</span>
<span class="cp">#define	CP_CSQ2_STAT			0x07FC</span>
<span class="cp">#define	RBBM_STATUS			0x0E40</span>
<span class="cp">#define	DST_PIPE_CONFIG			0x170C</span>
<span class="cp">#define	WAIT_UNTIL			0x1720</span>
<span class="cp">#define		WAIT_2D_IDLE				(1 &lt;&lt; 14)</span>
<span class="cp">#define		WAIT_3D_IDLE				(1 &lt;&lt; 15)</span>
<span class="cp">#define		WAIT_2D_IDLECLEAN			(1 &lt;&lt; 16)</span>
<span class="cp">#define		WAIT_3D_IDLECLEAN			(1 &lt;&lt; 17)</span>
<span class="cp">#define	ISYNC_CNTL			0x1724</span>
<span class="cp">#define		ISYNC_ANY2D_IDLE3D			(1 &lt;&lt; 0)</span>
<span class="cp">#define		ISYNC_ANY3D_IDLE2D			(1 &lt;&lt; 1)</span>
<span class="cp">#define		ISYNC_TRIG2D_IDLE3D			(1 &lt;&lt; 2)</span>
<span class="cp">#define		ISYNC_TRIG3D_IDLE2D			(1 &lt;&lt; 3)</span>
<span class="cp">#define		ISYNC_WAIT_IDLEGUI			(1 &lt;&lt; 4)</span>
<span class="cp">#define		ISYNC_CPSCRATCH_IDLEGUI			(1 &lt;&lt; 5)</span>
<span class="cp">#define	VAP_INDEX_OFFSET		0x208C</span>
<span class="cp">#define	VAP_PVS_STATE_FLUSH_REG		0x2284</span>
<span class="cp">#define	GB_ENABLE			0x4008</span>
<span class="cp">#define	GB_MSPOS0			0x4010</span>
<span class="cp">#define		MS_X0_SHIFT				0</span>
<span class="cp">#define		MS_Y0_SHIFT				4</span>
<span class="cp">#define		MS_X1_SHIFT				8</span>
<span class="cp">#define		MS_Y1_SHIFT				12</span>
<span class="cp">#define		MS_X2_SHIFT				16</span>
<span class="cp">#define		MS_Y2_SHIFT				20</span>
<span class="cp">#define		MSBD0_Y_SHIFT				24</span>
<span class="cp">#define		MSBD0_X_SHIFT				28</span>
<span class="cp">#define	GB_MSPOS1			0x4014</span>
<span class="cp">#define		MS_X3_SHIFT				0</span>
<span class="cp">#define		MS_Y3_SHIFT				4</span>
<span class="cp">#define		MS_X4_SHIFT				8</span>
<span class="cp">#define		MS_Y4_SHIFT				12</span>
<span class="cp">#define		MS_X5_SHIFT				16</span>
<span class="cp">#define		MS_Y5_SHIFT				20</span>
<span class="cp">#define		MSBD1_SHIFT				24</span>
<span class="cp">#define GB_TILE_CONFIG			0x4018</span>
<span class="cp">#define		ENABLE_TILING				(1 &lt;&lt; 0)</span>
<span class="cp">#define		PIPE_COUNT_MASK				0x0000000E</span>
<span class="cp">#define		PIPE_COUNT_SHIFT			1</span>
<span class="cp">#define		TILE_SIZE_8				(0 &lt;&lt; 4)</span>
<span class="cp">#define		TILE_SIZE_16				(1 &lt;&lt; 4)</span>
<span class="cp">#define		TILE_SIZE_32				(2 &lt;&lt; 4)</span>
<span class="cp">#define		SUBPIXEL_1_12				(0 &lt;&lt; 16)</span>
<span class="cp">#define		SUBPIXEL_1_16				(1 &lt;&lt; 16)</span>
<span class="cp">#define	GB_SELECT			0x401C</span>
<span class="cp">#define	GB_AA_CONFIG			0x4020</span>
<span class="cp">#define	GB_PIPE_SELECT			0x402C</span>
<span class="cp">#define	GA_ENHANCE			0x4274</span>
<span class="cp">#define		GA_DEADLOCK_CNTL			(1 &lt;&lt; 0)</span>
<span class="cp">#define		GA_FASTSYNC_CNTL			(1 &lt;&lt; 1)</span>
<span class="cp">#define	GA_POLY_MODE			0x4288</span>
<span class="cp">#define		FRONT_PTYPE_POINT			(0 &lt;&lt; 4)</span>
<span class="cp">#define		FRONT_PTYPE_LINE			(1 &lt;&lt; 4)</span>
<span class="cp">#define		FRONT_PTYPE_TRIANGE			(2 &lt;&lt; 4)</span>
<span class="cp">#define		BACK_PTYPE_POINT			(0 &lt;&lt; 7)</span>
<span class="cp">#define		BACK_PTYPE_LINE				(1 &lt;&lt; 7)</span>
<span class="cp">#define		BACK_PTYPE_TRIANGE			(2 &lt;&lt; 7)</span>
<span class="cp">#define	GA_ROUND_MODE			0x428C</span>
<span class="cp">#define		GEOMETRY_ROUND_TRUNC			(0 &lt;&lt; 0)</span>
<span class="cp">#define		GEOMETRY_ROUND_NEAREST			(1 &lt;&lt; 0)</span>
<span class="cp">#define		COLOR_ROUND_TRUNC			(0 &lt;&lt; 2)</span>
<span class="cp">#define		COLOR_ROUND_NEAREST			(1 &lt;&lt; 2)</span>
<span class="cp">#define	SU_REG_DEST			0x42C8</span>
<span class="cp">#define	RB3D_DSTCACHE_CTLSTAT		0x4E4C</span>
<span class="cp">#define		RB3D_DC_FLUSH				(2 &lt;&lt; 0)</span>
<span class="cp">#define		RB3D_DC_FREE				(2 &lt;&lt; 2)</span>
<span class="cp">#define		RB3D_DC_FINISH				(1 &lt;&lt; 4)</span>
<span class="cp">#define ZB_ZCACHE_CTLSTAT		0x4F18</span>
<span class="cp">#define		ZC_FLUSH				(1 &lt;&lt; 0)</span>
<span class="cp">#define		ZC_FREE					(1 &lt;&lt; 1)</span>
<span class="cp">#define DC_LB_MEMORY_SPLIT		0x6520</span>
<span class="cp">#define		DC_LB_MEMORY_SPLIT_MASK			0x00000003</span>
<span class="cp">#define		DC_LB_MEMORY_SPLIT_SHIFT		0</span>
<span class="cp">#define		DC_LB_MEMORY_SPLIT_D1HALF_D2HALF	0</span>
<span class="cp">#define		DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q		1</span>
<span class="cp">#define		DC_LB_MEMORY_SPLIT_D1_ONLY		2</span>
<span class="cp">#define		DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q		3</span>
<span class="cp">#define		DC_LB_MEMORY_SPLIT_SHIFT_MODE		(1 &lt;&lt; 2)</span>
<span class="cp">#define		DC_LB_DISP1_END_ADR_SHIFT		4</span>
<span class="cp">#define		DC_LB_DISP1_END_ADR_MASK		0x00007FF0</span>
<span class="cp">#define D1MODE_PRIORITY_A_CNT		0x6548</span>
<span class="cp">#define		MODE_PRIORITY_MARK_MASK			0x00007FFF</span>
<span class="cp">#define		MODE_PRIORITY_OFF			(1 &lt;&lt; 16)</span>
<span class="cp">#define		MODE_PRIORITY_ALWAYS_ON			(1 &lt;&lt; 20)</span>
<span class="cp">#define		MODE_PRIORITY_FORCE_MASK		(1 &lt;&lt; 24)</span>
<span class="cp">#define D1MODE_PRIORITY_B_CNT		0x654C</span>
<span class="cp">#define LB_MAX_REQ_OUTSTANDING		0x6D58</span>
<span class="cp">#define		LB_D1_MAX_REQ_OUTSTANDING_MASK		0x0000000F</span>
<span class="cp">#define		LB_D1_MAX_REQ_OUTSTANDING_SHIFT		0</span>
<span class="cp">#define		LB_D2_MAX_REQ_OUTSTANDING_MASK		0x000F0000</span>
<span class="cp">#define		LB_D2_MAX_REQ_OUTSTANDING_SHIFT		16</span>
<span class="cp">#define D2MODE_PRIORITY_A_CNT		0x6D48</span>
<span class="cp">#define D2MODE_PRIORITY_B_CNT		0x6D4C</span>

<span class="cm">/* ix[MC] registers */</span>
<span class="cp">#define MC_FB_LOCATION			0x01</span>
<span class="cp">#define		MC_FB_START_MASK			0x0000FFFF</span>
<span class="cp">#define		MC_FB_START_SHIFT			0</span>
<span class="cp">#define		MC_FB_TOP_MASK				0xFFFF0000</span>
<span class="cp">#define		MC_FB_TOP_SHIFT				16</span>
<span class="cp">#define MC_AGP_LOCATION			0x02</span>
<span class="cp">#define		MC_AGP_START_MASK			0x0000FFFF</span>
<span class="cp">#define		MC_AGP_START_SHIFT			0</span>
<span class="cp">#define		MC_AGP_TOP_MASK				0xFFFF0000</span>
<span class="cp">#define		MC_AGP_TOP_SHIFT			16</span>
<span class="cp">#define MC_AGP_BASE			0x03</span>
<span class="cp">#define MC_AGP_BASE_2			0x04</span>
<span class="cp">#define	MC_CNTL				0x5</span>
<span class="cp">#define		MEM_NUM_CHANNELS_MASK			0x00000003</span>
<span class="cp">#define	MC_STATUS			0x08</span>
<span class="cp">#define		MC_STATUS_IDLE				(1 &lt;&lt; 4)</span>
<span class="cp">#define	MC_MISC_LAT_TIMER		0x09</span>
<span class="cp">#define		MC_CPR_INIT_LAT_MASK			0x0000000F</span>
<span class="cp">#define		MC_VF_INIT_LAT_MASK			0x000000F0</span>
<span class="cp">#define		MC_DISP0R_INIT_LAT_MASK			0x00000F00</span>
<span class="cp">#define		MC_DISP0R_INIT_LAT_SHIFT		8</span>
<span class="cp">#define		MC_DISP1R_INIT_LAT_MASK			0x0000F000</span>
<span class="cp">#define		MC_DISP1R_INIT_LAT_SHIFT		12</span>
<span class="cp">#define		MC_FIXED_INIT_LAT_MASK			0x000F0000</span>
<span class="cp">#define		MC_E2R_INIT_LAT_MASK			0x00F00000</span>
<span class="cp">#define		SAME_PAGE_PRIO_MASK			0x0F000000</span>
<span class="cp">#define		MC_GLOBW_INIT_LAT_MASK			0xF0000000</span>


<span class="cm">/*</span>
<span class="cm"> * PM4 packet</span>
<span class="cm"> */</span>
<span class="cp">#define CP_PACKET0			0x00000000</span>
<span class="cp">#define		PACKET0_BASE_INDEX_SHIFT	0</span>
<span class="cp">#define		PACKET0_BASE_INDEX_MASK		(0x1ffff &lt;&lt; 0)</span>
<span class="cp">#define		PACKET0_COUNT_SHIFT		16</span>
<span class="cp">#define		PACKET0_COUNT_MASK		(0x3fff &lt;&lt; 16)</span>
<span class="cp">#define CP_PACKET1			0x40000000</span>
<span class="cp">#define CP_PACKET2			0x80000000</span>
<span class="cp">#define		PACKET2_PAD_SHIFT		0</span>
<span class="cp">#define		PACKET2_PAD_MASK		(0x3fffffff &lt;&lt; 0)</span>
<span class="cp">#define CP_PACKET3			0xC0000000</span>
<span class="cp">#define		PACKET3_IT_OPCODE_SHIFT		8</span>
<span class="cp">#define		PACKET3_IT_OPCODE_MASK		(0xff &lt;&lt; 8)</span>
<span class="cp">#define		PACKET3_COUNT_SHIFT		16</span>
<span class="cp">#define		PACKET3_COUNT_MASK		(0x3fff &lt;&lt; 16)</span>
<span class="cm">/* PACKET3 op code */</span>
<span class="cp">#define		PACKET3_NOP			0x10</span>
<span class="cp">#define		PACKET3_3D_DRAW_VBUF		0x28</span>
<span class="cp">#define		PACKET3_3D_DRAW_IMMD		0x29</span>
<span class="cp">#define		PACKET3_3D_DRAW_INDX		0x2A</span>
<span class="cp">#define		PACKET3_3D_LOAD_VBPNTR		0x2F</span>
<span class="cp">#define		PACKET3_INDX_BUFFER		0x33</span>
<span class="cp">#define		PACKET3_3D_DRAW_VBUF_2		0x34</span>
<span class="cp">#define		PACKET3_3D_DRAW_IMMD_2		0x35</span>
<span class="cp">#define		PACKET3_3D_DRAW_INDX_2		0x36</span>
<span class="cp">#define		PACKET3_BITBLT_MULTI		0x9B</span>

<span class="cp">#define PACKET0(reg, n)	(CP_PACKET0 |					\</span>
<span class="cp">			 REG_SET(PACKET0_BASE_INDEX, (reg) &gt;&gt; 2) |	\</span>
<span class="cp">			 REG_SET(PACKET0_COUNT, (n)))</span>
<span class="cp">#define PACKET2(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</span>
<span class="cp">#define PACKET3(op, n)	(CP_PACKET3 |					\</span>
<span class="cp">			 REG_SET(PACKET3_IT_OPCODE, (op)) |		\</span>
<span class="cp">			 REG_SET(PACKET3_COUNT, (n)))</span>

<span class="cp">#define	PACKET_TYPE0	0</span>
<span class="cp">#define	PACKET_TYPE1	1</span>
<span class="cp">#define	PACKET_TYPE2	2</span>
<span class="cp">#define	PACKET_TYPE3	3</span>

<span class="cp">#define CP_PACKET_GET_TYPE(h) (((h) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define CP_PACKET_GET_COUNT(h) (((h) &gt;&gt; 16) &amp; 0x3FFF)</span>
<span class="cp">#define CP_PACKET0_GET_REG(h) (((h) &amp; 0x1FFF) &lt;&lt; 2)</span>
<span class="cp">#define CP_PACKET0_GET_ONE_REG_WR(h) (((h) &gt;&gt; 15) &amp; 1)</span>
<span class="cp">#define CP_PACKET3_GET_OPCODE(h) (((h) &gt;&gt; 8) &amp; 0xFF)</span>

<span class="cm">/* Registers */</span>
<span class="cp">#define R_0000F0_RBBM_SOFT_RESET                     0x0000F0</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_CP(x)                    (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_CP(x)                    (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_CP                       0xFFFFFFFE</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_HI(x)                    (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_HI(x)                    (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_HI                       0xFFFFFFFD</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_VAP(x)                   (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_VAP(x)                   (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_VAP                      0xFFFFFFFB</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_RE(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_RE(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_RE                       0xFFFFFFF7</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_PP(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_PP(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_PP                       0xFFFFFFEF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_E2(x)                    (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_E2(x)                    (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_E2                       0xFFFFFFDF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_RB(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_RB(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_RB                       0xFFFFFFBF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_HDP(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_HDP(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_HDP                      0xFFFFFF7F</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_MC(x)                    (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_MC(x)                    (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_MC                       0xFFFFFEFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_AIC(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_AIC(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_AIC                      0xFFFFFDFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_VIP(x)                   (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_VIP(x)                   (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_VIP                      0xFFFFFBFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_DISP(x)                  (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_DISP(x)                  (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_DISP                     0xFFFFF7FF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_CG(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_CG(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_CG                       0xFFFFEFFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_GA(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_GA(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_GA                       0xFFFFDFFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_IDCT(x)                  (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_IDCT(x)                  (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_IDCT                     0xFFFFBFFF</span>
<span class="cp">#define R_0000F8_CONFIG_MEMSIZE                      0x0000F8</span>
<span class="cp">#define   S_0000F8_CONFIG_MEMSIZE(x)                   (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0000F8_CONFIG_MEMSIZE(x)                   (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_0000F8_CONFIG_MEMSIZE                      0x00000000</span>
<span class="cp">#define R_000134_HDP_FB_LOCATION                     0x000134</span>
<span class="cp">#define   S_000134_HDP_FB_START(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000134_HDP_FB_START(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000134_HDP_FB_START                        0xFFFF0000</span>
<span class="cp">#define R_000300_VGA_RENDER_CONTROL                  0x000300</span>
<span class="cp">#define   S_000300_VGA_BLINK_RATE(x)                   (((x) &amp; 0x1F) &lt;&lt; 0)</span>
<span class="cp">#define   G_000300_VGA_BLINK_RATE(x)                   (((x) &gt;&gt; 0) &amp; 0x1F)</span>
<span class="cp">#define   C_000300_VGA_BLINK_RATE                      0xFFFFFFE0</span>
<span class="cp">#define   S_000300_VGA_BLINK_MODE(x)                   (((x) &amp; 0x3) &lt;&lt; 5)</span>
<span class="cp">#define   G_000300_VGA_BLINK_MODE(x)                   (((x) &gt;&gt; 5) &amp; 0x3)</span>
<span class="cp">#define   C_000300_VGA_BLINK_MODE                      0xFFFFFF9F</span>
<span class="cp">#define   S_000300_VGA_CURSOR_BLINK_INVERT(x)          (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_000300_VGA_CURSOR_BLINK_INVERT(x)          (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_000300_VGA_CURSOR_BLINK_INVERT             0xFFFFFF7F</span>
<span class="cp">#define   S_000300_VGA_EXTD_ADDR_COUNT_ENABLE(x)       (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000300_VGA_EXTD_ADDR_COUNT_ENABLE(x)       (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000300_VGA_EXTD_ADDR_COUNT_ENABLE          0xFFFFFEFF</span>
<span class="cp">#define   S_000300_VGA_VSTATUS_CNTL(x)                 (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_000300_VGA_VSTATUS_CNTL(x)                 (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   C_000300_VGA_VSTATUS_CNTL                    0xFFFCFFFF</span>
<span class="cp">#define   S_000300_VGA_LOCK_8DOT(x)                    (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000300_VGA_LOCK_8DOT(x)                    (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000300_VGA_LOCK_8DOT                       0xFEFFFFFF</span>
<span class="cp">#define   S_000300_VGAREG_LINECMP_COMPATIBILITY_SEL(x) (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000300_VGAREG_LINECMP_COMPATIBILITY_SEL(x) (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000300_VGAREG_LINECMP_COMPATIBILITY_SEL    0xFDFFFFFF</span>
<span class="cp">#define R_000310_VGA_MEMORY_BASE_ADDRESS             0x000310</span>
<span class="cp">#define   S_000310_VGA_MEMORY_BASE_ADDRESS(x)          (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000310_VGA_MEMORY_BASE_ADDRESS(x)          (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_000310_VGA_MEMORY_BASE_ADDRESS             0x00000000</span>
<span class="cp">#define R_000328_VGA_HDP_CONTROL                     0x000328</span>
<span class="cp">#define   S_000328_VGA_MEM_PAGE_SELECT_EN(x)           (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000328_VGA_MEM_PAGE_SELECT_EN(x)           (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000328_VGA_MEM_PAGE_SELECT_EN              0xFFFFFFFE</span>
<span class="cp">#define   S_000328_VGA_RBBM_LOCK_DISABLE(x)            (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000328_VGA_RBBM_LOCK_DISABLE(x)            (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000328_VGA_RBBM_LOCK_DISABLE               0xFFFFFEFF</span>
<span class="cp">#define   S_000328_VGA_SOFT_RESET(x)                   (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000328_VGA_SOFT_RESET(x)                   (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000328_VGA_SOFT_RESET                      0xFFFEFFFF</span>
<span class="cp">#define   S_000328_VGA_TEST_RESET_CONTROL(x)           (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000328_VGA_TEST_RESET_CONTROL(x)           (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000328_VGA_TEST_RESET_CONTROL              0xFEFFFFFF</span>
<span class="cp">#define R_000330_D1VGA_CONTROL                       0x000330</span>
<span class="cp">#define   S_000330_D1VGA_MODE_ENABLE(x)                (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000330_D1VGA_MODE_ENABLE(x)                (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000330_D1VGA_MODE_ENABLE                   0xFFFFFFFE</span>
<span class="cp">#define   S_000330_D1VGA_TIMING_SELECT(x)              (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000330_D1VGA_TIMING_SELECT(x)              (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000330_D1VGA_TIMING_SELECT                 0xFFFFFEFF</span>
<span class="cp">#define   S_000330_D1VGA_SYNC_POLARITY_SELECT(x)       (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000330_D1VGA_SYNC_POLARITY_SELECT(x)       (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000330_D1VGA_SYNC_POLARITY_SELECT          0xFFFFFDFF</span>
<span class="cp">#define   S_000330_D1VGA_OVERSCAN_TIMING_SELECT(x)     (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000330_D1VGA_OVERSCAN_TIMING_SELECT(x)     (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000330_D1VGA_OVERSCAN_TIMING_SELECT        0xFFFFFBFF</span>
<span class="cp">#define   S_000330_D1VGA_OVERSCAN_COLOR_EN(x)          (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000330_D1VGA_OVERSCAN_COLOR_EN(x)          (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000330_D1VGA_OVERSCAN_COLOR_EN             0xFFFEFFFF</span>
<span class="cp">#define   S_000330_D1VGA_ROTATE(x)                     (((x) &amp; 0x3) &lt;&lt; 24)</span>
<span class="cp">#define   G_000330_D1VGA_ROTATE(x)                     (((x) &gt;&gt; 24) &amp; 0x3)</span>
<span class="cp">#define   C_000330_D1VGA_ROTATE                        0xFCFFFFFF</span>
<span class="cp">#define R_000338_D2VGA_CONTROL                       0x000338</span>
<span class="cp">#define   S_000338_D2VGA_MODE_ENABLE(x)                (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000338_D2VGA_MODE_ENABLE(x)                (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000338_D2VGA_MODE_ENABLE                   0xFFFFFFFE</span>
<span class="cp">#define   S_000338_D2VGA_TIMING_SELECT(x)              (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000338_D2VGA_TIMING_SELECT(x)              (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000338_D2VGA_TIMING_SELECT                 0xFFFFFEFF</span>
<span class="cp">#define   S_000338_D2VGA_SYNC_POLARITY_SELECT(x)       (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000338_D2VGA_SYNC_POLARITY_SELECT(x)       (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000338_D2VGA_SYNC_POLARITY_SELECT          0xFFFFFDFF</span>
<span class="cp">#define   S_000338_D2VGA_OVERSCAN_TIMING_SELECT(x)     (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000338_D2VGA_OVERSCAN_TIMING_SELECT(x)     (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000338_D2VGA_OVERSCAN_TIMING_SELECT        0xFFFFFBFF</span>
<span class="cp">#define   S_000338_D2VGA_OVERSCAN_COLOR_EN(x)          (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000338_D2VGA_OVERSCAN_COLOR_EN(x)          (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000338_D2VGA_OVERSCAN_COLOR_EN             0xFFFEFFFF</span>
<span class="cp">#define   S_000338_D2VGA_ROTATE(x)                     (((x) &amp; 0x3) &lt;&lt; 24)</span>
<span class="cp">#define   G_000338_D2VGA_ROTATE(x)                     (((x) &gt;&gt; 24) &amp; 0x3)</span>
<span class="cp">#define   C_000338_D2VGA_ROTATE                        0xFCFFFFFF</span>
<span class="cp">#define R_0007C0_CP_STAT                             0x0007C0</span>
<span class="cp">#define   S_0007C0_MRU_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0007C0_MRU_BUSY(x)                         (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_MRU_BUSY                            0xFFFFFFFE</span>
<span class="cp">#define   S_0007C0_MWU_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0007C0_MWU_BUSY(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_MWU_BUSY                            0xFFFFFFFD</span>
<span class="cp">#define   S_0007C0_RSIU_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_0007C0_RSIU_BUSY(x)                        (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_RSIU_BUSY                           0xFFFFFFFB</span>
<span class="cp">#define   S_0007C0_RCIU_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_0007C0_RCIU_BUSY(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_RCIU_BUSY                           0xFFFFFFF7</span>
<span class="cp">#define   S_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_PRIMARY_BUSY                    0xFFFFFDFF</span>
<span class="cp">#define   S_0007C0_CSF_INDIRECT_BUSY(x)                (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_0007C0_CSF_INDIRECT_BUSY(x)                (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_INDIRECT_BUSY                   0xFFFFFBFF</span>
<span class="cp">#define   S_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_PRIMARY_BUSY                    0xFFFFF7FF</span>
<span class="cp">#define   S_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_INDIRECT_BUSY                   0xFFFFEFFF</span>
<span class="cp">#define   S_0007C0_CSI_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_0007C0_CSI_BUSY(x)                         (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSI_BUSY                            0xFFFFDFFF</span>
<span class="cp">#define   S_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_INDIRECT2_BUSY                  0xFFFFBFFF</span>
<span class="cp">#define   S_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_INDIRECT2_BUSY                  0xFFFF7FFF</span>
<span class="cp">#define   S_0007C0_GUIDMA_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_0007C0_GUIDMA_BUSY(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_GUIDMA_BUSY                         0xEFFFFFFF</span>
<span class="cp">#define   S_0007C0_VIDDMA_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_0007C0_VIDDMA_BUSY(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_VIDDMA_BUSY                         0xDFFFFFFF</span>
<span class="cp">#define   S_0007C0_CMDSTRM_BUSY(x)                     (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_0007C0_CMDSTRM_BUSY(x)                     (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CMDSTRM_BUSY                        0xBFFFFFFF</span>
<span class="cp">#define   S_0007C0_CP_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_0007C0_CP_BUSY(x)                          (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CP_BUSY                             0x7FFFFFFF</span>
<span class="cp">#define R_000E40_RBBM_STATUS                         0x000E40</span>
<span class="cp">#define   S_000E40_CMDFIFO_AVAIL(x)                    (((x) &amp; 0x7F) &lt;&lt; 0)</span>
<span class="cp">#define   G_000E40_CMDFIFO_AVAIL(x)                    (((x) &gt;&gt; 0) &amp; 0x7F)</span>
<span class="cp">#define   C_000E40_CMDFIFO_AVAIL                       0xFFFFFF80</span>
<span class="cp">#define   S_000E40_HIRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000E40_HIRQ_ON_RBB(x)                      (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_HIRQ_ON_RBB                         0xFFFFFEFF</span>
<span class="cp">#define   S_000E40_CPRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000E40_CPRQ_ON_RBB(x)                      (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CPRQ_ON_RBB                         0xFFFFFDFF</span>
<span class="cp">#define   S_000E40_CFRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000E40_CFRQ_ON_RBB(x)                      (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CFRQ_ON_RBB                         0xFFFFFBFF</span>
<span class="cp">#define   S_000E40_HIRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000E40_HIRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_HIRQ_IN_RTBUF                       0xFFFFF7FF</span>
<span class="cp">#define   S_000E40_CPRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000E40_CPRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CPRQ_IN_RTBUF                       0xFFFFEFFF</span>
<span class="cp">#define   S_000E40_CFRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000E40_CFRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CFRQ_IN_RTBUF                       0xFFFFDFFF</span>
<span class="cp">#define   S_000E40_CF_PIPE_BUSY(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000E40_CF_PIPE_BUSY(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CF_PIPE_BUSY                        0xFFFFBFFF</span>
<span class="cp">#define   S_000E40_ENG_EV_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000E40_ENG_EV_BUSY(x)                      (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_ENG_EV_BUSY                         0xFFFF7FFF</span>
<span class="cp">#define   S_000E40_CP_CMDSTRM_BUSY(x)                  (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000E40_CP_CMDSTRM_BUSY(x)                  (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CP_CMDSTRM_BUSY                     0xFFFEFFFF</span>
<span class="cp">#define   S_000E40_E2_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000E40_E2_BUSY(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_E2_BUSY                             0xFFFDFFFF</span>
<span class="cp">#define   S_000E40_RB2D_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_000E40_RB2D_BUSY(x)                        (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RB2D_BUSY                           0xFFFBFFFF</span>
<span class="cp">#define   S_000E40_RB3D_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000E40_RB3D_BUSY(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RB3D_BUSY                           0xFFF7FFFF</span>
<span class="cp">#define   S_000E40_VAP_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000E40_VAP_BUSY(x)                         (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_VAP_BUSY                            0xFFEFFFFF</span>
<span class="cp">#define   S_000E40_RE_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000E40_RE_BUSY(x)                          (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RE_BUSY                             0xFFDFFFFF</span>
<span class="cp">#define   S_000E40_TAM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_000E40_TAM_BUSY(x)                         (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TAM_BUSY                            0xFFBFFFFF</span>
<span class="cp">#define   S_000E40_TDM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_000E40_TDM_BUSY(x)                         (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TDM_BUSY                            0xFF7FFFFF</span>
<span class="cp">#define   S_000E40_PB_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000E40_PB_BUSY(x)                          (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_PB_BUSY                             0xFEFFFFFF</span>
<span class="cp">#define   S_000E40_TIM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000E40_TIM_BUSY(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TIM_BUSY                            0xFDFFFFFF</span>
<span class="cp">#define   S_000E40_GA_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000E40_GA_BUSY(x)                          (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_GA_BUSY                             0xFBFFFFFF</span>
<span class="cp">#define   S_000E40_CBA2D_BUSY(x)                       (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000E40_CBA2D_BUSY(x)                       (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CBA2D_BUSY                          0xF7FFFFFF</span>
<span class="cp">#define   S_000E40_RBBM_HIBUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000E40_RBBM_HIBUSY(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RBBM_HIBUSY                         0xEFFFFFFF</span>
<span class="cp">#define   S_000E40_SKID_CFBUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000E40_SKID_CFBUSY(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_SKID_CFBUSY                         0xDFFFFFFF</span>
<span class="cp">#define   S_000E40_VAP_VF_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000E40_VAP_VF_BUSY(x)                      (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_VAP_VF_BUSY                         0xBFFFFFFF</span>
<span class="cp">#define   S_000E40_GUI_ACTIVE(x)                       (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000E40_GUI_ACTIVE(x)                       (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_GUI_ACTIVE                          0x7FFFFFFF</span>
<span class="cp">#define R_006080_D1CRTC_CONTROL                      0x006080</span>
<span class="cp">#define   S_006080_D1CRTC_MASTER_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_006080_D1CRTC_MASTER_EN(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_006080_D1CRTC_MASTER_EN                    0xFFFFFFFE</span>
<span class="cp">#define   S_006080_D1CRTC_SYNC_RESET_SEL(x)            (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_006080_D1CRTC_SYNC_RESET_SEL(x)            (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_006080_D1CRTC_SYNC_RESET_SEL               0xFFFFFFEF</span>
<span class="cp">#define   S_006080_D1CRTC_DISABLE_POINT_CNTL(x)        (((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define   G_006080_D1CRTC_DISABLE_POINT_CNTL(x)        (((x) &gt;&gt; 8) &amp; 0x3)</span>
<span class="cp">#define   C_006080_D1CRTC_DISABLE_POINT_CNTL           0xFFFFFCFF</span>
<span class="cp">#define   S_006080_D1CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_006080_D1CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_006080_D1CRTC_CURRENT_MASTER_EN_STATE      0xFFFEFFFF</span>
<span class="cp">#define   S_006080_D1CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_006080_D1CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_006080_D1CRTC_DISP_READ_REQUEST_DISABLE    0xFEFFFFFF</span>
<span class="cp">#define R_0060E8_D1CRTC_UPDATE_LOCK                  0x0060E8</span>
<span class="cp">#define   S_0060E8_D1CRTC_UPDATE_LOCK(x)               (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0060E8_D1CRTC_UPDATE_LOCK(x)               (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0060E8_D1CRTC_UPDATE_LOCK                  0xFFFFFFFE</span>
<span class="cp">#define R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS      0x006110</span>
<span class="cp">#define   S_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS      0x00000000</span>
<span class="cp">#define R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS    0x006118</span>
<span class="cp">#define   S_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS    0x00000000</span>
<span class="cp">#define R_006880_D2CRTC_CONTROL                      0x006880</span>
<span class="cp">#define   S_006880_D2CRTC_MASTER_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_006880_D2CRTC_MASTER_EN(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_006880_D2CRTC_MASTER_EN                    0xFFFFFFFE</span>
<span class="cp">#define   S_006880_D2CRTC_SYNC_RESET_SEL(x)            (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_006880_D2CRTC_SYNC_RESET_SEL(x)            (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_006880_D2CRTC_SYNC_RESET_SEL               0xFFFFFFEF</span>
<span class="cp">#define   S_006880_D2CRTC_DISABLE_POINT_CNTL(x)        (((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define   G_006880_D2CRTC_DISABLE_POINT_CNTL(x)        (((x) &gt;&gt; 8) &amp; 0x3)</span>
<span class="cp">#define   C_006880_D2CRTC_DISABLE_POINT_CNTL           0xFFFFFCFF</span>
<span class="cp">#define   S_006880_D2CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_006880_D2CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_006880_D2CRTC_CURRENT_MASTER_EN_STATE      0xFFFEFFFF</span>
<span class="cp">#define   S_006880_D2CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_006880_D2CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_006880_D2CRTC_DISP_READ_REQUEST_DISABLE    0xFEFFFFFF</span>
<span class="cp">#define R_0068E8_D2CRTC_UPDATE_LOCK                  0x0068E8</span>
<span class="cp">#define   S_0068E8_D2CRTC_UPDATE_LOCK(x)               (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0068E8_D2CRTC_UPDATE_LOCK(x)               (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0068E8_D2CRTC_UPDATE_LOCK                  0xFFFFFFFE</span>
<span class="cp">#define R_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS      0x006910</span>
<span class="cp">#define   S_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS      0x00000000</span>
<span class="cp">#define R_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS    0x006918</span>
<span class="cp">#define   S_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS    0x00000000</span>


<span class="cp">#define R_000001_MC_FB_LOCATION                      0x000001</span>
<span class="cp">#define   S_000001_MC_FB_START(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000001_MC_FB_START(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000001_MC_FB_START                         0xFFFF0000</span>
<span class="cp">#define   S_000001_MC_FB_TOP(x)                        (((x) &amp; 0xFFFF) &lt;&lt; 16)</span>
<span class="cp">#define   G_000001_MC_FB_TOP(x)                        (((x) &gt;&gt; 16) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000001_MC_FB_TOP                           0x0000FFFF</span>
<span class="cp">#define R_000002_MC_AGP_LOCATION                     0x000002</span>
<span class="cp">#define   S_000002_MC_AGP_START(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000002_MC_AGP_START(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000002_MC_AGP_START                        0xFFFF0000</span>
<span class="cp">#define   S_000002_MC_AGP_TOP(x)                       (((x) &amp; 0xFFFF) &lt;&lt; 16)</span>
<span class="cp">#define   G_000002_MC_AGP_TOP(x)                       (((x) &gt;&gt; 16) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000002_MC_AGP_TOP                          0x0000FFFF</span>
<span class="cp">#define R_000003_MC_AGP_BASE                         0x000003</span>
<span class="cp">#define   S_000003_AGP_BASE_ADDR(x)                    (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000003_AGP_BASE_ADDR(x)                    (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_000003_AGP_BASE_ADDR                       0x00000000</span>
<span class="cp">#define R_000004_MC_AGP_BASE_2                       0x000004</span>
<span class="cp">#define   S_000004_AGP_BASE_ADDR_2(x)                  (((x) &amp; 0xF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000004_AGP_BASE_ADDR_2(x)                  (((x) &gt;&gt; 0) &amp; 0xF)</span>
<span class="cp">#define   C_000004_AGP_BASE_ADDR_2                     0xFFFFFFF0</span>


<span class="cp">#define R_00000F_CP_DYN_CNTL                         0x00000F</span>
<span class="cp">#define   S_00000F_CP_FORCEON(x)                       (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_00000F_CP_FORCEON(x)                       (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_00000F_CP_FORCEON                          0xFFFFFFFE</span>
<span class="cp">#define   S_00000F_CP_MAX_DYN_STOP_LAT(x)              (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_00000F_CP_MAX_DYN_STOP_LAT(x)              (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_00000F_CP_MAX_DYN_STOP_LAT                 0xFFFFFFFD</span>
<span class="cp">#define   S_00000F_CP_CLOCK_STATUS(x)                  (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_00000F_CP_CLOCK_STATUS(x)                  (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_00000F_CP_CLOCK_STATUS                     0xFFFFFFFB</span>
<span class="cp">#define   S_00000F_CP_PROG_SHUTOFF(x)                  (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_00000F_CP_PROG_SHUTOFF(x)                  (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_00000F_CP_PROG_SHUTOFF                     0xFFFFFFF7</span>
<span class="cp">#define   S_00000F_CP_PROG_DELAY_VALUE(x)              (((x) &amp; 0xFF) &lt;&lt; 4)</span>
<span class="cp">#define   G_00000F_CP_PROG_DELAY_VALUE(x)              (((x) &gt;&gt; 4) &amp; 0xFF)</span>
<span class="cp">#define   C_00000F_CP_PROG_DELAY_VALUE                 0xFFFFF00F</span>
<span class="cp">#define   S_00000F_CP_LOWER_POWER_IDLE(x)              (((x) &amp; 0xFF) &lt;&lt; 12)</span>
<span class="cp">#define   G_00000F_CP_LOWER_POWER_IDLE(x)              (((x) &gt;&gt; 12) &amp; 0xFF)</span>
<span class="cp">#define   C_00000F_CP_LOWER_POWER_IDLE                 0xFFF00FFF</span>
<span class="cp">#define   S_00000F_CP_LOWER_POWER_IGNORE(x)            (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_00000F_CP_LOWER_POWER_IGNORE(x)            (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_00000F_CP_LOWER_POWER_IGNORE               0xFFEFFFFF</span>
<span class="cp">#define   S_00000F_CP_NORMAL_POWER_IGNORE(x)           (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_00000F_CP_NORMAL_POWER_IGNORE(x)           (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_00000F_CP_NORMAL_POWER_IGNORE              0xFFDFFFFF</span>
<span class="cp">#define   S_00000F_SPARE(x)                            (((x) &amp; 0x3) &lt;&lt; 22)</span>
<span class="cp">#define   G_00000F_SPARE(x)                            (((x) &gt;&gt; 22) &amp; 0x3)</span>
<span class="cp">#define   C_00000F_SPARE                               0xFF3FFFFF</span>
<span class="cp">#define   S_00000F_CP_NORMAL_POWER_BUSY(x)             (((x) &amp; 0xFF) &lt;&lt; 24)</span>
<span class="cp">#define   G_00000F_CP_NORMAL_POWER_BUSY(x)             (((x) &gt;&gt; 24) &amp; 0xFF)</span>
<span class="cp">#define   C_00000F_CP_NORMAL_POWER_BUSY                0x00FFFFFF</span>
<span class="cp">#define R_000011_E2_DYN_CNTL                         0x000011</span>
<span class="cp">#define   S_000011_E2_FORCEON(x)                       (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000011_E2_FORCEON(x)                       (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000011_E2_FORCEON                          0xFFFFFFFE</span>
<span class="cp">#define   S_000011_E2_MAX_DYN_STOP_LAT(x)              (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000011_E2_MAX_DYN_STOP_LAT(x)              (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000011_E2_MAX_DYN_STOP_LAT                 0xFFFFFFFD</span>
<span class="cp">#define   S_000011_E2_CLOCK_STATUS(x)                  (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_000011_E2_CLOCK_STATUS(x)                  (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_000011_E2_CLOCK_STATUS                     0xFFFFFFFB</span>
<span class="cp">#define   S_000011_E2_PROG_SHUTOFF(x)                  (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000011_E2_PROG_SHUTOFF(x)                  (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000011_E2_PROG_SHUTOFF                     0xFFFFFFF7</span>
<span class="cp">#define   S_000011_E2_PROG_DELAY_VALUE(x)              (((x) &amp; 0xFF) &lt;&lt; 4)</span>
<span class="cp">#define   G_000011_E2_PROG_DELAY_VALUE(x)              (((x) &gt;&gt; 4) &amp; 0xFF)</span>
<span class="cp">#define   C_000011_E2_PROG_DELAY_VALUE                 0xFFFFF00F</span>
<span class="cp">#define   S_000011_E2_LOWER_POWER_IDLE(x)              (((x) &amp; 0xFF) &lt;&lt; 12)</span>
<span class="cp">#define   G_000011_E2_LOWER_POWER_IDLE(x)              (((x) &gt;&gt; 12) &amp; 0xFF)</span>
<span class="cp">#define   C_000011_E2_LOWER_POWER_IDLE                 0xFFF00FFF</span>
<span class="cp">#define   S_000011_E2_LOWER_POWER_IGNORE(x)            (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000011_E2_LOWER_POWER_IGNORE(x)            (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000011_E2_LOWER_POWER_IGNORE               0xFFEFFFFF</span>
<span class="cp">#define   S_000011_E2_NORMAL_POWER_IGNORE(x)           (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000011_E2_NORMAL_POWER_IGNORE(x)           (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000011_E2_NORMAL_POWER_IGNORE              0xFFDFFFFF</span>
<span class="cp">#define   S_000011_SPARE(x)                            (((x) &amp; 0x3) &lt;&lt; 22)</span>
<span class="cp">#define   G_000011_SPARE(x)                            (((x) &gt;&gt; 22) &amp; 0x3)</span>
<span class="cp">#define   C_000011_SPARE                               0xFF3FFFFF</span>
<span class="cp">#define   S_000011_E2_NORMAL_POWER_BUSY(x)             (((x) &amp; 0xFF) &lt;&lt; 24)</span>
<span class="cp">#define   G_000011_E2_NORMAL_POWER_BUSY(x)             (((x) &gt;&gt; 24) &amp; 0xFF)</span>
<span class="cp">#define   C_000011_E2_NORMAL_POWER_BUSY                0x00FFFFFF</span>
<span class="cp">#define R_000013_IDCT_DYN_CNTL                       0x000013</span>
<span class="cp">#define   S_000013_IDCT_FORCEON(x)                     (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000013_IDCT_FORCEON(x)                     (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000013_IDCT_FORCEON                        0xFFFFFFFE</span>
<span class="cp">#define   S_000013_IDCT_MAX_DYN_STOP_LAT(x)            (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000013_IDCT_MAX_DYN_STOP_LAT(x)            (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000013_IDCT_MAX_DYN_STOP_LAT               0xFFFFFFFD</span>
<span class="cp">#define   S_000013_IDCT_CLOCK_STATUS(x)                (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_000013_IDCT_CLOCK_STATUS(x)                (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_000013_IDCT_CLOCK_STATUS                   0xFFFFFFFB</span>
<span class="cp">#define   S_000013_IDCT_PROG_SHUTOFF(x)                (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000013_IDCT_PROG_SHUTOFF(x)                (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000013_IDCT_PROG_SHUTOFF                   0xFFFFFFF7</span>
<span class="cp">#define   S_000013_IDCT_PROG_DELAY_VALUE(x)            (((x) &amp; 0xFF) &lt;&lt; 4)</span>
<span class="cp">#define   G_000013_IDCT_PROG_DELAY_VALUE(x)            (((x) &gt;&gt; 4) &amp; 0xFF)</span>
<span class="cp">#define   C_000013_IDCT_PROG_DELAY_VALUE               0xFFFFF00F</span>
<span class="cp">#define   S_000013_IDCT_LOWER_POWER_IDLE(x)            (((x) &amp; 0xFF) &lt;&lt; 12)</span>
<span class="cp">#define   G_000013_IDCT_LOWER_POWER_IDLE(x)            (((x) &gt;&gt; 12) &amp; 0xFF)</span>
<span class="cp">#define   C_000013_IDCT_LOWER_POWER_IDLE               0xFFF00FFF</span>
<span class="cp">#define   S_000013_IDCT_LOWER_POWER_IGNORE(x)          (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000013_IDCT_LOWER_POWER_IGNORE(x)          (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000013_IDCT_LOWER_POWER_IGNORE             0xFFEFFFFF</span>
<span class="cp">#define   S_000013_IDCT_NORMAL_POWER_IGNORE(x)         (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000013_IDCT_NORMAL_POWER_IGNORE(x)         (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000013_IDCT_NORMAL_POWER_IGNORE            0xFFDFFFFF</span>
<span class="cp">#define   S_000013_SPARE(x)                            (((x) &amp; 0x3) &lt;&lt; 22)</span>
<span class="cp">#define   G_000013_SPARE(x)                            (((x) &gt;&gt; 22) &amp; 0x3)</span>
<span class="cp">#define   C_000013_SPARE                               0xFF3FFFFF</span>
<span class="cp">#define   S_000013_IDCT_NORMAL_POWER_BUSY(x)           (((x) &amp; 0xFF) &lt;&lt; 24)</span>
<span class="cp">#define   G_000013_IDCT_NORMAL_POWER_BUSY(x)           (((x) &gt;&gt; 24) &amp; 0xFF)</span>
<span class="cp">#define   C_000013_IDCT_NORMAL_POWER_BUSY              0x00FFFFFF</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
