{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494010054512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494010054513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 03:47:34 2017 " "Processing started: Sat May 06 03:47:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494010054513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494010054513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipscomputer -c mipscomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipscomputer -c mipscomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494010054513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1494010055092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/dmem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file eqcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 eqcmp " "Found entity 1: eqcmp" {  } { { "eqcmp.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/eqcmp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.v 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/flopenr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenrc.v 1 1 " "Found 1 design units, including 1 entities, in source file flopenrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenrc " "Found entity 1: flopenrc" {  } { { "flopenrc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/flopenrc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/flopr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floprc.v 1 1 " "Found 1 design units, including 1 entities, in source file floprc.v" { { "Info" "ISGN_ENTITY_NAME" "1 floprc " "Found entity 1: floprc" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/hazard_detection_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/imem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.v(28) " "Verilog HDL warning at maindec.v(28): extended using \"x\" or \"z\"" {  } { { "maindec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/maindec.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1494010055250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/maindec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipscomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mipscomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mipscomputer " "Found entity 1: mipscomputer" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mux2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/signext.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/sl2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mipscomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mipscomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mipscomputer " "Found entity 1: tb_mipscomputer" {  } { { "tb_mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/tb_mipscomputer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010055291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010055291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mipscomputer " "Elaborating entity \"mipscomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1494010055472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips " "Elaborating entity \"mips\" for hierarchy \"mips:mips\"" {  } { { "mipscomputer.v" "mips" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips\|controller:c\"" {  } { { "mips.v" "c" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mips.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips\|controller:c\|maindec:md\"" {  } { { "controller.v" "md" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/controller.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips\|controller:c\|aludec:ad\"" {  } { { "controller.v" "ad" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/controller.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055490 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aludec.v(8) " "Verilog HDL Case Statement warning at aludec.v(8): incomplete case statement has no default case item" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1494010055491 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucontrol aludec.v(8) " "Verilog HDL Always Construct warning at aludec.v(8): inferring latch(es) for variable \"alucontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1494010055492 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] aludec.v(8) " "Inferred latch for \"alucontrol\[0\]\" at aludec.v(8)" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055492 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] aludec.v(8) " "Inferred latch for \"alucontrol\[1\]\" at aludec.v(8)" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055492 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] aludec.v(8) " "Inferred latch for \"alucontrol\[2\]\" at aludec.v(8)" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055492 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] aludec.v(8) " "Inferred latch for \"alucontrol\[3\]\" at aludec.v(8)" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055492 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[4\] aludec.v(8) " "Inferred latch for \"alucontrol\[4\]\" at aludec.v(8)" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055492 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[5\] aludec.v(8) " "Inferred latch for \"alucontrol\[5\]\" at aludec.v(8)" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055492 "|mipscomputer|mips:mips|controller:c|aludec:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floprc mips:mips\|controller:c\|floprc:regE " "Elaborating entity \"floprc\" for hierarchy \"mips:mips\|controller:c\|floprc:regE\"" {  } { { "controller.v" "regE" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|controller:c\|flopr:regM " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|controller:c\|flopr:regM\"" {  } { { "controller.v" "regM" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|controller:c\|flopr:regW " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|controller:c\|flopr:regW\"" {  } { { "controller.v" "regW" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/controller.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips\|datapath:dp\"" {  } { { "mips.v" "dp" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mips.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit mips:mips\|datapath:dp\|hazard_detection_unit:hd_unit " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"mips:mips\|datapath:dp\|hazard_detection_unit:hd_unit\"" {  } { { "datapath.v" "hd_unit" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit mips:mips\|datapath:dp\|forwarding_unit:fd_unit " "Elaborating entity \"forwarding_unit\" for hierarchy \"mips:mips\|datapath:dp\|forwarding_unit:fd_unit\"" {  } { { "datapath.v" "fd_unit" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:pcbrmux\"" {  } { { "datapath.v" "pcbrmux" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips\|datapath:dp\|regfile:rf\"" {  } { { "datapath.v" "rf" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr mips:mips\|datapath:dp\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"mips:mips\|datapath:dp\|flopenr:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:mips\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.v" "pcadd1" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc mips:mips\|datapath:dp\|flopenrc:r2D " "Elaborating entity \"flopenrc\" for hierarchy \"mips:mips\|datapath:dp\|flopenrc:r2D\"" {  } { { "datapath.v" "r2D" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:mips\|datapath:dp\|signext:se\"" {  } { { "datapath.v" "se" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:mips\|datapath:dp\|sl2:immsh\"" {  } { { "datapath.v" "immsh" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eqcmp mips:mips\|datapath:dp\|eqcmp:comp " "Elaborating entity \"eqcmp\" for hierarchy \"mips:mips\|datapath:dp\|eqcmp:comp\"" {  } { { "datapath.v" "comp" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floprc mips:mips\|datapath:dp\|floprc:r1E " "Elaborating entity \"floprc\" for hierarchy \"mips:mips\|datapath:dp\|floprc:r1E\"" {  } { { "datapath.v" "r1E" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floprc mips:mips\|datapath:dp\|floprc:r4E " "Elaborating entity \"floprc\" for hierarchy \"mips:mips\|datapath:dp\|floprc:r4E\"" {  } { { "datapath.v" "r4E" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mips:mips\|datapath:dp\|mux3:forwardaemux " "Elaborating entity \"mux3\" for hierarchy \"mips:mips\|datapath:dp\|mux3:forwardaemux\"" {  } { { "datapath.v" "forwardaemux" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mips:mips\|datapath:dp\|alu:alu\"" {  } { { "datapath.v" "alu" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout alu.v(9) " "Verilog HDL or VHDL warning at alu.v(9): object \"cout\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1494010055610 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 alu.v(27) " "Verilog HDL assignment warning at alu.v(27): truncated value with size 48 to match size of target (32)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1494010055610 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement warning at alu.v(20): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1494010055610 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(20) " "Inferred latch for \"result\[0\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(20) " "Inferred latch for \"result\[1\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(20) " "Inferred latch for \"result\[2\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(20) " "Inferred latch for \"result\[3\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(20) " "Inferred latch for \"result\[4\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(20) " "Inferred latch for \"result\[5\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(20) " "Inferred latch for \"result\[6\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(20) " "Inferred latch for \"result\[7\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(20) " "Inferred latch for \"result\[8\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(20) " "Inferred latch for \"result\[9\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(20) " "Inferred latch for \"result\[10\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(20) " "Inferred latch for \"result\[11\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(20) " "Inferred latch for \"result\[12\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(20) " "Inferred latch for \"result\[13\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(20) " "Inferred latch for \"result\[14\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055611 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(20) " "Inferred latch for \"result\[15\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(20) " "Inferred latch for \"result\[16\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(20) " "Inferred latch for \"result\[17\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(20) " "Inferred latch for \"result\[18\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(20) " "Inferred latch for \"result\[19\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(20) " "Inferred latch for \"result\[20\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(20) " "Inferred latch for \"result\[21\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(20) " "Inferred latch for \"result\[22\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(20) " "Inferred latch for \"result\[23\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(20) " "Inferred latch for \"result\[24\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(20) " "Inferred latch for \"result\[25\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(20) " "Inferred latch for \"result\[26\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(20) " "Inferred latch for \"result\[27\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(20) " "Inferred latch for \"result\[28\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(20) " "Inferred latch for \"result\[29\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(20) " "Inferred latch for \"result\[30\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055612 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(20) " "Inferred latch for \"result\[31\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1494010055613 "|mipscomputer|mips:mips|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.v" "wrmux" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|datapath:dp\|flopr:r1M " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|datapath:dp\|flopr:r1M\"" {  } { { "datapath.v" "r1M" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|datapath:dp\|flopr:r3M " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|datapath:dp\|flopr:r3M\"" {  } { { "datapath.v" "r3M" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/datapath.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "mipscomputer.v" "imem" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055649 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.v(5) " "Net \"RAM.data_a\" at imem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/imem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494010055664 "|mipscomputer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.v(5) " "Net \"RAM.waddr_a\" at imem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/imem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494010055665 "|mipscomputer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.v(5) " "Net \"RAM.we_a\" at imem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/imem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494010055665 "|mipscomputer|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "mipscomputer.v" "dmem" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494010055693 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem:dmem\|RAM_rtl_0 " "Inferred RAM node \"dmem:dmem\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1494010056772 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_0 " "Inferred dual-clock RAM node \"mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1494010056777 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_1 " "Inferred dual-clock RAM node \"mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1494010056779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips:mips\|controller:c\|aludec:ad\|alucontrol\[2\] " "LATCH primitive \"mips:mips\|controller:c\|aludec:ad\|alucontrol\[2\]\" is permanently enabled" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1494010057425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips:mips\|controller:c\|aludec:ad\|alucontrol\[0\] " "LATCH primitive \"mips:mips\|controller:c\|aludec:ad\|alucontrol\[0\]\" is permanently enabled" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1494010057426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips:mips\|controller:c\|aludec:ad\|alucontrol\[1\] " "LATCH primitive \"mips:mips\|controller:c\|aludec:ad\|alucontrol\[1\]\" is permanently enabled" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1494010057426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips:mips\|controller:c\|aludec:ad\|alucontrol\[5\] " "LATCH primitive \"mips:mips\|controller:c\|aludec:ad\|alucontrol\[5\]\" is permanently enabled" {  } { { "aludec.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/aludec.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1494010057426 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:dmem\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:dmem\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mipscomputer.ram0_dmem_351e6b.hdl.mif " "Parameter INIT_FILE set to db/mipscomputer.ram0_dmem_351e6b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1494010057437 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1494010057437 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips\|datapath:dp\|regfile:rf\|rfile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1494010057437 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1494010057437 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1494010057437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"dmem:dmem\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494010057535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"dmem:dmem\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mipscomputer.ram0_dmem_351e6b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mipscomputer.ram0_dmem_351e6b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057537 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494010057537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vg1 " "Found entity 1: altsyncram_6vg1" {  } { { "db/altsyncram_6vg1.tdf" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/db/altsyncram_6vg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010057657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010057657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rfile_rtl_0 " "Elaborated megafunction instantiation \"mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494010057698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rfile_rtl_0 " "Instantiated megafunction \"mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494010057699 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494010057699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rc1 " "Found entity 1: altsyncram_2rc1" {  } { { "db/altsyncram_2rc1.tdf" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/db/altsyncram_2rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494010057823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494010057823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[0\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058384 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[1\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058384 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[2\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058385 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[3\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058385 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[4\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058385 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[5\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058386 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[6\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058386 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[7\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058386 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[8\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058387 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[9\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058387 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[10\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058387 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[11\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058387 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[12\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058388 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[13\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058388 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[14\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058388 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[15\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[1\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058389 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[16\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058389 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[17\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058389 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[18\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058389 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[19\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058390 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[20\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058390 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[21\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058390 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[22\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058390 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[23\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058391 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[24\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058391 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[25\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058391 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[26\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058392 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[27\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058392 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[28\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058392 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[29\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058392 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[30\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058393 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|result\[31\] " "Latch mips:mips\|datapath:dp\|alu:alu\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|floprc:regE\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|floprc:regE\|q\[0\]" {  } { { "floprc.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/floprc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1494010058393 ""}  } { { "alu.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1494010058393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[4\] GND " "Pin \"instr\[4\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[7\] GND " "Pin \"instr\[7\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[8\] GND " "Pin \"instr\[8\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[9\] GND " "Pin \"instr\[9\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[10\] GND " "Pin \"instr\[10\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[12\] GND " "Pin \"instr\[12\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[13\] GND " "Pin \"instr\[13\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[17\] GND " "Pin \"instr\[17\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[18\] GND " "Pin \"instr\[18\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[22\] GND " "Pin \"instr\[22\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[23\] GND " "Pin \"instr\[23\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[26\] GND " "Pin \"instr\[26\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[30\] GND " "Pin \"instr\[30\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[31\] GND " "Pin \"instr\[31\]\" is stuck at GND" {  } { { "mipscomputer.v" "" { Text "C:/altera/12.1sp1/quartus/3-1cdproject3/mipscomputer.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494010059673 "|mipscomputer|instr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1494010059673 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1494010060737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/12.1sp1/quartus/3-1cdproject3/output_files/mipscomputer.map.smsg " "Generated suppressed messages file C:/altera/12.1sp1/quartus/3-1cdproject3/output_files/mipscomputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1494010060955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1494010061252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1494010061252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1359 " "Implemented 1359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1494010061465 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1494010061465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1100 " "Implemented 1100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1494010061465 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1494010061465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1494010061465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494010061552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 03:47:41 2017 " "Processing ended: Sat May 06 03:47:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494010061552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494010061552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494010061552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494010061552 ""}
