#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5564ea0cad50 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x5564ea0f57a0_0 .var "clk", 0 0;
v0x5564ea0f5840_0 .var "reset", 0 0;
S_0x5564ea0d04f0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x5564ea0cad50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
L_0x7f5ff65512e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5564ea0f4fc0_0 .net *"_s5", 0 0, L_0x7f5ff65512e8;  1 drivers
v0x5564ea0f50c0_0 .net "clk", 0 0, v0x5564ea0f57a0_0;  1 drivers
v0x5564ea0f5180_0 .net "op_alu", 3 0, L_0x5564ea107500;  1 drivers
v0x5564ea0f5220_0 .net "opcode", 5 0, L_0x5564ea107260;  1 drivers
v0x5564ea0f5330_0 .net "reset", 0 0, v0x5564ea0f5840_0;  1 drivers
v0x5564ea0f5420_0 .net "s_inc", 0 0, v0x5564ea0f49b0_0;  1 drivers
v0x5564ea0f54c0_0 .net "s_inm", 0 0, v0x5564ea0f4ad0_0;  1 drivers
v0x5564ea0f5560_0 .net "we3", 0 0, v0x5564ea0f4bc0_0;  1 drivers
v0x5564ea0f5600_0 .net "wez", 0 0, v0x5564ea0f4d00_0;  1 drivers
v0x5564ea0f56a0_0 .net "z", 0 0, v0x5564ea0f10b0_0;  1 drivers
L_0x5564ea107410 .part L_0x5564ea107500, 0, 3;
L_0x5564ea107500 .concat [ 3 1 0 0], v0x5564ea0f47f0_0, L_0x7f5ff65512e8;
S_0x5564ea0ca9f0 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x5564ea0d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
L_0x7f5ff65512a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5564ea0f3560_0 .net/2s *"_s10", 31 0, L_0x7f5ff65512a0;  1 drivers
v0x5564ea0f3640_0 .net "alu_to_mux", 7 0, v0x5564ea0eef90_0;  1 drivers
v0x5564ea0f3750_0 .net "clk", 0 0, v0x5564ea0f57a0_0;  alias, 1 drivers
v0x5564ea0f37f0_0 .net "mux_to_pc", 9 0, L_0x5564ea0f5900;  1 drivers
v0x5564ea0f3890_0 .net "op_alu", 2 0, L_0x5564ea107410;  1 drivers
v0x5564ea0f39a0_0 .net "opcode", 5 0, L_0x5564ea107260;  alias, 1 drivers
v0x5564ea0f3a60_0 .net "pc_to_mem", 9 0, v0x5564ea0f2df0_0;  1 drivers
v0x5564ea0f3b20_0 .net "rd1", 7 0, L_0x5564ea106190;  1 drivers
v0x5564ea0f3c30_0 .net "rd2", 7 0, L_0x5564ea106810;  1 drivers
v0x5564ea0f3cf0_0 .net "reset", 0 0, v0x5564ea0f5840_0;  alias, 1 drivers
v0x5564ea0f3de0_0 .net "s_inc", 0 0, v0x5564ea0f49b0_0;  alias, 1 drivers
v0x5564ea0f3e80_0 .net "s_inm", 0 0, v0x5564ea0f4ad0_0;  alias, 1 drivers
v0x5564ea0f3f20_0 .net "sal_mem_pro", 15 0, L_0x5564ea0f5bc0;  1 drivers
v0x5564ea0f3fc0_0 .net "sum_to_mux", 9 0, L_0x5564ea106fe0;  1 drivers
v0x5564ea0f40b0_0 .net "wd3", 7 0, L_0x5564ea106c00;  1 drivers
v0x5564ea0f41a0_0 .net "we3", 0 0, v0x5564ea0f4bc0_0;  alias, 1 drivers
v0x5564ea0f4240_0 .net "wez", 0 0, v0x5564ea0f4d00_0;  alias, 1 drivers
v0x5564ea0f42e0_0 .net "z", 0 0, v0x5564ea0f10b0_0;  alias, 1 drivers
v0x5564ea0f4380_0 .net "zalu", 0 0, L_0x5564ea106f70;  1 drivers
L_0x5564ea0f59c0 .part L_0x5564ea0f5bc0, 0, 10;
L_0x5564ea106960 .part L_0x5564ea0f5bc0, 8, 4;
L_0x5564ea106a90 .part L_0x5564ea0f5bc0, 4, 4;
L_0x5564ea106b30 .part L_0x5564ea0f5bc0, 0, 4;
L_0x5564ea106d30 .part L_0x5564ea0f5bc0, 4, 8;
L_0x5564ea107180 .part L_0x7f5ff65512a0, 0, 10;
L_0x5564ea107260 .part L_0x5564ea0f5bc0, 10, 6;
S_0x5564ea0ca6e0 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5564ea106f70 .functor NOT 1, L_0x5564ea106ed0, C4<0>, C4<0>, C4<0>;
v0x5564ea0c4060_0 .net *"_s3", 0 0, L_0x5564ea106ed0;  1 drivers
v0x5564ea0c4130_0 .net "a", 7 0, L_0x5564ea106190;  alias, 1 drivers
v0x5564ea0eedf0_0 .net "b", 7 0, L_0x5564ea106810;  alias, 1 drivers
v0x5564ea0eeeb0_0 .net "op_alu", 2 0, L_0x5564ea107410;  alias, 1 drivers
v0x5564ea0eef90_0 .var "s", 7 0;
v0x5564ea0ef0c0_0 .net "y", 7 0, v0x5564ea0eef90_0;  alias, 1 drivers
v0x5564ea0ef1a0_0 .net "zero", 0 0, L_0x5564ea106f70;  alias, 1 drivers
E_0x5564ea0b3090 .event edge, v0x5564ea0eeeb0_0, v0x5564ea0eedf0_0, v0x5564ea0c4130_0;
L_0x5564ea106ed0 .reduce/or v0x5564ea0eef90_0;
S_0x5564ea0ef300 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5564ea0ef630_0 .net *"_s0", 31 0, L_0x5564ea0f5c80;  1 drivers
v0x5564ea0ef730_0 .net *"_s10", 5 0, L_0x5564ea105f80;  1 drivers
L_0x7f5ff65510f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5564ea0ef810_0 .net *"_s13", 1 0, L_0x7f5ff65510f0;  1 drivers
L_0x7f5ff6551138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5564ea0ef8d0_0 .net/2u *"_s14", 7 0, L_0x7f5ff6551138;  1 drivers
v0x5564ea0ef9b0_0 .net *"_s18", 31 0, L_0x5564ea106320;  1 drivers
L_0x7f5ff6551180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5564ea0efae0_0 .net *"_s21", 27 0, L_0x7f5ff6551180;  1 drivers
L_0x7f5ff65511c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5564ea0efbc0_0 .net/2u *"_s22", 31 0, L_0x7f5ff65511c8;  1 drivers
v0x5564ea0efca0_0 .net *"_s24", 0 0, L_0x5564ea106450;  1 drivers
v0x5564ea0efd60_0 .net *"_s26", 7 0, L_0x5564ea106590;  1 drivers
v0x5564ea0efe40_0 .net *"_s28", 5 0, L_0x5564ea106680;  1 drivers
L_0x7f5ff6551060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5564ea0eff20_0 .net *"_s3", 27 0, L_0x7f5ff6551060;  1 drivers
L_0x7f5ff6551210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5564ea0f0000_0 .net *"_s31", 1 0, L_0x7f5ff6551210;  1 drivers
L_0x7f5ff6551258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5564ea0f00e0_0 .net/2u *"_s32", 7 0, L_0x7f5ff6551258;  1 drivers
L_0x7f5ff65510a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5564ea0f01c0_0 .net/2u *"_s4", 31 0, L_0x7f5ff65510a8;  1 drivers
v0x5564ea0f02a0_0 .net *"_s6", 0 0, L_0x5564ea105da0;  1 drivers
v0x5564ea0f0360_0 .net *"_s8", 7 0, L_0x5564ea105ee0;  1 drivers
v0x5564ea0f0440_0 .net "clk", 0 0, v0x5564ea0f57a0_0;  alias, 1 drivers
v0x5564ea0f0500_0 .net "ra1", 3 0, L_0x5564ea106960;  1 drivers
v0x5564ea0f05e0_0 .net "ra2", 3 0, L_0x5564ea106a90;  1 drivers
v0x5564ea0f06c0_0 .net "rd1", 7 0, L_0x5564ea106190;  alias, 1 drivers
v0x5564ea0f0780_0 .net "rd2", 7 0, L_0x5564ea106810;  alias, 1 drivers
v0x5564ea0f0820 .array "regb", 15 0, 7 0;
v0x5564ea0f08c0_0 .net "wa3", 3 0, L_0x5564ea106b30;  1 drivers
v0x5564ea0f09a0_0 .net "wd3", 7 0, L_0x5564ea106c00;  alias, 1 drivers
v0x5564ea0f0a80_0 .net "we3", 0 0, v0x5564ea0f4bc0_0;  alias, 1 drivers
E_0x5564ea0d1680 .event posedge, v0x5564ea0f0440_0;
L_0x5564ea0f5c80 .concat [ 4 28 0 0], L_0x5564ea106960, L_0x7f5ff6551060;
L_0x5564ea105da0 .cmp/ne 32, L_0x5564ea0f5c80, L_0x7f5ff65510a8;
L_0x5564ea105ee0 .array/port v0x5564ea0f0820, L_0x5564ea105f80;
L_0x5564ea105f80 .concat [ 4 2 0 0], L_0x5564ea106960, L_0x7f5ff65510f0;
L_0x5564ea106190 .functor MUXZ 8, L_0x7f5ff6551138, L_0x5564ea105ee0, L_0x5564ea105da0, C4<>;
L_0x5564ea106320 .concat [ 4 28 0 0], L_0x5564ea106a90, L_0x7f5ff6551180;
L_0x5564ea106450 .cmp/ne 32, L_0x5564ea106320, L_0x7f5ff65511c8;
L_0x5564ea106590 .array/port v0x5564ea0f0820, L_0x5564ea106680;
L_0x5564ea106680 .concat [ 4 2 0 0], L_0x5564ea106a90, L_0x7f5ff6551210;
L_0x5564ea106810 .functor MUXZ 8, L_0x7f5ff6551258, L_0x5564ea106590, L_0x5564ea106450, C4<>;
S_0x5564ea0f0c40 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5564ea0f0de0_0 .net "carga", 0 0, v0x5564ea0f4d00_0;  alias, 1 drivers
v0x5564ea0f0ec0_0 .net "clk", 0 0, v0x5564ea0f57a0_0;  alias, 1 drivers
v0x5564ea0f0fb0_0 .net "d", 0 0, L_0x5564ea106f70;  alias, 1 drivers
v0x5564ea0f10b0_0 .var "q", 0 0;
v0x5564ea0f1150_0 .net "reset", 0 0, v0x5564ea0f5840_0;  alias, 1 drivers
E_0x5564ea0d1490 .event posedge, v0x5564ea0f1150_0, v0x5564ea0f0440_0;
S_0x5564ea0f12a0 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5564ea0f5bc0 .functor BUFZ 16, L_0x5564ea0f5a60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5564ea0f14e0_0 .net *"_s0", 15 0, L_0x5564ea0f5a60;  1 drivers
v0x5564ea0f15e0_0 .net *"_s2", 11 0, L_0x5564ea0f5b20;  1 drivers
L_0x7f5ff6551018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5564ea0f16c0_0 .net *"_s5", 1 0, L_0x7f5ff6551018;  1 drivers
v0x5564ea0f1780_0 .net "a", 9 0, v0x5564ea0f2df0_0;  alias, 1 drivers
v0x5564ea0f1860_0 .net "clk", 0 0, v0x5564ea0f57a0_0;  alias, 1 drivers
v0x5564ea0f19a0 .array "mem", 1023 0, 15 0;
v0x5564ea0f1a60_0 .net "rd", 15 0, L_0x5564ea0f5bc0;  alias, 1 drivers
L_0x5564ea0f5a60 .array/port v0x5564ea0f19a0, L_0x5564ea0f5b20;
L_0x5564ea0f5b20 .concat [ 10 2 0 0], v0x5564ea0f2df0_0, L_0x7f5ff6551018;
S_0x5564ea0f1bc0 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5564ea0f1de0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5564ea0f1e80_0 .net "d0", 9 0, L_0x5564ea0f59c0;  1 drivers
v0x5564ea0f1f60_0 .net "d1", 9 0, L_0x5564ea106fe0;  alias, 1 drivers
v0x5564ea0f2040_0 .net "s", 0 0, v0x5564ea0f49b0_0;  alias, 1 drivers
v0x5564ea0f20e0_0 .net "y", 9 0, L_0x5564ea0f5900;  alias, 1 drivers
L_0x5564ea0f5900 .functor MUXZ 10, L_0x5564ea0f59c0, L_0x5564ea106fe0, v0x5564ea0f49b0_0, C4<>;
S_0x5564ea0f2270 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5564ea0f2440 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5564ea0f2510_0 .net "d0", 7 0, v0x5564ea0eef90_0;  alias, 1 drivers
v0x5564ea0f2620_0 .net "d1", 7 0, L_0x5564ea106d30;  1 drivers
v0x5564ea0f26e0_0 .net "s", 0 0, v0x5564ea0f4ad0_0;  alias, 1 drivers
v0x5564ea0f27b0_0 .net "y", 7 0, L_0x5564ea106c00;  alias, 1 drivers
L_0x5564ea106c00 .functor MUXZ 8, v0x5564ea0eef90_0, L_0x5564ea106d30, v0x5564ea0f4ad0_0, C4<>;
S_0x5564ea0f2930 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5564ea0f2b00 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5564ea0f2c40_0 .net "clk", 0 0, v0x5564ea0f57a0_0;  alias, 1 drivers
v0x5564ea0f2d00_0 .net "d", 9 0, L_0x5564ea0f5900;  alias, 1 drivers
v0x5564ea0f2df0_0 .var "q", 9 0;
v0x5564ea0f2ef0_0 .net "reset", 0 0, v0x5564ea0f5840_0;  alias, 1 drivers
S_0x5564ea0f3010 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x5564ea0ca9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x5564ea0f3250_0 .net "a", 9 0, v0x5564ea0f2df0_0;  alias, 1 drivers
v0x5564ea0f3380_0 .net "b", 9 0, L_0x5564ea107180;  1 drivers
v0x5564ea0f3460_0 .net "y", 9 0, L_0x5564ea106fe0;  alias, 1 drivers
L_0x5564ea106fe0 .arith/sum 10, v0x5564ea0f2df0_0, L_0x5564ea107180;
S_0x5564ea0f4580 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x5564ea0d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x5564ea0f47f0_0 .var "op_alu", 2 0;
v0x5564ea0f48f0_0 .net "opcode", 5 0, L_0x5564ea107260;  alias, 1 drivers
v0x5564ea0f49b0_0 .var "s_inc", 0 0;
v0x5564ea0f4ad0_0 .var "s_inm", 0 0;
v0x5564ea0f4bc0_0 .var "we3", 0 0;
v0x5564ea0f4d00_0 .var "wez", 0 0;
v0x5564ea0f4df0_0 .net "z", 0 0, v0x5564ea0f10b0_0;  alias, 1 drivers
E_0x5564ea0d1450 .event edge, v0x5564ea0f39a0_0;
    .scope S_0x5564ea0f2930;
T_0 ;
    %wait E_0x5564ea0d1490;
    %load/vec4 v0x5564ea0f2ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5564ea0f2df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5564ea0f2d00_0;
    %assign/vec4 v0x5564ea0f2df0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5564ea0f12a0;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5564ea0f19a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5564ea0ef300;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5564ea0f0820 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5564ea0ef300;
T_3 ;
    %wait E_0x5564ea0d1680;
    %load/vec4 v0x5564ea0f0a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5564ea0f09a0_0;
    %load/vec4 v0x5564ea0f08c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5564ea0f0820, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5564ea0ca6e0;
T_4 ;
    %wait E_0x5564ea0b3090;
    %load/vec4 v0x5564ea0eeeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5564ea0c4130_0;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5564ea0c4130_0;
    %inv;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5564ea0c4130_0;
    %load/vec4 v0x5564ea0eedf0_0;
    %add;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5564ea0c4130_0;
    %load/vec4 v0x5564ea0eedf0_0;
    %sub;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5564ea0c4130_0;
    %load/vec4 v0x5564ea0eedf0_0;
    %and;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5564ea0c4130_0;
    %load/vec4 v0x5564ea0eedf0_0;
    %or;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5564ea0c4130_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5564ea0eedf0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5564ea0eef90_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5564ea0f0c40;
T_5 ;
    %wait E_0x5564ea0d1490;
    %load/vec4 v0x5564ea0f1150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5564ea0f10b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5564ea0f0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5564ea0f0fb0_0;
    %assign/vec4 v0x5564ea0f10b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5564ea0f4580;
T_6 ;
    %wait E_0x5564ea0d1450;
    %load/vec4 v0x5564ea0f48f0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 15, 6;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x5564ea0f48f0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5564ea0f47f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5564ea0f4d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5564ea0f4ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5564ea0f4bc0_0, 0, 1;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5564ea0f4ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5564ea0f4bc0_0, 0, 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5564ea0cad50;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5564ea0f57a0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5564ea0f57a0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5564ea0cad50;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5564ea0f5840_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5564ea0f5840_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5564ea0cad50;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.vcd";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
