ENOMEM	,	V_46
parent	,	V_55
modes	,	V_57
dev_get_drvdata	,	F_39
val2	,	V_6
of_match_device	,	F_17
"failed to get pclk\n"	,	L_6
channel	,	V_17
writel_relaxed	,	F_5
regulator_get_voltage	,	F_9
dev	,	V_27
rockchip_saradc_isr	,	F_11
INDIO_DIRECT_MODE	,	V_58
err_pclk	,	V_53
"no irq resource?\n"	,	L_3
GENMASK	,	F_13
val	,	V_5
clk	,	V_50
regulator_disable	,	F_34
mlock	,	V_12
"failed to enable converter clock\n"	,	L_14
indio_dev	,	V_2
wait_for_completion_timeout	,	F_7
IRQ_HANDLED	,	V_35
SARADC_CTRL_CHN_MASK	,	V_18
SARADC_CTRL	,	V_20
rockchip_saradc_read_raw	,	F_1
"failed to enable vref regulator\n"	,	L_12
of_node	,	V_40
"vref"	,	L_9
iio_priv	,	F_2
device	,	V_62
ENODEV	,	V_45
iio_device_unregister	,	F_37
"failed requesting irq %d\n"	,	L_4
"saradc"	,	L_7
devm_regulator_get	,	F_27
rockchip_saradc_suspend	,	F_38
IIO_CHAN_INFO_RAW	,	V_11
device_node	,	V_38
rockchip_saradc_match	,	V_47
init_completion	,	F_22
mutex_unlock	,	F_8
IIO_CHAN_INFO_SCALE	,	V_25
clk_prepare_enable	,	F_30
completion	,	V_13
devm_ioremap_resource	,	F_19
devm_iio_device_alloc	,	F_16
"apb_pclk"	,	L_5
irq	,	V_32
regs	,	V_14
vref	,	V_26
rockchip_saradc_probe	,	F_15
EINVAL	,	V_31
mutex_lock	,	F_3
SARADC_DATA	,	V_34
chan	,	V_4
num_bits	,	V_29
complete	,	F_14
platform_device	,	V_36
num_channels	,	V_60
SARADC_CTRL_POWER_CTRL	,	V_16
data	,	V_28
pclk	,	V_49
reinit_completion	,	F_4
pdev	,	V_37
"failed to enable pclk\n"	,	L_13
err_clk	,	V_61
platform_get_irq	,	F_23
info	,	V_9
rockchip_saradc_resume	,	F_40
ret	,	V_10
SARADC_TIMEOUT	,	V_21
"failed allocating iio device\n"	,	L_2
resource	,	V_41
PTR_ERR	,	F_21
ETIMEDOUT	,	V_22
"failed to set adc clk rate, %d\n"	,	L_11
readl_relaxed	,	F_12
channels	,	V_59
SARADC_CTRL_IRQ_ENABLE	,	V_19
name	,	V_54
"failed to get voltage\n"	,	L_1
platform_get_resource	,	F_18
clk_set_rate	,	F_28
platform_set_drvdata	,	F_31
iio_chan_spec	,	V_3
iio_dev	,	V_1
rockchip_saradc_iio_info	,	V_56
np	,	V_39
rockchip_saradc_remove	,	F_35
platform_get_drvdata	,	F_36
dev_err	,	F_10
mem	,	V_42
iio_device_register	,	F_32
of_device_id	,	V_43
IORESOURCE_MEM	,	V_48
mask	,	V_7
dev_name	,	F_25
devm_clk_get	,	F_26
writel	,	F_6
clk_rate	,	V_51
irqreturn_t	,	T_1
match	,	V_44
"failed to get regulator, %ld\n"	,	L_10
clk_disable_unprepare	,	F_33
rockchip_saradc	,	V_8
err_reg_voltage	,	V_52
dev_id	,	V_33
last_val	,	V_23
IIO_VAL_INT	,	V_24
SARADC_DLY_PU_SOC	,	V_15
IIO_VAL_FRACTIONAL_LOG2	,	V_30
"failed to get adc clock\n"	,	L_8
regulator_enable	,	F_29
IS_ERR	,	F_20
devm_request_irq	,	F_24
