<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUDisassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUDisassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUDisassembler.cpp - Disassembler for AMDGPU ISA ---------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// This file contains definition for AMDGPU ISA disassembler</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// ToDo: What to do with instruction suffixes (v_mov_b32 vs v_mov_b32_e32)?</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUDisassembler_8h.html">Disassembler/AMDGPUDisassembler.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetInfo_8h.html">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DisassemblerTypes_8h.html">llvm-c/DisassemblerTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BinaryFormat_2ELF_8h.html">llvm/BinaryFormat/ELF.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDecoderOps_8h.html">llvm/MC/MCDecoderOps.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDHSAKernelDescriptor_8h.html">llvm/Support/AMDHSAKernelDescriptor.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   39</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-disassembler&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">   41</a></span>&#160;<span class="preprocessor">#define SGPR_MAX                                                               \</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  (isGFX10Plus() ? AMDGPU::EncValues::SGPR_MAX_GFX10                           \</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">                 : AMDGPU::EncValues::SGPR_MAX_SI)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af93d373e6e95b58feb6c1fdf50a0e396">   45</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">   47</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler::AMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                       <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                       <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> *MCII) :</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), MCII(MCII), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(*Ctx.getRegisterInfo()),</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  TargetMaxInstBytes(Ctx.getAsmInfo()-&gt;getMaxInstLength(&amp;STI)) {</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// ToDo: AMDGPUDisassembler supports only VI ISA.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGCN3Encoding] &amp;&amp; !<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>())</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Disassembly not yet supported for subtarget&quot;</span>);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">   59</a></span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a>&amp; Opnd) {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Opnd);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">return</span> Opnd.<a class="code" href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">isValid</a>() ?</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> :</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">   66</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                <a class="code" href="classuint16__t.html">uint16_t</a> NameIdx) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">int</span> OpIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), NameIdx);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">if</span> (OpIdx != -1) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    std::advance(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, OpIdx);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">return</span> OpIdx;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0e32ab135e65a17d3e8b13a59278addc">   77</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#a0e32ab135e65a17d3e8b13a59278addc">decodeSoppBrTarget</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                       <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// Our branches take a simm16, but we need two extra bits to account for the</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// factor of 4.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> SignedOffset(18, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> * 4, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = (SignedOffset.<a class="code" href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">sext</a>(64) + 4 + <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>).getSExtValue();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">if</span> (DAsm-&gt;tryAddingSymbolicOperand(Inst, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <span class="keyword">true</span>, 2, 2, 0))</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a29ec63c03889b569a9f8ea9cc55e8f61">   92</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#a29ec63c03889b569a9f8ea9cc55e8f61">decodeSMEMOffset</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">if</span> (DAsm-&gt;isVI()) {         <span class="comment">// VI supports 20-bit unsigned offsets.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &amp; 0xFFFFF;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  } <span class="keywordflow">else</span> {                    <span class="comment">// GFX9+ supports 21-bit signed offsets.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = SignExtend64&lt;21&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  }</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>));</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;}</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad52fe682480e5a4022a50ddb9b03b80a">  104</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#ad52fe682480e5a4022a50ddb9b03b80a">decodeBoolReg</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeBoolReg(Val));</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#afec291717f10788ac7009575db1dc651">  110</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND(StaticDecoderName, DecoderName)                         \</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">  static DecodeStatus StaticDecoderName(MCInst &amp;Inst, unsigned Imm,            \</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">                                        uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">,                     \</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">                                        const MCDisassembler *Decoder) {       \</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">    auto DAsm = static_cast&lt;const AMDGPUDisassembler *&gt;(Decoder);              \</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">    return addOperand(Inst, DAsm-&gt;DecoderName(Imm));                           \</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// Decoder for registers, decode directly using RegClassID. Imm(8-bit) is</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// number of register. Used by VGPR only and AGPR only operands.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">  120</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_REG_8(RegClass)                                         \</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">  static DecodeStatus Decode##RegClass##RegisterClass(                         \</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">      MCInst &amp;Inst, unsigned Imm, uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">,                           \</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">      const MCDisassembler *Decoder) {                                         \</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">    assert(Imm &lt; (1 &lt;&lt; 8) &amp;&amp; &quot;8-bit encoding&quot;);                                \</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">    auto DAsm = static_cast&lt;const AMDGPUDisassembler *&gt;(Decoder);              \</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">    return addOperand(                                                         \</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">        Inst, DAsm-&gt;createRegOperand(AMDGPU::RegClass##RegClassID, Imm));      \</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">  130</a></span>&#160;<span class="preprocessor">#define DECODE_SrcOp(Name, EncSize, OpWidth, EncImm, MandatoryLiteral,         \</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">                     ImmWidth)                                                 \</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  static DecodeStatus Name(MCInst &amp;Inst, unsigned Imm, uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">,      \</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">                           const MCDisassembler *Decoder) {                    \</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">    assert(Imm &lt; (1 &lt;&lt; EncSize) &amp;&amp; #EncSize &quot;-bit encoding&quot;);                  \</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    auto DAsm = static_cast&lt;const AMDGPUDisassembler *&gt;(Decoder);              \</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    return addOperand(Inst,                                                    \</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">                      DAsm-&gt;decodeSrcOp(AMDGPUDisassembler::OpWidth, EncImm,   \</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">                                        MandatoryLiteral, ImmWidth));          \</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// Decoder for registers. Imm(7-bit) is number of register, uses decodeSrcOp to</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// get register class. Used by SGPR only operands.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">  143</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_REG_7(RegClass, OpWidth)                                \</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  DECODE_SrcOp(Decode##RegClass##RegisterClass, 7, OpWidth, Imm, false, 0)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Decoder for registers. Imm(10-bit): Imm{7-0} is number of register,</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// Imm{9} is acc(agpr or vgpr) Imm{8} should be 0 (see VOP3Pe_SMFMAC).</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Set Imm{8} to 1 (IS_VGPR) to decode using &#39;enum10&#39; from decodeSrcOp.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// Used by AV_ register classes (AGPR or VGPR only register operands).</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">  150</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_REG_AV10(RegClass, OpWidth)                             \</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">  DECODE_SrcOp(Decode##RegClass##RegisterClass, 10, OpWidth,                   \</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">               Imm | AMDGPU::EncValues::IS_VGPR, false, 0)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Decoder for Src(9-bit encoding) registers only.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">  155</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_SRC_REG_9(RegClass, OpWidth)                            \</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass, 9, OpWidth, Imm, false, 0)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// Decoder for Src(9-bit encoding) AGPR, register number encoded in 9bits, set</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// Imm{9} to 1 (set acc) and decode using &#39;enum10&#39; from decodeSrcOp, registers</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// only.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aa9d23e7c296104cf0a366261ad0bfda7">  161</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_SRC_REG_A9(RegClass, OpWidth)                           \</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass, 9, OpWidth, Imm | 512, false, 0)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// Decoder for &#39;enum10&#39; from decodeSrcOp, Imm{0-8} is 9-bit Src encoding</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// Imm{9} is acc, registers only.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">  166</a></span>&#160;<span class="preprocessor">#define DECODE_SRC_OPERAND_REG_AV10(RegClass, OpWidth)                         \</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass, 10, OpWidth, Imm, false, 0)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// Decoder for RegisterOperands using 9-bit Src encoding. Operand can be</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// register from RegClass or immediate. Registers that don&#39;t belong to RegClass</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// will be decoded and InstPrinter will report warning. Immediate will be</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// decoded into constant of size ImmWidth, should match width of immediate used</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// by OperandType (important for floating point types).</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">  174</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_SRC_REG_OR_IMM_9(RegClass, OpWidth, ImmWidth)           \</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass##_Imm##ImmWidth, 9, OpWidth, Imm,      \</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">               false, ImmWidth)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// Decoder for Src(9-bit encoding) AGPR or immediate. Set Imm{9} to 1 (set acc)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// and decode using &#39;enum10&#39; from decodeSrcOp.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">  180</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_SRC_REG_OR_IMM_A9(RegClass, OpWidth, ImmWidth)          \</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass##_Imm##ImmWidth, 9, OpWidth,           \</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">               Imm | 512, false, ImmWidth)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">  184</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9(RegClass, OpWidth, ImmWidth)  \</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass##_Deferred##_Imm##ImmWidth, 9,         \</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">               OpWidth, Imm, true, ImmWidth)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">// Default decoders generated by tablegen: &#39;Decode&lt;RegClass&gt;RegisterClass&#39;</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// when RegisterClass is used as an operand. Most often used for destination</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// operands.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VGPR_32)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VGPR_32_Lo128)</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_64)</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_96)</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_128)</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_256)</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_288)</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_352)</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_384)</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_512)</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_1024)</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_32, OPW32)</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_32_XM0_XEXEC, OPW32)</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_32_XEXEC_HI, OPW32)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_64, OPW64)</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_64_XEXEC, OPW64)</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_128, OPW128)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_256, OPW256)</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_512, OPW512)</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AGPR_32)</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_64)</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_128)</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_256)</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_512)</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_1024)</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">DECODE_OPERAND_REG_AV10</a>(AVDst_128, OPW128)</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">DECODE_OPERAND_REG_AV10</a>(AVDst_512, OPW512)</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">// Decoders for register only source RegisterOperands that use use 9-bit Src</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// encoding: &#39;decodeOperand_&lt;RegClass&gt;&#39;.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VGPR_32, OPW32)</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VReg_64, OPW64)</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VReg_128, OPW128)</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VReg_256, OPW256)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VRegOrLds_32, OPW32)</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aa9d23e7c296104cf0a366261ad0bfda7">DECODE_OPERAND_SRC_REG_A9</a>(AGPR_32, OPW32)</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a>(AV_32, OPW32)</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a>(AV_64, OPW64)</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a>(AV_128, OPW128)</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// Decoders for register or immediate RegisterOperands that use 9-bit Src</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// encoding: &#39;decodeOperand_&lt;RegClass&gt;_Imm&lt;ImmWidth&gt;&#39;.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(SReg_64, OPW64, 64)</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(SReg_32, OPW32, 32)</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(SRegOrLds_32, OPW32, 32)</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_32_Lo128, OPW16, 16)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_32, OPW32, 16)</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_32, OPW32, 32)</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_64, OPW64, 64)</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_64, OPW64, 32)</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_64, OPW64, 64)</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_128, OPW128, 32)</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_256, OPW256, 64)</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_512, OPW512, 32)</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_1024, OPW1024, 32)</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_64, OPW64, 64)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_128, OPW128, 32)</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_256, OPW256, 64)</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_512, OPW512, 32)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_1024, OPW1024, 32)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(VS_32_Lo128, OPW16, 16)</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(VS_32, OPW16, 16)</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(VS_32, OPW32, 32)</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a83cc097bcdb120c1008b9b9c49929424">  265</a></span>&#160;static <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#a83cc097bcdb120c1008b9b9c49929424">decodeOperand_f32kimm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                          <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                          <a class="code" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeMandatoryLiteralConstant(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af0420acf30f44c6d340ddaace9da7c61">  272</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#af0420acf30f44c6d340ddaace9da7c61">decodeOperand_f16kimm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                          <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeMandatoryLiteralConstant(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac9fa71823613012495803a4be21971d3">  279</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#ac9fa71823613012495803a4be21971d3">decodeOperandVOPDDstY</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                          <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeVOPDDstYOp(Inst, Val));</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a67245482e0fb8189af448dfed2bc154a">  285</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a67245482e0fb8189af448dfed2bc154a">IsAGPROperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">int</span> OpIdx,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">if</span> (OpIdx &lt; 0)</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordtype">unsigned</span> Sub = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getSubReg(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg(), AMDGPU::sub0);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Sub ? Sub : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &gt;= AMDGPU::AGPR0 &amp;&amp; <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &lt;= AMDGPU::AGPR255;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">  299</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                             <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> Opw,</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">if</span> (!DAsm-&gt;isGFX90A()) {</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &amp;= 511;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// If atomic has both vdata and vdst their register classes are tied.</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// The bit is decoded along with the vdst, first operand. We need to</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// change register class to AGPR if vdst was AGPR.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// If a DS instruction has both data0 and data1 their register classes</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// are also tied.</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a> = DAsm-&gt;getMCII()-&gt;get(Opc).TSFlags;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> DataNameIdx = (<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) ? AMDGPU::OpName::data0</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                                        : AMDGPU::OpName::vdata;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = DAsm-&gt;getContext().getRegisterInfo();</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordtype">int</span> DataIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, DataNameIdx);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)Inst.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == DataIdx) {</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keywordtype">int</span> DstIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="AMDGPUDisassembler_8cpp.html#a67245482e0fb8189af448dfed2bc154a">IsAGPROperand</a>(Inst, DstIdx, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> |= 512;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) {</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordtype">int</span> Data2Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data1);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)Inst.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == Data2Idx &amp;&amp;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;          <a class="code" href="AMDGPUDisassembler_8cpp.html#a67245482e0fb8189af448dfed2bc154a">IsAGPROperand</a>(Inst, DataIdx, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> |= 512;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    }</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  }</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(Opw, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> | 256));</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a99e1f339f67ec493d7fdba3b0e948215">  334</a></span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a99e1f339f67ec493d7fdba3b0e948215">DecodeAVLdSt_32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                                  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">AMDGPUDisassembler::OPW32</a>, Decoder);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a1177dc95777b09efc5fea1f0721ccc5e">  341</a></span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a1177dc95777b09efc5fea1f0721ccc5e">DecodeAVLdSt_64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">AMDGPUDisassembler::OPW64</a>, Decoder);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a225ef2f542832c56224a9dd91acf09cb">  348</a></span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a225ef2f542832c56224a9dd91acf09cb">DecodeAVLdSt_96RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">AMDGPUDisassembler::OPW96</a>, Decoder);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad3926f6f267bf43376a19e5e3c88bb0c">  355</a></span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#ad3926f6f267bf43376a19e5e3c88bb0c">DecodeAVLdSt_128RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">AMDGPUDisassembler::OPW128</a>, Decoder);</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a40a0338891adf05216f5235e1994458c">  362</a></span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a40a0338891adf05216f5235e1994458c">DecodeAVLdSt_160RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">AMDGPUDisassembler::OPW160</a>,</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                  Decoder);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">  368</a></span>&#160;<span class="preprocessor">#define DECODE_SDWA(DecName) \</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">DECODE_OPERAND(decodeSDWA##DecName, decodeSDWA##DecName)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src32)</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src16)</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(VopcDst)</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenDisassemblerTables.inc&quot;</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">  381</a></span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classT.html">T</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a>&amp; Bytes) {</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= <span class="keyword">sizeof</span>(<a class="code" href="classT.html">T</a>));</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> Res = support::endian::read&lt;T, support::endianness::little&gt;(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  Bytes = Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(<span class="keyword">sizeof</span>(<a class="code" href="classT.html">T</a>));</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">return</span> Res;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">  388</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> &amp;Bytes) {</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 12);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Lo = support::endian::read&lt;uint64_t, support::endianness::little&gt;(</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  Bytes = Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(8);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Hi = support::endian::read&lt;uint32_t, support::endianness::little&gt;(</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  Bytes = Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(4);</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a>(Lo, Hi);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;}</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// The disassembler is greedy, so we need to check FI operand value to</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// not parse a dpp if the correct literal is not set. For dpp16 the</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// autogenerated decoder checks the dpp literal</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">  402</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordtype">int</span> FiIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::fi);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FiIdx != -1);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)FiIdx &gt;= <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands())</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordtype">unsigned</span> Fi = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FiIdx).getImm();</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">return</span> Fi == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">DPP8_FI_0</a> || Fi == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">DPP8_FI_1</a>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;}</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">  412</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">AMDGPUDisassembler::getInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes_,</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                                <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = &amp;CS;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordtype">bool</span> IsSDWA = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordtype">unsigned</span> MaxInstBytesNum = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>((<span class="keywordtype">size_t</span>)TargetMaxInstBytes, Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  Bytes = Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Res = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// ToDo: better to switch encoding length using some bit predicate</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="comment">// but it is unknown yet, so try all we can</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">// Try to decode DPP and SDWA first to solve conflict with VOP1 and VOP2</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// encodings</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() &amp;&amp; Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 12 ) {</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> DecW = <a class="code" href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a>(Bytes);</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableDPP8GFX1196, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW,</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                          Address);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableDPPGFX1196, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW,</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                          Address);</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="keywordflow">if</span> (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>)</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;          <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">convertVOP3PDPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">AMDGPU::isVOPC64DPP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()))</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;          <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); <span class="comment">// Special VOP3 case</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>);</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;          <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">convertVOP3DPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); <span class="comment">// Regular VOP3 case</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        }</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      }</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX1196, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, Address);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">// Reinitialize Bytes</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    Bytes = Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 8) {</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> QW = eatBytes&lt;uint64_t&gt;(Bytes);</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10_BEncoding]) {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX10_B64, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::dpp8)</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;              == -1)</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        }</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      }</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableDPP864, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableDPP8GFX1164, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableDPP64, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableDPPGFX1164, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="keywordflow">if</span> (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>)</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;          <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      }</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableSDWA64, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableSDWA964, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableSDWA1064, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureUnpackedD16VMem]) {</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX80_UNPACKED64, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      }</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <span class="comment">// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <span class="comment">// v_mad_mixhi_f16 for FMA variants. Try to decode using this special</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="comment">// table first so we print the correct name.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureFmaMixInsts]) {</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX9_DL64, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      }</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    }</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// Reinitialize Bytes as DPP64 could have eaten too much</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    Bytes = Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">// Try decode 32-bit instruction</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> DW = eatBytes&lt;uint32_t&gt;(Bytes);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX832, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, Address);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableAMDGPU32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, Address);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160; </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX932, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, Address);</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX90AInsts]) {</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX90A32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, Address);</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    }</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10_BEncoding]) {</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX10_B32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, Address);</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    }</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX1032, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, Address);</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX1132, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, Address);</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> QW = ((<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>)eatBytes&lt;uint32_t&gt;(Bytes) &lt;&lt; 32) | DW;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX940Insts]) {</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX94064, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    }</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX90AInsts]) {</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX90A64, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    }</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX864, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableAMDGPU64, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX964, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX1064, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableGFX1164, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(DecoderTableWMMAGFX1164, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, Address);</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  } <span class="keywordflow">while</span> (<span class="keyword">false</span>);</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">AMDGPU::isMAC</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode())) {</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">// Insert dummy unused src2_modifiers.</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                         AMDGPU::OpName::src2_modifiers);</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  }</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;          (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">SIInstrFlags::SMRD</a>))) {</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordtype">int</span> CPolPos = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                             AMDGPU::OpName::cpol);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">if</span> (CPolPos != -1) {</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a> =</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;          (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">SIInstrFlags::IsAtomicRet</a>) ?</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;              <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a> : 0;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt;= (<a class="code" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>)CPolPos) {</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a>),</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                             AMDGPU::OpName::cpol);</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a>) {</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(CPolPos).setImm(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(CPolPos).getImm() | <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a>);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      }</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    }</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  }</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;              (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>)) &amp;&amp;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;             (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX90AInsts])) {</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">// GFX90A lost TFE, its place is occupied by ACC.</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordtype">int</span> TFEOpIdx =</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::tfe);</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">if</span> (TFEOpIdx != -1) {</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <span class="keyword">auto</span> TFEIter = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      std::advance(TFEIter, TFEOpIdx);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(TFEIter, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    }</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  }</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;              (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>))) {</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordtype">int</span> SWZOpIdx =</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::swz);</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">if</span> (SWZOpIdx != -1) {</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keyword">auto</span> SWZIter = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      std::advance(SWZIter, SWZOpIdx);</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(SWZIter, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    }</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  }</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>)) {</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordtype">int</span> VAddr0Idx =</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordtype">int</span> RsrcIdx =</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::srsrc);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordtype">unsigned</span> NSAArgs = RsrcIdx - VAddr0Idx - 1;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">if</span> (VAddr0Idx &gt;= 0 &amp;&amp; NSAArgs &gt; 0) {</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <span class="keywordtype">unsigned</span> NSAWords = (NSAArgs + 3) / 4;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4 * NSAWords) {</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        Res = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NSAArgs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;          <span class="keyword">const</span> <span class="keywordtype">unsigned</span> VAddrIdx = VAddr0Idx + 1 + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;          <span class="keyword">auto</span> VAddrRCID =</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;              MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).operands()[VAddrIdx].RegClass;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddrIdx,</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VAddrRCID, Bytes[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]));</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        }</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        Bytes = Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(4 * NSAWords);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      }</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    }</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  }</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">SIInstrFlags::EXP</a>))</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">convertEXPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">SIInstrFlags::VINTERP</a>))</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">convertVINTERPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160; </div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; IsSDWA)</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">convertSDWAInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordtype">int</span> VDstIn_Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                                              AMDGPU::OpName::vdst_in);</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">if</span> (VDstIn_Idx != -1) {</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordtype">int</span> Tied = MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).getOperandConstraint(VDstIn_Idx,</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                           <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>);</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">if</span> (Tied != -1 &amp;&amp; (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt;= (<span class="keywordtype">unsigned</span>)VDstIn_Idx ||</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;         !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx).isReg() ||</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;         <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx).getReg() != <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg())) {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &gt; (<span class="keywordtype">unsigned</span>)VDstIn_Idx)</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx));</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg()),</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        AMDGPU::OpName::vdst_in);</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    }</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  }</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordtype">int</span> ImmLitIdx =</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::imm);</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordtype">bool</span> IsSOPK = MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">SIInstrFlags::SOPK</a>;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; ImmLitIdx != -1 &amp;&amp; !IsSOPK)</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">convertFMAanyK</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ImmLitIdx);</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// if the opcode was not recognized we&#39;ll assume a Size of 4 bytes</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="comment">// (unless there are fewer bytes left)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  Size = Res ? (MaxInstBytesNum - Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;             : <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>((<span class="keywordtype">size_t</span>)4, Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">return</span> Res;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">  693</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">AMDGPUDisassembler::convertEXPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX11]) {</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">// The MCInst still has these fields even though they are no longer encoded</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="comment">// in the GFX11 instruction.</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::vm);</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::compr);</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  }</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;}</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">  703</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">AMDGPUDisassembler::convertVINTERPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P10_F16_F32_inreg_gfx11 ||</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P10_RTZ_F16_F32_inreg_gfx11 ||</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P2_F16_F32_inreg_gfx11 ||</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P2_RTZ_F16_F32_inreg_gfx11) {</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">// The MCInst has this field that is not directly encoded in the</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">// instruction.</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::op_sel);</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  }</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;}</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">  715</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">AMDGPUDisassembler::convertSDWAInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst))</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="comment">// VOPC - insert clamp</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::clamp);</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands]) {</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordtype">int</span> SDst = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst);</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">if</span> (SDst != -1) {</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      <span class="comment">// VOPC - insert VCC register as sdst</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VCC),</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                           AMDGPU::OpName::sdst);</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <span class="comment">// VOP1/2 - insert omod if present in instruction</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::omod);</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    }</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  }</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;}</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="structVOPModifiers.html">  735</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structVOPModifiers.html">VOPModifiers</a> {</div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">  736</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65">OpSel</a> = 0;</div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#adc6e974654f933ce90147818e89219a5">  737</a></span>&#160;  <span class="keywordtype">unsigned</span> OpSelHi = 0;</div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#ad2dc1ae7fde6cd92a999715b2591feca">  738</a></span>&#160;  <span class="keywordtype">unsigned</span> NegLo = 0;</div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#a50cfb72a98aaefca11ba090c96675c4b">  739</a></span>&#160;  <span class="keywordtype">unsigned</span> NegHi = 0;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;};</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">// Reconstruct values of VOP3/VOP3P operands such as op_sel.</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">// Note that these values do not affect disassembler output,</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">// so this is only necessary for consistency with src_modifiers.</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">  745</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structVOPModifiers.html">VOPModifiers</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                        <span class="keywordtype">bool</span> IsVOP3P = <span class="keyword">false</span>) {</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="structVOPModifiers.html">VOPModifiers</a> Modifiers;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> ModOps[] = {AMDGPU::OpName::src0_modifiers,</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                        AMDGPU::OpName::src1_modifiers,</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                        AMDGPU::OpName::src2_modifiers};</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> J = 0; J &lt; 3; ++J) {</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordtype">int</span> OpIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, ModOps[J]);</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="keywordflow">if</span> (OpIdx == -1)</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; </div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="keywordtype">unsigned</span> Val = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getImm();</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    Modifiers.<a class="code" href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a> |= !!(Val &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a>) &lt;&lt; J;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">if</span> (IsVOP3P) {</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      Modifiers.<a class="code" href="structVOPModifiers.html#adc6e974654f933ce90147818e89219a5">OpSelHi</a> |= !!(Val &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>) &lt;&lt; J;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      Modifiers.<a class="code" href="structVOPModifiers.html#ad2dc1ae7fde6cd92a999715b2591feca">NegLo</a> |= !!(Val &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>) &lt;&lt; J;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      Modifiers.<a class="code" href="structVOPModifiers.html#a50cfb72a98aaefca11ba090c96675c4b">NegHi</a> |= !!(Val &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916aa2e6fe69892c3b751a1f9cb4933ca368">SISrcMods::NEG_HI</a>) &lt;&lt; J;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (J == 0) {</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      Modifiers.<a class="code" href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a> |= !!(Val &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a8e2f726558b97b38629c9fa9f8691612">SISrcMods::DST_OP_SEL</a>) &lt;&lt; 3;</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    }</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  }</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">return</span> Modifiers;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;}</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">// MAC opcodes have special old and src2 operands.</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">// src2 is tied to dst, while old is not tied (but assumed to be).</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">  774</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">AMDGPUDisassembler::isMacDPP</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  constexpr <span class="keywordtype">int</span> DST_IDX = 0;</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keyword">auto</span> Opcode = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;Desc = MCII-&gt;get(Opcode);</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="keyword">auto</span> OldIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, <a class="code" href="lib_2CodeGen_2README_8txt.html#a3084b133295965e6e12cfde3ba5bb173">AMDGPU::OpName::old</a>);</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordflow">if</span> (OldIdx != -1 &amp;&amp; Desc.getOperandConstraint(</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                          OldIdx, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>) == -1) {</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, AMDGPU::OpName::src2));</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Desc.getOperandConstraint(</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;               <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src2),</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;               <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>) == DST_IDX);</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    (void)DST_IDX;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  }</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">// Create dummy old operand and insert dummy unused src2_modifiers</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">  794</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">AMDGPUDisassembler::convertMacDPPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() + 1 &lt; MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).getNumOperands());</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(0), <a class="code" href="lib_2CodeGen_2README_8txt.html#a3084b133295965e6e12cfde3ba5bb173">AMDGPU::OpName::old</a>);</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                       AMDGPU::OpName::src2_modifiers);</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;}</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160; </div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// We must check FI == literal to reject not genuine dpp8 insts, and we must</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// first add optional MI operands to check FI</span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">  803</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">AMDGPUDisassembler::convertDPP8Inst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">if</span> (MCII-&gt;get(Opc).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>) {</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">convertVOP3PDPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((MCII-&gt;get(Opc).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>) ||</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;             <a class="code" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">AMDGPU::isVOPC64DPP</a>(Opc)) {</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">isMacDPP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">convertMacDPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160; </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel)) {</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <span class="keyword">auto</span> Mods = <a class="code" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                           AMDGPU::OpName::op_sel);</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      <span class="comment">// Insert dummy unused src modifiers.</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src0_modifiers))</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                             AMDGPU::OpName::src0_modifiers);</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160; </div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src1_modifiers))</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                             AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    }</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  }</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> : <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160; </div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">  836</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">AMDGPUDisassembler::convertVOP3DPPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">isMacDPP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">convertMacDPPInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160; </div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel)) {</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keyword">auto</span> Mods = <a class="code" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                         AMDGPU::OpName::op_sel);</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  }</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;}</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// Note that before gfx10, the MIMG encoding provided no information about</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">// VADDR size. Consequently, decoded instructions always show address as if it</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">// has 1 dword, which could be not really so.</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">  854</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">AMDGPUDisassembler::convertMIMGInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordtype">int</span> VDstIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                                           AMDGPU::OpName::vdst);</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160; </div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keywordtype">int</span> VDataIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                                            AMDGPU::OpName::vdata);</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordtype">int</span> VAddr0Idx =</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordtype">int</span> DMaskIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                            AMDGPU::OpName::dmask);</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160; </div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordtype">int</span> TFEIdx   = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                            AMDGPU::OpName::tfe);</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordtype">int</span> D16Idx   = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                                            AMDGPU::OpName::d16);</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">AMDGPU::MIMGInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">AMDGPU::getMIMGInfo</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode =</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">AMDGPU::getMIMGBaseOpcodeInfo</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode);</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDataIdx != -1);</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">BVH</a>) {</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="comment">// Add A16 operand for intersect_ray instructions</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::a16))</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(1));</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  }</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordtype">bool</span> IsAtomic = (VDstIdx != -1);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordtype">bool</span> IsGather4 = MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">SIInstrFlags::Gather4</a>;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordtype">bool</span> IsNSA = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordtype">unsigned</span> AddrSize = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordtype">unsigned</span> DimIdx =</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::dim);</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordtype">int</span> A16Idx =</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::a16);</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *Dim =</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a7813b0527d58492d1dcaab3d457a0c81">AMDGPU::getMIMGDimInfoByEncoding</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DimIdx).getImm());</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsA16 = (A16Idx != -1 &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(A16Idx).getImm());</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    AddrSize =</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">AMDGPU::getAddrSizeMIMGOp</a>(BaseOpcode, Dim, IsA16, <a class="code" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">AMDGPU::hasG16</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    IsNSA = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx10NSA ||</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;            <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx11NSA;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">if</span> (!IsNSA) {</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      <span class="keywordflow">if</span> (AddrSize &gt; 12)</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        AddrSize = 16;</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="keywordflow">if</span> (AddrSize &gt; <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords) {</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        <span class="comment">// The NSA encoding does not contain enough operands for the combination</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        <span class="comment">// of base opcode / dimension. Should this be an error?</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      }</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    }</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  }</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160; </div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="keywordtype">unsigned</span> DMask = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DMaskIdx).getImm() &amp; 0xf;</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = IsGather4 ? 4 : <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(<a class="code" href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a>(DMask), 1);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160; </div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordtype">bool</span> D16 = D16Idx &gt;= 0 &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(D16Idx).getImm();</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordflow">if</span> (D16 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">AMDGPU::hasPackedD16</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    DstSize = (DstSize + 1) / 2;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  }</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="keywordflow">if</span> (TFEIdx != -1 &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(TFEIdx).getImm())</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    DstSize += 1;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160; </div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordflow">if</span> (DstSize == <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VDataDwords &amp;&amp; AddrSize == <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords)</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160; </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordtype">int</span> NewOpcode =</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding, DstSize, AddrSize);</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">if</span> (NewOpcode == -1)</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="comment">// Widen the register to the correct number of enabled channels.</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordtype">unsigned</span> NewVdata = AMDGPU::NoRegister;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">if</span> (DstSize != <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VDataDwords) {</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="keyword">auto</span> DataRCID = MCII-&gt;get(NewOpcode).operands()[VDataIdx].RegClass;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160; </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="comment">// Get first subregister of VData</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordtype">unsigned</span> Vdata0 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx).getReg();</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordtype">unsigned</span> VdataSub0 = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(Vdata0, AMDGPU::sub0);</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    Vdata0 = (VdataSub0 != 0)? VdataSub0 : Vdata0;</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160; </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    NewVdata = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(Vdata0, AMDGPU::sub0,</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                                       &amp;MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(DataRCID));</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">if</span> (NewVdata == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="comment">// It&#39;s possible to encode this such that the low register + enabled</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="comment">// components exceeds the register count.</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    }</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  }</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="comment">// If not using NSA on GFX10+, widen address register to correct size.</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordtype">unsigned</span> NewVAddr0 = AMDGPU::NoRegister;</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() &amp;&amp; !IsNSA &amp;&amp; AddrSize != <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords) {</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="keywordtype">unsigned</span> VAddr0 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddr0Idx).getReg();</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="keywordtype">unsigned</span> VAddrSub0 = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(VAddr0, AMDGPU::sub0);</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    VAddr0 = (VAddrSub0 != 0) ? VAddrSub0 : VAddr0;</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keyword">auto</span> AddrRCID = MCII-&gt;get(NewOpcode).operands()[VAddr0Idx].RegClass;</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    NewVAddr0 = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(VAddr0, AMDGPU::sub0,</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                                        &amp;MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(AddrRCID));</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <span class="keywordflow">if</span> (NewVAddr0 == AMDGPU::NoRegister)</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  }</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setOpcode(NewOpcode);</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">if</span> (NewVdata != AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx) = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="keywordflow">if</span> (IsAtomic) {</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;      <span class="comment">// Atomic operations have an additional operand (a copy of data)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIdx) = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    }</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  }</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160; </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">if</span> (NewVAddr0 != AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddr0Idx) = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVAddr0);</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsNSA) {</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AddrSize &lt;= Info-&gt;VAddrDwords);</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + AddrSize,</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;             <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords);</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  }</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;}</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160; </div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">// Opsel and neg bits are used in src_modifiers and standalone operands. Autogen</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">// decoder only adds to src_modifiers, so manually add the bits to the other</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">// operands.</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">  991</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">AMDGPUDisassembler::convertVOP3PDPPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keyword">auto</span> Mods = <a class="code" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160; </div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::vdst_in))</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::vdst_in);</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160; </div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel))</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;                         AMDGPU::OpName::op_sel);</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel_hi))</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSelHi),</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                         AMDGPU::OpName::op_sel_hi);</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::neg_lo))</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.NegLo),</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                         AMDGPU::OpName::neg_lo);</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::neg_hi))</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.NegHi),</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                         AMDGPU::OpName::neg_hi);</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160; </div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;}</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; </div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// Create dummy old operand and insert optional operands</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644"> 1021</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">AMDGPUDisassembler::convertVOPCDPPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160; </div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, <a class="code" href="lib_2CodeGen_2README_8txt.html#a3084b133295965e6e12cfde3ba5bb173">AMDGPU::OpName::old</a>))</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(0), <a class="code" href="lib_2CodeGen_2README_8txt.html#a3084b133295965e6e12cfde3ba5bb173">AMDGPU::OpName::old</a>);</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src0_modifiers))</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                         AMDGPU::OpName::src0_modifiers);</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160; </div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src1_modifiers))</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                         AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;}</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160; </div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d"> 1041</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">AMDGPUDisassembler::convertFMAanyK</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                                                <span class="keywordtype">int</span> ImmLitIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasLiteral &amp;&amp; <span class="stringliteral">&quot;Should have decoded a literal&quot;</span>);</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII-&gt;get(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordtype">unsigned</span> DescNumOps = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal),</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                       AMDGPU::OpName::immDeferred);</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DescNumOps == <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; DescNumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keyword">auto</span> OpType = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a9491e6e3afc420c33cf508189bb12c3b">operands</a>()[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].OperandType;</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keywordtype">bool</span> IsDeferredOp = (OpType == <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a> ||</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                         OpType == <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>);</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isImm() &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getImm() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a">AMDGPU::EncValues::LITERAL_CONST</a> &amp;&amp;</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        IsDeferredOp)</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setImm(Literal);</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  }</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160; </div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b"> 1061</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">AMDGPUDisassembler::getRegClassName</a>(<span class="keywordtype">unsigned</span> RegClassID)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a6bd67351fa0f75e5f725364493801c53">getContext</a>().<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(&amp;AMDGPUMCRegisterClasses[RegClassID]);</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;}</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="keyword">inline</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061"> 1067</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">AMDGPUDisassembler::errOperand</a>(<span class="keywordtype">unsigned</span> V,</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a>&amp; ErrMsg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  *<a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Error: &quot;</span> + ErrMsg;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160; </div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="comment">// ToDo: add support for error operands to MCInst.h</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="comment">// return MCOperand::createError(V);</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a>();</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;}</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160; </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="keyword">inline</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8"> 1077</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> RegId)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">AMDGPU::getMCReg</a>(RegId, <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;}</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160; </div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="keyword">inline</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a10982f41862673ec4aa270b0eef58a7b"> 1082</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> RegClassID,</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                                               <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span>&amp; RegCl = AMDGPUMCRegisterClasses[RegClassID];</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">if</span> (Val &gt;= RegCl.getNumRegs())</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(RegClassID)) +</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                           <span class="stringliteral">&quot;: unknown register &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(RegCl.getRegister(Val));</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;}</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160; </div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="keyword">inline</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871"> 1092</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">AMDGPUDisassembler::createSRegOperand</a>(<span class="keywordtype">unsigned</span> SRegClassID,</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                                                <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="comment">// ToDo: SI/CI have 104 SGPRs, VI - 102</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="comment">// Valery: here we accepting as much as we can, let assembler sort it out</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a> = 0;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordflow">switch</span> (SRegClassID) {</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_32RegClassID:</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_64RegClassID:</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_64RegClassID:</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <a class="code" href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a> = 1;</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_128RegClassID:</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_128RegClassID:</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="comment">// ToDo: unclear if s[100:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="comment">// this bundle?</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_256RegClassID:</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_256RegClassID:</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="comment">// ToDo: unclear if s[96:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="comment">// this bundle?</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_288RegClassID:</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_288RegClassID:</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_320RegClassID:</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_320RegClassID:</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_352RegClassID:</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_352RegClassID:</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_384RegClassID:</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_384RegClassID:</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_512RegClassID:</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_512RegClassID:</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <a class="code" href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a> = 2;</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="comment">// ToDo: unclear if s[88:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="comment">// this bundle?</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register class&quot;</span>);</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  }</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160; </div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordflow">if</span> (Val % (1 &lt;&lt; <a class="code" href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a>)) {</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    *<a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Warning: &quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(SRegClassID)</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;                   &lt;&lt; <span class="stringliteral">&quot;: scalar reg isn&#39;t aligned &quot;</span> &lt;&lt; Val;</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  }</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160; </div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRegClassID, Val &gt;&gt; <a class="code" href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a>);</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;}</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160; </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">// Decode Literals for insts which always have a literal in the encoding</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998"> 1141</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998">AMDGPUDisassembler::decodeMandatoryLiteralConstant</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">if</span> (HasLiteral) {</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">AMDGPU::hasVOPD</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>) &amp;&amp;</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;        <span class="stringliteral">&quot;Should only decode multiple kimm with VOPD, check VSrc operand types&quot;</span>);</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">if</span> (Literal != Val)</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;More than one unique literal is illegal&quot;</span>);</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  }</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  HasLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  Literal = Val;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal);</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;}</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01"> 1154</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">AMDGPUDisassembler::decodeLiteralConstant</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="comment">// For now all literal constants are supposed to be unsigned integer</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="comment">// ToDo: deal with signed/unsigned 64-bit integer constants</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="comment">// ToDo: deal with float/double constants</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">if</span> (!HasLiteral) {</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) {</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(0, <span class="stringliteral">&quot;cannot read literal, inst bytes left &quot;</span> +</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                        <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()));</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    }</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    HasLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    Literal = eatBytes&lt;uint32_t&gt;(Bytes);</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  }</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal);</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;}</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160; </div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31"> 1169</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">AMDGPUDisassembler::decodeIntImmed</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160; </div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> &amp;&amp; <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a>);</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318">INLINE_INTEGER_C_POSITIVE_MAX</a>) ?</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    (<span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) - <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a>) :</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318">INLINE_INTEGER_C_POSITIVE_MAX</a> - <span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)));</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;      <span class="comment">// Cast prevents negative overflow.</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;}</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160; </div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100"> 1179</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(0.5<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-0.5<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(1.0<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-1.0<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(2.0<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-2.0<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(4.0<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-4.0<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>);</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">return</span> 0x3e22f983;</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  }</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;}</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160; </div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e"> 1204</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(0.5);</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-0.5);</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(1.0);</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-1.0);</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(2.0);</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-2.0);</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(4.0);</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-4.0);</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keywordflow">return</span> 0x3fc45f306dc9c882;</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  }</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;}</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160; </div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459"> 1229</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">return</span> 0x3800;</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordflow">return</span> 0xB800;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keywordflow">return</span> 0x3C00;</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">return</span> 0xBC00;</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="keywordflow">return</span> 0x4000;</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">return</span> 0xC000;</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="keywordflow">return</span> 0x4400;</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">return</span> 0xC400;</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordflow">return</span> 0x3118;</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  }</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;}</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160; </div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3"> 1254</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">AMDGPUDisassembler::decodeFPImmed</a>(<span class="keywordtype">unsigned</span> ImmWidth, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322">AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;      &amp;&amp; <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e">AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a>);</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="comment">// ToDo: case 248: 1/(2*PI) - is allowed only on VI</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="comment">// ImmWidth 0 is a default case where operand should not allow immediates.</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="comment">// Imm value is still decoded into 32 bit immediate operand, inst printer will</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="comment">// use it to print verbose error message.</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">switch</span> (ImmWidth) {</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">case</span> 0:</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;implement me&quot;</span>);</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  }</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;}</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160; </div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3"> 1275</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">AMDGPUDisassembler::getVgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160; </div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">return</span> VGPR_32RegClassID;</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> VReg_64RegClassID;</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: <span class="keywordflow">return</span> VReg_96RegClassID;</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> VReg_128RegClassID;</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: <span class="keywordflow">return</span> VReg_160RegClassID;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> VReg_256RegClassID;</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> VReg_288RegClassID;</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> VReg_320RegClassID;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> VReg_352RegClassID;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> VReg_384RegClassID;</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> VReg_512RegClassID;</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: <span class="keywordflow">return</span> VReg_1024RegClassID;</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  }</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;}</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160; </div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b"> 1300</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">AMDGPUDisassembler::getAgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160; </div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keywordflow">return</span> AGPR_32RegClassID;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> AReg_64RegClassID;</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: <span class="keywordflow">return</span> AReg_96RegClassID;</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> AReg_128RegClassID;</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: <span class="keywordflow">return</span> AReg_160RegClassID;</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> AReg_256RegClassID;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> AReg_288RegClassID;</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> AReg_320RegClassID;</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> AReg_352RegClassID;</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> AReg_384RegClassID;</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> AReg_512RegClassID;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: <span class="keywordflow">return</span> AReg_1024RegClassID;</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  }</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160; </div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160; </div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a"> 1326</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">AMDGPUDisassembler::getSgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160; </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keywordflow">return</span> SGPR_32RegClassID;</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> SGPR_64RegClassID;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: <span class="keywordflow">return</span> SGPR_96RegClassID;</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> SGPR_128RegClassID;</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: <span class="keywordflow">return</span> SGPR_160RegClassID;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> SGPR_256RegClassID;</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> SGPR_288RegClassID;</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> SGPR_320RegClassID;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> SGPR_352RegClassID;</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> SGPR_384RegClassID;</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> SGPR_512RegClassID;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  }</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;}</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; </div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a"> 1350</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">AMDGPUDisassembler::getTtmpClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keywordflow">return</span> TTMP_32RegClassID;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> TTMP_64RegClassID;</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> TTMP_128RegClassID;</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> TTMP_256RegClassID;</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> TTMP_288RegClassID;</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> TTMP_320RegClassID;</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> TTMP_352RegClassID;</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> TTMP_384RegClassID;</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> TTMP_512RegClassID;</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  }</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;}</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160; </div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f"> 1372</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">AMDGPUDisassembler::getTTmpIdx</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160; </div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordtype">unsigned</span> TTmpMin = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>() ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a505e5b285910a56b77d2291ca04cd39c">TTMP_GFX9PLUS_MIN</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a5a2c49f250cd49771b1c47337ea95cf8">TTMP_VI_MIN</a>;</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keywordtype">unsigned</span> TTmpMax = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>() ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aa05ff1e247909aa86342daa14b0b2bac">TTMP_GFX9PLUS_MAX</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aeecf1ebc3472a38c08ce4a272a167dbf">TTMP_VI_MAX</a>;</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160; </div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">return</span> (TTmpMin &lt;= Val &amp;&amp; Val &lt;= TTmpMax)? Val - TTmpMin : -1;</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;}</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160; </div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a88aada820ab822a83847337160a1c7ed"> 1381</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a88aada820ab822a83847337160a1c7ed">AMDGPUDisassembler::decodeSrcOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                                          <span class="keywordtype">bool</span> MandatoryLiteral,</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;                                          <span class="keywordtype">unsigned</span> ImmWidth)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160; </div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 1024); <span class="comment">// enum10</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160; </div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordtype">bool</span> IsAGPR = Val &amp; 512;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  Val &amp;= 511;</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160; </div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a">VGPR_MIN</a> &lt;= Val &amp;&amp; Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a13328933f99867c9c0b801a50003b171">VGPR_MAX</a>) {</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsAGPR ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                                   : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>), Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a">VGPR_MIN</a>);</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  }</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">if</span> (Val &lt;= <a class="code" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <span class="comment">// &quot;SGPR_MIN &lt;= Val&quot; is always true and causes compilation warning.</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    static_assert(<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a> == 0);</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>), Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a>);</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  }</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160; </div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordtype">int</span> TTmpIdx = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>), TTmpIdx);</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  }</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160; </div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> &lt;= Val &amp;&amp; Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a>)</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(Val);</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160; </div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322">INLINE_FLOATING_C_MIN</a> &lt;= Val &amp;&amp; Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e">INLINE_FLOATING_C_MAX</a>)</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">decodeFPImmed</a>(ImmWidth, Val);</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160; </div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a">LITERAL_CONST</a>) {</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keywordflow">if</span> (MandatoryLiteral)</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      <span class="comment">// Keep a sentinel value for deferred setting</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a">LITERAL_CONST</a>);</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">decodeLiteralConstant</a>();</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  }</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160; </div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>:</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val);</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected immediate type&quot;</span>);</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  }</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;}</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160; </div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">// Bit 0 of DstY isn&#39;t stored in the instruction, because it&#39;s always the</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">// opposite of bit 0 of DstX.</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a"> 1435</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a">AMDGPUDisassembler::decodeVOPDDstYOp</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;                                               <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordtype">int</span> VDstXInd =</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::vdstX);</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDstXInd != -1);</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDstXInd).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keywordtype">unsigned</span> XDstReg = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDstXInd).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  Val |= ~XDstReg &amp; 1;</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a>;</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>), Val);</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;}</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160; </div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0"> 1447</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">AMDGPUDisassembler::decodeSpecialReg32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160; </div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">switch</span> (Val) {</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="comment">// clang-format off</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_LO);</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">case</span> 103: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_HI);</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_LO);</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="keywordflow">case</span> 105: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_HI);</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_LO);</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordflow">case</span> 107: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_HI);</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_LO);</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">case</span> 109: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_HI);</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_LO);</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="keywordflow">case</span> 111: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_HI);</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keywordflow">case</span> 124:</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL) : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">M0</a>);</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keywordflow">case</span> 125:</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">M0</a>) : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_LO);</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keywordflow">case</span> 127: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_HI);</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE_LO);</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT_LO);</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE_LO);</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT_LO);</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keywordflow">case</span> 254: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(LDS_DIRECT);</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="comment">// clang-format on</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  }</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;}</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160; </div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f"> 1483</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">AMDGPUDisassembler::decodeSpecialReg64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160; </div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="keywordflow">switch</span> (Val) {</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR);</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK);</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC);</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA);</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA);</div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keywordflow">case</span> 124:</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordflow">case</span> 125:</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC);</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE);</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT);</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE);</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT);</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  }</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;}</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160; </div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd"> 1514</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">AMDGPUDisassembler::decodeSDWASrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                                            <span class="keywordtype">unsigned</span> ImmWidth)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">AMDGPU::SDWA</a>;</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160; </div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;      <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="comment">// XXX: cast to int is needed to avoid stupid warning:</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <span class="comment">// compare with unsigned is always true</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">int</span>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">SDWA9EncValues::SRC_VGPR_MIN</a>) &lt;= <span class="keywordtype">int</span>(Val) &amp;&amp;</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;        Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">SDWA9EncValues::SRC_VGPR_MAX</a>) {</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>),</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                              Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">SDWA9EncValues::SRC_VGPR_MIN</a>);</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    }</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SDWA9EncValues::SRC_SGPR_MIN</a> &lt;= Val &amp;&amp;</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;        Val &lt;= (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">SDWA9EncValues::SRC_SGPR_MAX_GFX10</a></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;                              : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">SDWA9EncValues::SRC_SGPR_MAX_SI</a>)) {</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>),</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;                               Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SDWA9EncValues::SRC_SGPR_MIN</a>);</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    }</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">SDWA9EncValues::SRC_TTMP_MIN</a> &lt;= Val &amp;&amp;</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">SDWA9EncValues::SRC_TTMP_MAX</a>) {</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>),</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                               Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">SDWA9EncValues::SRC_TTMP_MIN</a>);</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    }</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160; </div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SVal = Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SDWA9EncValues::SRC_SGPR_MIN</a>;</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160; </div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> &lt;= SVal &amp;&amp; SVal &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a>)</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(SVal);</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160; </div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322">INLINE_FLOATING_C_MIN</a> &lt;= SVal &amp;&amp; SVal &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e">INLINE_FLOATING_C_MAX</a>)</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">decodeFPImmed</a>(ImmWidth, SVal);</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(SVal);</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands]) {</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>), Val);</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  }</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported target&quot;</span>);</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;}</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160; </div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d"> 1556</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">AMDGPUDisassembler::decodeSDWASrc16</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">decodeSDWASrc</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, Val, 16);</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;}</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160; </div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8"> 1560</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">AMDGPUDisassembler::decodeSDWASrc32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">decodeSDWASrc</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val, 32);</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;}</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26"> 1564</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">AMDGPUDisassembler::decodeSDWAVopcDst</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">AMDGPU::SDWA</a>;</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160; </div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;          <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) &amp;&amp;</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;         <span class="stringliteral">&quot;SDWAVopcDst should be present only on GFX9+&quot;</span>);</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160; </div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <span class="keywordtype">bool</span> IsWave64 = <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureWavefrontSize64];</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160; </div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">if</span> (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">SDWA9EncValues::VOPC_DST_VCC_MASK</a>) {</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    Val &amp;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">SDWA9EncValues::VOPC_DST_SGPR_MASK</a>;</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160; </div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordtype">int</span> TTmpIdx = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;      <span class="keyword">auto</span> TTmpClsId = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(IsWave64 ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a> : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>);</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(TTmpClsId, TTmpIdx);</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Val &gt; <a class="code" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      <span class="keywordflow">return</span> IsWave64 ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val)</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                      : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(IsWave64 ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a> : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>), Val);</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    }</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsWave64 ? AMDGPU::VCC : AMDGPU::VCC_LO);</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  }</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;}</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160; </div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583"> 1591</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">AMDGPUDisassembler::decodeBoolReg</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureWavefrontSize64]</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;             ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a88aada820ab822a83847337160a1c7ed">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val)</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;             : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a88aada820ab822a83847337160a1c7ed">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;}</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160; </div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb"> 1597</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">AMDGPUDisassembler::isVI</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands];</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;}</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160; </div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06"> 1601</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">AMDGPUDisassembler::isGFX9</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); }</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160; </div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc"> 1603</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc">AMDGPUDisassembler::isGFX90A</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX90AInsts];</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;}</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160; </div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf"> 1607</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">AMDGPUDisassembler::isGFX9Plus</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">AMDGPU::isGFX9Plus</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); }</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160; </div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7"> 1609</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">AMDGPUDisassembler::isGFX10</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); }</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad"> 1611</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">AMDGPUDisassembler::isGFX10Plus</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">AMDGPU::isGFX10Plus</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;}</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840"> 1615</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840">AMDGPUDisassembler::isGFX11</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX11];</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;}</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160; </div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8"> 1619</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">AMDGPUDisassembler::isGFX11Plus</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">AMDGPU::isGFX11Plus</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;}</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160; </div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160; </div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5"> 1624</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">AMDGPUDisassembler::hasArchitectedFlatScratch</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureArchitectedFlatScratch];</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;}</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160; </div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">// AMDGPU specific symbol handling</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838"> 1631</a></span>&#160;<span class="preprocessor">#define PRINT_DIRECTIVE(DIRECTIVE, MASK)                                       \</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot;                                        \</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">             &lt;&lt; ((FourByteBuffer &amp; MASK) &gt;&gt; (MASK##_SHIFT)) &lt;&lt; &#39;\n&#39;;           \</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">  } while (0)</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160; </div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">// NOLINTNEXTLINE(readability-identifier-naming)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9"> 1638</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1</a>(</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> FourByteBuffer, <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Indent = <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160; </div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="comment">// We cannot accurately backward compute #VGPRs used from</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <span class="comment">// GRANULATED_WORKITEM_VGPR_COUNT. But we are concerned with getting the same</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <span class="comment">// value of GRANULATED_WORKITEM_VGPR_COUNT in the reassembled binary. So we</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="comment">// simply calculate the inverse of what the assembler does.</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160; </div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> GranulatedWorkitemVGPRCount =</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;      (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT) &gt;&gt;</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;      COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT_SHIFT;</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160; </div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> NextFreeVGPR = (GranulatedWorkitemVGPRCount + 1) *</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                          <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">AMDGPU::IsaInfo::getVGPREncodingGranule</a>(&amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160; </div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_next_free_vgpr &quot;</span> &lt;&lt; NextFreeVGPR &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160; </div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="comment">// We cannot backward compute values used to calculate</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="comment">// GRANULATED_WAVEFRONT_SGPR_COUNT. Hence the original values for following</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="comment">// directives can&#39;t be computed:</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="comment">// .amdhsa_reserve_vcc</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="comment">// .amdhsa_reserve_flat_scratch</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="comment">// .amdhsa_reserve_xnack_mask</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="comment">// They take their respective default values if not specified in the assembly.</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="comment">// GRANULATED_WAVEFRONT_SGPR_COUNT</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="comment">//    = f(NEXT_FREE_SGPR + VCC + FLAT_SCRATCH + XNACK_MASK)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="comment">// We compute the inverse as though all directives apart from NEXT_FREE_SGPR</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="comment">// are set to 0. So while disassembling we consider that:</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="comment">// GRANULATED_WAVEFRONT_SGPR_COUNT</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <span class="comment">//    = f(NEXT_FREE_SGPR + 0 + 0 + 0)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="comment">// The disassembler cannot recover the original values of those 3 directives.</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160; </div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> GranulatedWavefrontSGPRCount =</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;      (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT) &gt;&gt;</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;      COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT_SHIFT;</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160; </div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() &amp;&amp; GranulatedWavefrontSGPRCount)</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160; </div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> NextFreeSGPR = (GranulatedWavefrontSGPRCount + 1) *</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;                          <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">AMDGPU::IsaInfo::getSGPREncodingGranule</a>(&amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160; </div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_reserve_vcc &quot;</span> &lt;&lt; 0 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_reserve_flat_scratch &quot;</span> &lt;&lt; 0 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_reserve_xnack_mask &quot;</span> &lt;&lt; 0 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_next_free_sgpr &quot;</span> &lt;&lt; NextFreeSGPR &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160; </div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_PRIORITY)</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160; </div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_round_mode_32&quot;</span>,</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;                  COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32);</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_round_mode_16_64&quot;</span>,</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;                  COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64);</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_denorm_mode_32&quot;</span>,</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;                  COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32);</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_denorm_mode_16_64&quot;</span>,</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                  COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64);</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160; </div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_PRIV)</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160; </div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_dx10_clamp&quot;</span>, COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP);</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160; </div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_DEBUG_MODE)</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160; </div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_ieee_mode&quot;</span>, COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE);</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160; </div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_BULKY)</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160; </div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_CDBG_USER)</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160; </div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_fp16_overflow&quot;</span>, COMPUTE_PGM_RSRC1_FP16_OVFL);</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160; </div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_RESERVED0)</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160; </div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_workgroup_processor_mode&quot;</span>,</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                    COMPUTE_PGM_RSRC1_WGP_MODE);</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_memory_ordered&quot;</span>, COMPUTE_PGM_RSRC1_MEM_ORDERED);</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_forward_progress&quot;</span>, COMPUTE_PGM_RSRC1_FWD_PROGRESS);</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  }</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;}</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160; </div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">// NOLINTNEXTLINE(readability-identifier-naming)</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a"> 1735</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2</a>(</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> FourByteBuffer, <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Indent = <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_enable_private_segment&quot;</span>,</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                    COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT);</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_private_segment_wavefront_offset&quot;</span>,</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;                    COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT);</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_id_x&quot;</span>,</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X);</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_id_y&quot;</span>,</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y);</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_id_z&quot;</span>,</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z);</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_info&quot;</span>,</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO);</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_vgpr_workitem_id&quot;</span>,</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID);</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160; </div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH)</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160; </div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY)</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160; </div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE)</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160; </div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;      <span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_invalid_op&quot;</span>,</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;      COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION);</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_denorm_src&quot;</span>,</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE);</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;      <span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_div_zero&quot;</span>,</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO);</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_overflow&quot;</span>,</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW);</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_underflow&quot;</span>,</div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW);</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_inexact&quot;</span>,</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT);</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_int_div_zero&quot;</span>,</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO);</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160; </div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_RESERVED0)</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160; </div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;}</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160; </div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#undef PRINT_DIRECTIVE</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160; </div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9"> 1791</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">AMDGPUDisassembler::decodeKernelDescriptorDirective</a>(</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <a class="code" href="classllvm_1_1DataExtractor_1_1Cursor.html">DataExtractor::Cursor</a> &amp;Cursor, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define PRINT_DIRECTIVE(DIRECTIVE, MASK)                                       \</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot;                                        \</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">             &lt;&lt; ((TwoByteBuffer &amp; MASK) &gt;&gt; (MASK##_SHIFT)) &lt;&lt; &#39;\n&#39;;            \</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">  } while (0)</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160; </div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> TwoByteBuffer = 0;</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> FourByteBuffer = 0;</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160; </div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ReservedBytes;</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Indent = <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160; </div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 64);</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <a class="code" href="classllvm_1_1DataExtractor.html">DataExtractor</a> DE(Bytes, <span class="comment">/*IsLittleEndian=*/</span><span class="keyword">true</span>, <span class="comment">/*AddressSize=*/</span>8);</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160; </div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="keywordflow">switch</span> (Cursor.<a class="code" href="classllvm_1_1DataExtractor_1_1Cursor.html#a22c134bb6de5493faf9c7076ef4dfcac">tell</a>()) {</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea2e074167b1983e588a8c0ba5325bfa97">amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET</a>:</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    FourByteBuffer = DE.<a class="code" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_group_segment_fixed_size &quot;</span> &lt;&lt; FourByteBuffer</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;             &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160; </div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197ceac9f74838f2b410f00aafce9e75bdd8c1">amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a>:</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    FourByteBuffer = DE.<a class="code" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_private_segment_fixed_size &quot;</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;             &lt;&lt; FourByteBuffer &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160; </div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197ceaf308f21ac7a45fcb649c83753e8255e9">amdhsa::KERNARG_SIZE_OFFSET</a>:</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    FourByteBuffer = DE.<a class="code" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_kernarg_size &quot;</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;             &lt;&lt; FourByteBuffer &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160; </div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197ceab15959445e2b2b3ad662f5617bb8dd20">amdhsa::RESERVED0_OFFSET</a>:</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    <span class="comment">// 4 reserved bytes, must be 0.</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    ReservedBytes = DE.<a class="code" href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 4);</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 4; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;      <span class="keywordflow">if</span> (ReservedBytes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != 0) {</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;      }</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    }</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160; </div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea5c9a71aaaf3601b70f680fc756c4cc0f">amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a>:</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    <span class="comment">// KERNEL_CODE_ENTRY_BYTE_OFFSET</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="comment">// So far no directive controls this for Code Object V3, so simply skip for</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    <span class="comment">// disassembly.</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    DE.<a class="code" href="classllvm_1_1DataExtractor.html#aa4c4043f99a1a5b283741ef4c7cf2464">skip</a>(Cursor, 8);</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea30240d80e085b09ee5946f541c54765e">amdhsa::RESERVED1_OFFSET</a>:</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="comment">// 20 reserved bytes, must be 0.</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    ReservedBytes = DE.<a class="code" href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 20);</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 20; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;      <span class="keywordflow">if</span> (ReservedBytes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != 0) {</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;      }</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    }</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160; </div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea3c5076dfb4b5c82782e6fd3f6a593ef2">amdhsa::COMPUTE_PGM_RSRC3_OFFSET</a>:</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="comment">// COMPUTE_PGM_RSRC3</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    <span class="comment">//  - Only set for GFX10, GFX6-9 have this to be 0.</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="comment">//  - Currently no directives directly control this.</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    FourByteBuffer = DE.<a class="code" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() &amp;&amp; FourByteBuffer) {</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    }</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160; </div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea8e1b04b78a7883b48863d2efe00d0ef1">amdhsa::COMPUTE_PGM_RSRC1_OFFSET</a>:</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    FourByteBuffer = DE.<a class="code" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">decodeCOMPUTE_PGM_RSRC1</a>(FourByteBuffer, KdStream) ==</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;        <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>) {</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    }</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160; </div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea9836d1311b13f6354879bb75a4b4ad79">amdhsa::COMPUTE_PGM_RSRC2_OFFSET</a>:</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    FourByteBuffer = DE.<a class="code" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">decodeCOMPUTE_PGM_RSRC2</a>(FourByteBuffer, KdStream) ==</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;        <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>) {</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    }</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160; </div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL_CODE_PROPERTIES_OFFSET</a>:</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    TwoByteBuffer = DE.<a class="code" href="classllvm_1_1DataExtractor.html#a98923ce73981e5171ef246bdcc6fde60">getU16</a>(Cursor);</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160; </div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_private_segment_buffer&quot;</span>,</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;                      KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER);</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_dispatch_ptr&quot;</span>,</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR);</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_queue_ptr&quot;</span>,</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR);</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_kernarg_segment_ptr&quot;</span>,</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR);</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_dispatch_id&quot;</span>,</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID);</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_flat_scratch_init&quot;</span>,</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;                      KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT);</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_private_segment_size&quot;</span>,</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE);</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160; </div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    <span class="keywordflow">if</span> (TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_RESERVED0)</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160; </div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <span class="comment">// Reserved for GFX9</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() &amp;&amp;</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;        (TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32)) {</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_wavefront_size32&quot;</span>,</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;                      KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32);</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    }</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160; </div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a7fc01172d64d92bf6eab2f48b5a844d0">AMDGPU::getAmdhsaCodeObjectVersion</a>() &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4">AMDGPU::AMDHSA_COV5</a>)</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_uses_dynamic_stack&quot;</span>,</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;                      KERNEL_CODE_PROPERTY_USES_DYNAMIC_STACK);</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160; </div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    <span class="keywordflow">if</span> (TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_RESERVED1)</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160; </div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160; </div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea0398808ceed0e62f09a6095216ec4e3a">amdhsa::RESERVED2_OFFSET</a>:</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="comment">// 6 bytes from here are reserved, must be 0.</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    ReservedBytes = DE.<a class="code" href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 6);</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 6; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      <span class="keywordflow">if</span> (ReservedBytes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != 0)</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    }</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160; </div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled index. Case statements cover everything.&quot;</span>);</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  }</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#undef PRINT_DIRECTIVE</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;}</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160; </div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db"> 1939</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">AMDGPUDisassembler::decodeKernelDescriptor</a>(</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> KdName, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> KdAddress)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <span class="comment">// CP microcode requires the kernel descriptor to be 64 aligned.</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != 64 || KdAddress % 64 != 0)</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160; </div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  std::string Kd;</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> KdStream(Kd);</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  KdStream &lt;&lt; <span class="stringliteral">&quot;.amdhsa_kernel &quot;</span> &lt;&lt; KdName &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160; </div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <a class="code" href="classllvm_1_1DataExtractor_1_1Cursor.html">DataExtractor::Cursor</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>(0);</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> &amp;&amp; <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.tell() &lt; Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) {</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code" href="structStatus.html">Status</a> =</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;        <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">decodeKernelDescriptorDirective</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, Bytes, KdStream);</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160; </div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    <a class="code" href="namespacellvm.html#aa1e1474f15df639f0d874b21f15666f7">cantFail</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.takeError());</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160; </div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structStatus.html">Status</a> == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  }</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  KdStream &lt;&lt; <span class="stringliteral">&quot;.end_amdhsa_kernel\n&quot;</span>;</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <a class="code" href="namespacellvm.html#a2d79a00fa7c56f57b87f2fe2a3f118c7">outs</a>() &lt;&lt; KdStream.<a class="code" href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">str</a>();</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;}</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160; </div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;std::optional&lt;MCDisassembler::DecodeStatus&gt;</div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae1fdaebdccc682b4804d2859891cdba8"> 1965</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae1fdaebdccc682b4804d2859891cdba8">AMDGPUDisassembler::onSymbolStart</a>(<a class="code" href="structllvm_1_1SymbolInfoTy.html">SymbolInfoTy</a> &amp;Symbol, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;                                  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="comment">// Right now only kernel descriptor needs to be handled.</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <span class="comment">// We ignore all other symbols for target specific handling.</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <span class="comment">// TODO:</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;  <span class="comment">// Fix the spurious symbol issue for AMDGPU kernels. Exists for both Code</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  <span class="comment">// Object V2 and V3 when symbols are marked protected.</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160; </div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <span class="comment">// amd_kernel_code_t for Code Object V2.</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordflow">if</span> (Symbol.Type == <a class="code" href="namespacellvm_1_1ELF.html#adbf65a3704a63d9a33c92f8e1176b1d3a78554ab6218f194944dae873f7bb1563">ELF::STT_AMDGPU_HSA_KERNEL</a>) {</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    Size = 256;</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  }</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160; </div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="comment">// Code Object V3 kernel descriptors.</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Name = Symbol.Name;</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">if</span> (Symbol.Type == <a class="code" href="namespacellvm_1_1ELF.html#adbf65a3704a63d9a33c92f8e1176b1d3a9803bad2cfdce7601000ee3f6b979d9b">ELF::STT_OBJECT</a> &amp;&amp; Name.endswith(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(<span class="stringliteral">&quot;.kd&quot;</span>))) {</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    Size = 64; <span class="comment">// Size = 64 regardless of success or failure.</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">decodeKernelDescriptor</a>(Name.drop_back(3), Bytes, Address);</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  }</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;}</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160; </div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">// AMDGPUSymbolizer</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160; </div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">// Try to find symbol name for specified label</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834"> 1994</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834">AMDGPUSymbolizer::tryAddingSymbolicOperand</a>(</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp; <span class="comment">/*cStream*/</span>, int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <span class="comment">/*Address*/</span>, <span class="keywordtype">bool</span> IsBranch, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <span class="comment">/*Offset*/</span>,</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <span class="comment">/*OpSize*/</span>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <span class="comment">/*InstSize*/</span>) {</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160; </div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">if</span> (!IsBranch) {</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  }</div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160; </div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keyword">auto</span> *Symbols = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm.html#aaf945b395e3d1d4867f1e4c209aec863">SectionSymbolsTy</a> *<span class="keyword">&gt;</span>(DisInfo);</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keywordflow">if</span> (!Symbols)</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160; </div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  <span class="keyword">auto</span> Result = <a class="code" href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a>(*Symbols, [<a class="code" href="classllvm_1_1Value.html">Value</a>](<span class="keyword">const</span> <a class="code" href="structllvm_1_1SymbolInfoTy.html">SymbolInfoTy</a> &amp;Val) {</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <span class="keywordflow">return</span> Val.<a class="code" href="structllvm_1_1SymbolInfoTy.html#afbab73489bf1a6bd2d3d605b87267528">Addr</a> == <span class="keyword">static_cast&lt;</span><a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>) &amp;&amp;</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;           Val.<a class="code" href="structllvm_1_1SymbolInfoTy.html#af21a9bc17551fea2afa647a2db3cbcdb">Type</a> == <a class="code" href="namespacellvm_1_1ELF.html#adbf65a3704a63d9a33c92f8e1176b1d3a2addd3222711e927ec6604bc65bccb2c">ELF::STT_NOTYPE</a>;</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  });</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <span class="keywordflow">if</span> (Result != Symbols-&gt;end()) {</div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    <span class="keyword">auto</span> *Sym = Ctx.getOrCreateSymbol(Result-&gt;Name);</div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> *Add = <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a6a80122686401107aecb1cb750d4a698">MCSymbolRefExpr::create</a>(Sym, Ctx);</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(Add));</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  }</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <span class="comment">// Add to list of referenced addresses, so caller can synthesize a label.</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  ReferencedAddresses.push_back(<span class="keyword">static_cast&lt;</span><a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a><span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1Value.html">Value</a>));</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;}</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160; </div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95"> 2022</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;                                                       int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;                                                       <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address) {</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unimplemented&quot;</span>);</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;}</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160; </div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">// Initialization</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160; </div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7"> 2032</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> *<a class="code" href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7">createAMDGPUSymbolizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<span class="comment">/*TT*/</span>,</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                              <a class="code" href="group__LLVMCDisassembler.html#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a> <span class="comment">/*GetOpInfo*/</span>,</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;                              <a class="code" href="group__LLVMCDisassembler.html#ga947514ae4041aae0971efe3cadc64fe1">LLVMSymbolLookupCallback</a> <span class="comment">/*SymbolLookUp*/</span>,</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                              <span class="keywordtype">void</span> *DisInfo,</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;                              <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> *Ctx,</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;                              std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo) {</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html">AMDGPUSymbolizer</a>(*Ctx, <a class="code" href="lib_2Target_2ARM_2README_8txt.html#ad3a99906764c35b2694ae90fa57744a5">std::move</a>(RelInfo), DisInfo);</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;}</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160; </div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9"> 2041</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9">createAMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>,</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                                                <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, Ctx, <a class="code" href="classT.html">T</a>.createMCInstrInfo());</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;}</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160; </div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818"> 2047</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a>() {</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;                                         <a class="code" href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9">createAMDGPUDisassembler</a>);</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;                                       <a class="code" href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7">createAMDGPUSymbolizer</a>);</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a32f73e787f141094d0aa638db8653ec8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">llvm::AMDGPUDisassembler::decodeSDWASrc32</a></div><div class="ttdeci">MCOperand decodeSDWASrc32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01560">AMDGPUDisassembler.cpp:1560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea2e074167b1983e588a8c0ba5325bfa97"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea2e074167b1983e588a8c0ba5325bfa97">llvm::amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET</a></div><div class="ttdeci">@ GROUP_SEGMENT_FIXED_SIZE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00185">AMDHSAKernelDescriptor.h:185</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a6c8e8592c8a9a236312224fb457fc834"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834">llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, raw_ostream &amp;cStream, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t OpSize, uint64_t InstSize) override</div><div class="ttdoc">Try to add a symbolic operand instead of Value to the MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01994">AMDGPUDisassembler.cpp:1994</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02113">AMDGPUBaseInfo.cpp:2113</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aabd280f4da00c497a17a8f47f7bd8cc5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">llvm::AMDGPUDisassembler::convertDPP8Inst</a></div><div class="ttdeci">DecodeStatus convertDPP8Inst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00803">AMDGPUDisassembler.cpp:803</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7813b0527d58492d1dcaab3d457a0c81"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7813b0527d58492d1dcaab3d457a0c81">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">const LLVM_READONLY MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a5d7e4c42994334246aaea74d14f0f08c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a></div><div class="ttdeci">#define DECODE_SDWA(DecName)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00368">AMDGPUDisassembler.cpp:368</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aa9d23e7c296104cf0a366261ad0bfda7"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aa9d23e7c296104cf0a366261ad0bfda7">DECODE_OPERAND_SRC_REG_A9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_A9(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00161">AMDGPUDisassembler.cpp:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa770ba43af1dceac87430862513f9b16"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">llvm::AMDGPUDisassembler::convertVINTERPInst</a></div><div class="ttdeci">DecodeStatus convertVINTERPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00703">AMDGPUDisassembler.cpp:703</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">llvm::AMDGPU::DPP::DPP8_FI_0</a></div><div class="ttdeci">@ DPP8_FI_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00860">SIDefines.h:860</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af277efe76de2cd454da028d38646f2b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">llvm::AMDGPU::hasVOPD</a></div><div class="ttdeci">bool hasVOPD(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02038">AMDGPUBaseInfo.cpp:2038</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a366bce3cc6bb17db7ee841e6095dcbe9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">llvm::AMDGPUDisassembler::decodeKernelDescriptorDirective</a></div><div class="ttdeci">DecodeStatus decodeKernelDescriptorDirective(DataExtractor::Cursor &amp;Cursor, ArrayRef&lt; uint8_t &gt; Bytes, raw_string_ostream &amp;KdStream) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01791">AMDGPUDisassembler.cpp:1791</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a17f407ba097404266dc3528bd68ac811"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">llvm::MCOperand::createExpr</a></div><div class="ttdeci">static MCOperand createExpr(const MCExpr *Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00162">MCInst.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">llvm::AMDGPUDisassembler::OpWidthTy</a></div><div class="ttdeci">OpWidthTy</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00169">AMDGPUDisassembler.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">llvm::SIInstrFlags::VOP3P</a></div><div class="ttdeci">@ VOP3P</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00046">SIDefines.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa5f3cd2ec6af3adbc143654720b1214b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">llvm::AMDGPU::isGFX11Plus</a></div><div class="ttdeci">bool isGFX11Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01990">AMDGPUBaseInfo.cpp:1990</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00061">MCInst.h:61</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae8604430142670be9549410455353fdd"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">llvm::AMDGPUDisassembler::decodeSDWASrc</a></div><div class="ttdeci">MCOperand decodeSDWASrc(const OpWidthTy Width, unsigned Val, unsigned ImmWidth=0) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01514">AMDGPUDisassembler.cpp:1514</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00141">MCInst.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="astructllvm_1_1SymbolInfoTy_html"><div class="ttname"><a href="structllvm_1_1SymbolInfoTy.html">llvm::SymbolInfoTy</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00028">MCDisassembler.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html_a4c59f0784e520b79b9965b489ab21ceb"><div class="ttname"><a href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00448">MCContext.h:448</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197ceac9f74838f2b410f00aafce9e75bdd8c1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197ceac9f74838f2b410f00aafce9e75bdd8c1">llvm::amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a></div><div class="ttdeci">@ PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00186">AMDHSAKernelDescriptor.h:186</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7297f920e9ff94394d81719b75080ecb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">llvm::AMDGPUDisassembler::isVI</a></div><div class="ttdeci">bool isVI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01597">AMDGPUDisassembler.cpp:1597</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a2168c5f22e98b5c471060a3dfc1ec0db"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const MCRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00024">MCRegisterInfo.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00642">raw_ostream.h:642</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_adae4bf9c24a1f20e4ad36d42620f6e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">llvm::AMDGPUDisassembler::getTtmpClassId</a></div><div class="ttdeci">unsigned getTtmpClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01350">AMDGPUDisassembler.cpp:1350</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00149">TargetRegistry.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea30240d80e085b09ee5946f541c54765e"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea30240d80e085b09ee5946f541c54765e">llvm::amdhsa::RESERVED1_OFFSET</a></div><div class="ttdeci">@ RESERVED1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00190">AMDHSAKernelDescriptor.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae2163e267c5265155b8e5ac1f9306fdc"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc">llvm::AMDGPUDisassembler::isGFX90A</a></div><div class="ttdeci">bool isGFX90A() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01603">AMDGPUDisassembler.cpp:1603</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5f1475a1beaab778e3c0b31f3f8bfba9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1</a></div><div class="ttdeci">DecodeStatus decodeCOMPUTE_PGM_RSRC1(uint32_t FourByteBuffer, raw_string_ostream &amp;KdStream) const</div><div class="ttdoc">Decode as directives that handle COMPUTE_PGM_RSRC1.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01638">AMDGPUDisassembler.cpp:1638</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">llvm::AMDGPUDisassembler::OPW288</a></div><div class="ttdeci">@ OPW288</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00176">AMDGPUDisassembler.h:176</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab9c9f9be5e439d07443ad92852b18f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">llvm::AMDGPUDisassembler::isGFX9</a></div><div class="ttdeci">bool isGFX9() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01601">AMDGPUDisassembler.cpp:1601</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00298">SIDefines.h:298</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00367">AMDGPUBaseInfo.h:367</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac9fa71823613012495803a4be21971d3"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac9fa71823613012495803a4be21971d3">decodeOperandVOPDDstY</a></div><div class="ttdeci">static DecodeStatus decodeOperandVOPDDstY(MCInst &amp;Inst, unsigned Val, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00279">AMDGPUDisassembler.cpp:279</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_af0420acf30f44c6d340ddaace9da7c61"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#af0420acf30f44c6d340ddaace9da7c61">decodeOperand_f16kimm</a></div><div class="ttdeci">static DecodeStatus decodeOperand_f16kimm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00272">AMDGPUDisassembler.cpp:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a03bb58bd16b676054efe3105d1b999f3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">llvm::AMDGPUDisassembler::decodeFPImmed</a></div><div class="ttdeci">static MCOperand decodeFPImmed(unsigned ImmWidth, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01254">AMDGPUDisassembler.cpp:1254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00808">SIDefines.h:808</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">llvm::AMDGPU::DPP::DPP8_FI_1</a></div><div class="ttdeci">@ DPP8_FI_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00861">SIDefines.h:861</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html">llvm::AMDGPUSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00238">AMDGPUDisassembler.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa416e0bf10b88fff8616df9053ef17c2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">llvm::AMDGPUDisassembler::convertMIMGInst</a></div><div class="ttdeci">DecodeStatus convertMIMGInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00854">AMDGPUDisassembler.cpp:854</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a99e1f339f67ec493d7fdba3b0e948215"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a99e1f339f67ec493d7fdba3b0e948215">DecodeAVLdSt_32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00334">AMDGPUDisassembler.cpp:334</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad52fe682480e5a4022a50ddb9b03b80a"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad52fe682480e5a4022a50ddb9b03b80a">decodeBoolReg</a></div><div class="ttdeci">static DecodeStatus decodeBoolReg(MCInst &amp;Inst, unsigned Val, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00104">AMDGPUDisassembler.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a9491e6e3afc420c33cf508189bb12c3b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a9491e6e3afc420c33cf508189bb12c3b">llvm::MCInstrDesc::operands</a></div><div class="ttdeci">ArrayRef&lt; MCOperandInfo &gt; operands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00239">MCInstrDesc.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fc01172d64d92bf6eab2f48b5a844d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fc01172d64d92bf6eab2f48b5a844d0">llvm::AMDGPU::getAmdhsaCodeObjectVersion</a></div><div class="ttdeci">unsigned getAmdhsaCodeObjectVersion()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00149">AMDGPUBaseInfo.cpp:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65">llvm::AMDGPU::VOP3PEncoding::OpSel</a></div><div class="ttdeci">OpSel</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00898">SIDefines.h:898</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00553">MCRegisterInfo.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">llvm::MCDisassembler::SoftFail</a></div><div class="ttdeci">@ SoftFail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00105">MCDisassembler.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_adbf65a3704a63d9a33c92f8e1176b1d3a2addd3222711e927ec6604bc65bccb2c"><div class="ttname"><a href="namespacellvm_1_1ELF.html#adbf65a3704a63d9a33c92f8e1176b1d3a2addd3222711e927ec6604bc65bccb2c">llvm::ELF::STT_NOTYPE</a></div><div class="ttdeci">@ STT_NOTYPE</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01248">ELF.h:1248</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a768aa0c6497b97983622dfda59705b95"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(raw_ostream &amp;cStream, int64_t Value, uint64_t Address) override</div><div class="ttdoc">Try to add a comment on the PC-relative load.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02022">AMDGPUDisassembler.cpp:2022</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01978">AMDGPUBaseInfo.cpp:1978</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae1fdaebdccc682b4804d2859891cdba8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae1fdaebdccc682b4804d2859891cdba8">llvm::AMDGPUDisassembler::onSymbolStart</a></div><div class="ttdeci">std::optional&lt; DecodeStatus &gt; onSymbolStart(SymbolInfoTy &amp;Symbol, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CStream) const override</div><div class="ttdoc">Used to perform separate target specific disassembly for a particular symbol.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01965">AMDGPUDisassembler.cpp:1965</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00972">TargetRegistry.h:972</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI</a></div><div class="ttdeci">@ SRC_SGPR_MAX_SI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00800">SIDefines.h:800</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad1bbaf8f762d31654b6a7580783122f5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">llvm::AMDGPUDisassembler::hasArchitectedFlatScratch</a></div><div class="ttdeci">bool hasArchitectedFlatScratch() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01624">AMDGPUDisassembler.cpp:1624</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea0398808ceed0e62f09a6095216ec4e3a"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea0398808ceed0e62f09a6095216ec4e3a">llvm::amdhsa::RESERVED2_OFFSET</a></div><div class="ttdeci">@ RESERVED2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00195">AMDHSAKernelDescriptor.h:195</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aedccc8b402b003b384bc9b6789d771fb"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_OR_IMM_9(RegClass, OpWidth, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00174">AMDGPUDisassembler.cpp:174</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916aa2e6fe69892c3b751a1f9cb4933ca368"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916aa2e6fe69892c3b751a1f9cb4933ca368">llvm::SISrcMods::NEG_HI</a></div><div class="ttdeci">@ NEG_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00231">SIDefines.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK</a></div><div class="ttdeci">@ VOPC_DST_SGPR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00795">SIDefines.h:795</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9481f68151f53dba0f1e3416819e6e26"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">llvm::AMDGPUDisassembler::decodeSDWAVopcDst</a></div><div class="ttdeci">MCOperand decodeSDWAVopcDst(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01564">AMDGPUDisassembler.cpp:1564</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">llvm::SIInstrFlags::EXP</a></div><div class="ttdeci">@ EXP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00058">SIDefines.h:58</a></div></div>
<div class="ttc" id="aMCDecoderOps_8h_html"><div class="ttname"><a href="MCDecoderOps_8h.html">MCDecoderOps.h</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_ae568e3885ff86491cfec37106f83d1c7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">llvm::AMDGPU::MIMGBaseOpcodeInfo::BVH</a></div><div class="ttdeci">bool BVH</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00358">AMDGPUBaseInfo.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4cfa93abf00f463c320ff9b5fb940583"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">llvm::AMDGPUDisassembler::decodeBoolReg</a></div><div class="ttdeci">MCOperand decodeBoolReg(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01591">AMDGPUDisassembler.cpp:1591</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae3ba9f77f723402ff1e1f6d8ac0e3b36"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">MCRegister getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00032">MCRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">llvm::AMDGPU::SDWA::SRC_VGPR_MAX</a></div><div class="ttdeci">@ SRC_VGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00798">SIDefines.h:798</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_aa4c4043f99a1a5b283741ef4c7cf2464"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#aa4c4043f99a1a5b283741ef4c7cf2464">llvm::DataExtractor::skip</a></div><div class="ttdeci">void skip(Cursor &amp;C, uint64_t Length) const</div><div class="ttdoc">Advance the Cursor position by the given number of bytes.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00228">DataExtractor.cpp:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00208">MCInst.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_adbf65a3704a63d9a33c92f8e1176b1d3a78554ab6218f194944dae873f7bb1563"><div class="ttname"><a href="namespacellvm_1_1ELF.html#adbf65a3704a63d9a33c92f8e1176b1d3a78554ab6218f194944dae873f7bb1563">llvm::ELF::STT_AMDGPU_HSA_KERNEL</a></div><div class="ttdeci">@ STT_AMDGPU_HSA_KERNEL</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01262">ELF.h:1262</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">llvm::AMDGPUDisassembler::OPW352</a></div><div class="ttdeci">@ OPW352</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00178">AMDGPUDisassembler.h:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html">llvm::AMDGPUDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00090">AMDGPUDisassembler.h:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_aab4ee03ca6b2da653029520515a0491e"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00160">ArrayRef.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a168a8034e9e01207fb71a39bde063d7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">llvm::AMDGPUDisassembler::decodeSpecialReg64</a></div><div class="ttdeci">MCOperand decodeSpecialReg64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01483">AMDGPUDisassembler.cpp:1483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479aeecf1ebc3472a38c08ce4a272a167dbf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aeecf1ebc3472a38c08ce4a272a167dbf">llvm::AMDGPU::EncValues::TTMP_VI_MAX</a></div><div class="ttdeci">@ TTMP_VI_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00292">SIDefines.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html">llvm::MCSymbolizer</a></div><div class="ttdoc">Symbolize and annotate disassembled instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00039">MCSymbolizer.h:39</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a40a0338891adf05216f5235e1994458c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a40a0338891adf05216f5235e1994458c">DecodeAVLdSt_160RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_160RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00362">AMDGPUDisassembler.cpp:362</a></div></div>
<div class="ttc" id="aAMDHSAKernelDescriptor_8h_html"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html">AMDHSAKernelDescriptor.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdeci">@ DS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00060">SIDefines.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">llvm::AMDGPUDisassembler::OPW512</a></div><div class="ttdeci">@ OPW512</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00180">AMDGPUDisassembler.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX</a></div><div class="ttdeci">@ INLINE_INTEGER_C_POSITIVE_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00296">SIDefines.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f89565a53fec2d53160be82c292202e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a></div><div class="ttdeci">unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00932">AMDGPUBaseInfo.cpp:932</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a40c6ec88b07c8f5dcfecacabe3007ecf"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">llvm::AMDGPUDisassembler::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01607">AMDGPUDisassembler.cpp:1607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">llvm::SIInstrFlags::IsAtomicRet</a></div><div class="ttdeci">@ IsAtomicRet</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00129">SIDefines.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8f27aa11689bf9b12f6fb0e436e367c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a></div><div class="ttdeci">LLVM_READONLY bool hasNamedOperand(uint64_t Opcode, uint64_t NamedIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00336">AMDGPUBaseInfo.h:336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">llvm::AMDGPU::CPol::CPol</a></div><div class="ttdeci">CPol</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00312">SIDefines.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_ade9e119455709c0d46a34464ebdbf179"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">llvm::DataExtractor::getBytes</a></div><div class="ttdeci">StringRef getBytes(uint64_t *OffsetPtr, uint64_t Length, Error *Err=nullptr) const</div><div class="ttdoc">Extract a fixed number of bytes from the specified offset.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00180">DataExtractor.cpp:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab9fbd0d154ab99458acf91eb9add02f4"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00543">MCRegisterInfo.h:543</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">llvm::AMDGPUDisassembler::OPW_LAST_</a></div><div class="ttdeci">@ OPW_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00185">AMDGPUDisassembler.h:185</a></div></div>
<div class="ttc" id="aBinaryFormat_2ELF_8h_html"><div class="ttname"><a href="BinaryFormat_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2d79a00fa7c56f57b87f2fe2a3f118c7"><div class="ttname"><a href="namespacellvm.html#a2d79a00fa7c56f57b87f2fe2a3f118c7">llvm::outs</a></div><div class="ttdeci">raw_fd_ostream &amp; outs()</div><div class="ttdoc">This returns a reference to a raw_fd_ostream for standard output.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00891">raw_ostream.cpp:891</a></div></div>
<div class="ttc" id="astructllvm_1_1SymbolInfoTy_html_afbab73489bf1a6bd2d3d605b87267528"><div class="ttname"><a href="structllvm_1_1SymbolInfoTy.html#afbab73489bf1a6bd2d3d605b87267528">llvm::SymbolInfoTy::Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00029">MCDisassembler.h:29</a></div></div>
<div class="ttc" id="agroup__LLVMCDisassembler_html_ga947514ae4041aae0971efe3cadc64fe1"><div class="ttname"><a href="group__LLVMCDisassembler.html#ga947514ae4041aae0971efe3cadc64fe1">LLVMSymbolLookupCallback</a></div><div class="ttdeci">const typedef char *(* LLVMSymbolLookupCallback)(void *DisInfo, uint64_t ReferenceValue, uint64_t *ReferenceType, uint64_t ReferencePC, const char **ReferenceName)</div><div class="ttdoc">The type for the symbol lookup function.</div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00118">DisassemblerTypes.h:118</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_ad2dc1ae7fde6cd92a999715b2591feca"><div class="ttname"><a href="structVOPModifiers.html#ad2dc1ae7fde6cd92a999715b2591feca">VOPModifiers::NegLo</a></div><div class="ttdeci">unsigned NegLo</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00738">AMDGPUDisassembler.cpp:738</a></div></div>
<div class="ttc" id="ainclude_2llvm_2Demangle_2README_8txt_html_a9d56f6c541a0ab888755f9bc198b8eca"><div class="ttname"><a href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a></div><div class="ttdeci">Itanium Name Demangler i e convert the string _Z1fv into f()&quot;. You can also use the CRTP base ManglingParser to perform some simple analysis on the mangled name</div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916a8e2f726558b97b38629c9fa9f8691612"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a8e2f726558b97b38629c9fa9f8691612">llvm::SISrcMods::DST_OP_SEL</a></div><div class="ttdeci">@ DST_OP_SEL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00234">SIDefines.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a16d28a91d7aca8ef06fa3e2533047f0b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">llvm::AMDGPUDisassembler::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(unsigned RegClassID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01061">AMDGPUDisassembler.cpp:1061</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00343">AMDGPUBaseInfo.h:343</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea5c9a71aaaf3601b70f680fc756c4cc0f"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea5c9a71aaaf3601b70f680fc756c4cc0f">llvm::amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a></div><div class="ttdeci">@ KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00189">AMDHSAKernelDescriptor.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">llvm::AMDGPUDisassembler::OPWV232</a></div><div class="ttdeci">@ OPWV232</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00184">AMDGPUDisassembler.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af564aa8a41fb212e8dfc8856ef35c871"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">llvm::AMDGPUDisassembler::createSRegOperand</a></div><div class="ttdeci">MCOperand createSRegOperand(unsigned SRegClassID, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01092">AMDGPUDisassembler.cpp:1092</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_a50cfb72a98aaefca11ba090c96675c4b"><div class="ttname"><a href="structVOPModifiers.html#a50cfb72a98aaefca11ba090c96675c4b">VOPModifiers::NegHi</a></div><div class="ttdeci">unsigned NegHi</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00739">AMDGPUDisassembler.cpp:739</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0eea77e7bfa82e0219d2ec7b4efbc94f"><div class="ttname"><a href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a></div><div class="ttdeci">int popcount(T Value) noexcept</div><div class="ttdoc">Count the number of set bits in a value.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00349">bit.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af0ba7fd705011b4b930159c49f15b644"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">llvm::AMDGPUDisassembler::convertVOPCDPPInst</a></div><div class="ttdeci">DecodeStatus convertVOPCDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01021">AMDGPUDisassembler.cpp:1021</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">llvm::AMDGPUDisassembler::OPW320</a></div><div class="ttdeci">@ OPW320</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00177">AMDGPUDisassembler.h:177</a></div></div>
<div class="ttc" id="aAMDGPUTargetInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetInfo_8h.html">AMDGPUTargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4ae2e98f9553b452f8c2b5107a8cb16a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a">llvm::AMDGPUDisassembler::decodeVOPDDstYOp</a></div><div class="ttdeci">MCOperand decodeVOPDDstYOp(MCInst &amp;Inst, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01435">AMDGPUDisassembler.cpp:1435</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">llvm::AMDGPUDisassembler::OPWV216</a></div><div class="ttdeci">@ OPWV216</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00183">AMDGPUDisassembler.h:183</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a">llvm::AMDGPU::EncValues::VGPR_MIN</a></div><div class="ttdeci">@ VGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00301">SIDefines.h:301</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a3084b133295965e6e12cfde3ba5bb173"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a3084b133295965e6e12cfde3ba5bb173">old</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM ID Predecessors according to mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use info(i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n old</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00123">README.txt:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">llvm::AMDGPU::SDWA::SRC_TTMP_MAX</a></div><div class="ttdeci">@ SRC_TTMP_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00803">SIDefines.h:803</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a0670115d0e8597ec2618045c1076d811"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a></div><div class="ttdeci">static VOPModifiers collectVOPModifiers(const MCInst &amp;MI, bool IsVOP3P=false)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00745">AMDGPUDisassembler.cpp:745</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdeci">@ Success</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00106">MCDisassembler.h:106</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aaff8a7b712c8ea0bb1275e621119e498"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a></div><div class="ttdeci">static T eatBytes(ArrayRef&lt; uint8_t &gt; &amp;Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00381">AMDGPUDisassembler.cpp:381</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">llvm::AMDGPUDisassembler::OPW_FIRST_</a></div><div class="ttdeci">@ OPW_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00186">AMDGPUDisassembler.h:186</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a9a33e20626a398a086dc8f51c676b75e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a></div><div class="ttdeci">#define DECODE_OPERAND_REG_7(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00143">AMDGPUDisassembler.cpp:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a68057d4a784ee78eca6f35d84936df6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">llvm::MCDisassembler::CommentStream</a></div><div class="ttdeci">raw_ostream * CommentStream</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00218">MCDisassembler.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae75794f911e166bcea94523957bdec07"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">llvm::AMDGPUDisassembler::isMacDPP</a></div><div class="ttdeci">bool isMacDPP(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00774">AMDGPUDisassembler.cpp:774</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">llvm::AMDGPUDisassembler::OPW16</a></div><div class="ttdeci">@ OPW16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00182">AMDGPUDisassembler.h:182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00299">SIDefines.h:299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">llvm::SIInstrFlags::MTBUF</a></div><div class="ttdeci">@ MTBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00055">SIDefines.h:55</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a6f4aff7bd0c86d4158d48058d67825ba"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a></div><div class="ttdeci">#define DECODE_OPERAND_REG_8(RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00120">AMDGPUDisassembler.cpp:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00112">MCSubtargetInfo.h:112</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">llvm::SIInstrFlags::SOPK</a></div><div class="ttdeci">@ SOPK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00036">SIDefines.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab8aff98d3587ddb15f9e46ed88687f0f"><div class="ttname"><a href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">llvm::M0</a></div><div class="ttdeci">unsigned M0(unsigned Val)</div><div class="ttdef"><b>Definition:</b> <a href="VE_8h_source.html#l00467">VE.h:467</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac1e91c372fb3937885039c217d152e27"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_OR_IMM_A9(RegClass, OpWidth, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00180">AMDGPUDisassembler.cpp:180</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN</a></div><div class="ttdeci">@ INLINE_INTEGER_C_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00295">SIDefines.h:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a347423b9fcc60e76ff31a10a90bd5840"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840">llvm::AMDGPUDisassembler::isGFX11</a></div><div class="ttdeci">bool isGFX11() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01615">AMDGPUDisassembler.cpp:1615</a></div></div>
<div class="ttc" id="astructVOPModifiers_html"><div class="ttname"><a href="structVOPModifiers.html">VOPModifiers</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00735">AMDGPUDisassembler.cpp:735</a></div></div>
<div class="ttc" id="anamespacellvm_html_aaf945b395e3d1d4867f1e4c209aec863"><div class="ttname"><a href="namespacellvm.html#aaf945b395e3d1d4867f1e4c209aec863">llvm::SectionSymbolsTy</a></div><div class="ttdeci">std::vector&lt; SymbolInfoTy &gt; SectionSymbolsTy</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00069">MCDisassembler.h:69</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad9305ad45a7db970a0a198791bea136a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">llvm::AMDGPUDisassembler::getInstruction</a></div><div class="ttdeci">DecodeStatus getInstruction(MCInst &amp;MI, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CS) const override</div><div class="ttdoc">Returns the disassembly of a single instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00412">AMDGPUDisassembler.cpp:412</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00225">AMDGPUBaseInfo.cpp:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">llvm::AMDGPUDisassembler::OPW384</a></div><div class="ttdeci">@ OPW384</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00179">AMDGPUDisassembler.h:179</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ace7bdce94e806bb8870626657630dab0"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">llvm::ArrayRef::slice</a></div><div class="ttdeci">ArrayRef&lt; T &gt; slice(size_t N, size_t M) const</div><div class="ttdoc">slice(n, m) - Chop off the first N elements of the array, and keep M elements in the array.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00193">ArrayRef.h:193</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a7191e87d3108de2861f96a13c355ae11"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a></div><div class="ttdeci">#define DECODE_SRC_OPERAND_REG_AV10(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00166">AMDGPUDisassembler.cpp:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00103">MCDisassembler.h:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00197">MCDisassembler.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01982">AMDGPUBaseInfo.cpp:1982</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">llvm::SIInstrFlags::FLAT</a></div><div class="ttdeci">@ FLAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00059">SIDefines.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a44085beec99e0f0a985509c9b251160a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2</a></div><div class="ttdeci">DecodeStatus decodeCOMPUTE_PGM_RSRC2(uint32_t FourByteBuffer, raw_string_ostream &amp;KdStream) const</div><div class="ttdoc">Decode as directives that handle COMPUTE_PGM_RSRC2.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01735">AMDGPUDisassembler.cpp:1735</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ad5a79c04398dc86a3acfe7f8713216eb"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00210">MCInst.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01941">AMDGPUBaseInfo.cpp:1941</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab1c21284d55eedc91c4a3969626b6f1a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">llvm::AMDGPUDisassembler::getSgprClassId</a></div><div class="ttdeci">unsigned getSgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01326">AMDGPUDisassembler.cpp:1326</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">llvm::AMDGPUDisassembler::OPW256</a></div><div class="ttdeci">@ OPW256</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00175">AMDGPUDisassembler.h:175</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ad4e26a8fdece2198ba75eff89753cd22"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00635">RISCVInsertVSETVLI.cpp:635</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00166">SIDefines.h:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2bc52c96e46c682e3e109f4a3ddef37b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">llvm::AMDGPUDisassembler::getAgprClassId</a></div><div class="ttdeci">unsigned getAgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01300">AMDGPUDisassembler.cpp:1300</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_ac99f5b33e7000c0fc1807242045a7c06"><div class="ttname"><a href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">VOPModifiers::OpSel</a></div><div class="ttdeci">unsigned OpSel</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00736">AMDGPUDisassembler.cpp:736</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a515f1867e36cdffa566f9faa967bf2ad"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">llvm::AMDGPUDisassembler::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01611">AMDGPUDisassembler.cpp:1611</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_adc6e974654f933ce90147818e89219a5"><div class="ttname"><a href="structVOPModifiers.html#adc6e974654f933ce90147818e89219a5">VOPModifiers::OpSelHi</a></div><div class="ttdeci">unsigned OpSelHi</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00737">AMDGPUDisassembler.cpp:737</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a29ec63c03889b569a9f8ea9cc55e8f61"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a29ec63c03889b569a9f8ea9cc55e8f61">decodeSMEMOffset</a></div><div class="ttdeci">static DecodeStatus decodeSMEMOffset(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00092">AMDGPUDisassembler.cpp:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aeee62e9882c0b90536eaa08027bbfef7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">llvm::AMDGPUDisassembler::isGFX10</a></div><div class="ttdeci">bool isGFX10() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01609">AMDGPUDisassembler.cpp:1609</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_aa10ee7493bddf2c751ca6e05451ef410"><div class="ttname"><a href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9adcf3cabdbd72a34b34f13f2826314b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a></div><div class="ttdeci">bool hasG16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01937">AMDGPUBaseInfo.cpp:1937</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197ceab15959445e2b2b3ad662f5617bb8dd20"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197ceab15959445e2b2b3ad662f5617bb8dd20">llvm::amdhsa::RESERVED0_OFFSET</a></div><div class="ttdeci">@ RESERVED0_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00188">AMDHSAKernelDescriptor.h:188</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">llvm::AMDGPU::SDWA::SRC_VGPR_MIN</a></div><div class="ttdeci">@ SRC_VGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00797">SIDefines.h:797</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">llvm::AMDGPU::CPol::GLC</a></div><div class="ttdeci">@ GLC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00313">SIDefines.h:313</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aac8b18da22658e7589a0286322114803"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a></div><div class="ttdeci">#define SGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00041">AMDGPUDisassembler.cpp:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">llvm::SIInstrFlags::MUBUF</a></div><div class="ttdeci">@ MUBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00054">SIDefines.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55212d9e75092af1bf2bee56503b1609"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">llvm::AMDGPU::isVOPC64DPP</a></div><div class="ttdeci">bool isVOPC64DPP(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00436">AMDGPUBaseInfo.cpp:436</a></div></div>
<div class="ttc" id="aAArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00232">AArch64PromoteConstant.cpp:232</a></div></div>
<div class="ttc" id="aCompiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00127">Compiler.h:127</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_abbfcefd1ec45289db58eeb5622b6bd7e"><div class="ttname"><a href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">llvm::MCOperand::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">llvm::SIInstrFlags::VINTERP</a></div><div class="ttdeci">@ VINTERP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00070">SIDefines.h:70</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a434621cd1f8f1c0240a47b65ba19ea9b"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a></div><div class="ttdeci">static DecoderUInt128 eat12Bytes(ArrayRef&lt; uint8_t &gt; &amp;Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00388">AMDGPUDisassembler.cpp:388</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a5f8fc7b088cfeb40f4e061818fab02ef"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">DECODE_OPERAND_REG_AV10</a></div><div class="ttdeci">#define DECODE_OPERAND_REG_AV10(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00150">AMDGPUDisassembler.cpp:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01958">AMDGPUBaseInfo.cpp:1958</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a291c11ef1439ea1bb728571bc93c656d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">llvm::AMDGPUDisassembler::convertFMAanyK</a></div><div class="ttdeci">DecodeStatus convertFMAanyK(MCInst &amp;MI, int ImmLitIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01041">AMDGPUDisassembler.cpp:1041</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">llvm::AMDGPUDisassembler::OPW64</a></div><div class="ttdeci">@ OPW64</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00171">AMDGPUDisassembler.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5b147cf1557182f62cf46de5ea9b5061"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">llvm::AMDGPUDisassembler::errOperand</a></div><div class="ttdeci">MCOperand errOperand(unsigned V, const Twine &amp;ErrMsg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01067">AMDGPUDisassembler.cpp:1067</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a1177dc95777b09efc5fea1f0721ccc5e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a1177dc95777b09efc5fea1f0721ccc5e">DecodeAVLdSt_64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00341">AMDGPUDisassembler.cpp:341</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea037c5c9c1788405600fbd6c5ef7a1824"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea037c5c9c1788405600fbd6c5ef7a1824">llvm::amdhsa::KERNEL_CODE_PROPERTIES_OFFSET</a></div><div class="ttdeci">@ KERNEL_CODE_PROPERTIES_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00194">AMDHSAKernelDescriptor.h:194</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_ad3a99906764c35b2694ae90fa57744a5"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#ad3a99906764c35b2694ae90fa57744a5">move</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional move</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00546">README.txt:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00079">MCDisassembler.h:79</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a1806692ebe2608af74a206c056533d01"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">llvm::AMDGPUDisassembler::decodeLiteralConstant</a></div><div class="ttdeci">MCOperand decodeLiteralConstant() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01154">AMDGPUDisassembler.cpp:1154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea9836d1311b13f6354879bb75a4b4ad79"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea9836d1311b13f6354879bb75a4b4ad79">llvm::amdhsa::COMPUTE_PGM_RSRC2_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00193">AMDHSAKernelDescriptor.h:193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916af0e8126187c47c5b74a1bdc635158144"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af0e8126187c47c5b74a1bdc635158144">llvm::SISrcMods::OP_SEL_1</a></div><div class="ttdeci">@ OP_SEL_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00233">SIDefines.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_addb7ac73684b6266c9a9c177c602d603"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">llvm::AMDGPU::isMAC</a></div><div class="ttdeci">bool isMAC(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00467">AMDGPUBaseInfo.cpp:467</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8a4d4471e0bb36e9f50152ebcab9782"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">llvm::AMDGPUDisassembler::convertEXPInst</a></div><div class="ttdeci">DecodeStatus convertEXPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00693">AMDGPUDisassembler.cpp:693</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a9fafc367cabbdce17ed971f70373c7c9"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a></div><div class="ttdeci">static MCDisassembler::DecodeStatus addOperand(MCInst &amp;Inst, const MCOperand &amp;Opnd)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00059">AMDGPUDisassembler.cpp:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4974310fb906d87e0b82ea333101d33c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">llvm::AMDGPUDisassembler::convertMacDPPInst</a></div><div class="ttdeci">void convertMacDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00794">AMDGPUDisassembler.cpp:794</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9af58a5d20f2215a00b675f34db92771"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a></div><div class="ttdeci">unsigned getAddrSizeMIMGOp(const MIMGBaseOpcodeInfo *BaseOpcode, const MIMGDimInfo *Dim, bool IsA16, bool IsG16Supported)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00245">AMDGPUBaseInfo.cpp:245</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa4a596c65b215aae8d1ae5da8d1b63fc"><div class="ttname"><a href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">llvm::getTheGCNTarget</a></div><div class="ttdeci">Target &amp; getTheGCNTarget()</div><div class="ttdoc">The target for GCN GPUs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00025">AMDGPUTargetInfo.cpp:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">llvm::AMDGPUDisassembler::OPW128</a></div><div class="ttdeci">@ OPW128</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00173">AMDGPUDisassembler.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_1_1Cursor_html_a22c134bb6de5493faf9c7076ef4dfcac"><div class="ttname"><a href="classllvm_1_1DataExtractor_1_1Cursor.html#a22c134bb6de5493faf9c7076ef4dfcac">llvm::DataExtractor::Cursor::tell</a></div><div class="ttdeci">uint64_t tell() const</div><div class="ttdoc">Return the current position of this Cursor.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8h_source.html#l00071">DataExtractor.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_1_1Cursor_html"><div class="ttname"><a href="classllvm_1_1DataExtractor_1_1Cursor.html">llvm::DataExtractor::Cursor</a></div><div class="ttdoc">A class representing a position in a DataExtractor, as well as any error encountered during extractio...</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8h_source.html#l00054">DataExtractor.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2fa58f3e19c6038d01bd699308237c14"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdeci">@ MIMG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00057">SIDefines.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00167">SIDefines.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae899a30aaf685fa03c047af3726e44f1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">llvm::AMDGPUDisassembler::convertVOP3PDPPInst</a></div><div class="ttdeci">DecodeStatus convertVOP3PDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00991">AMDGPUDisassembler.cpp:991</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a2de2c349c33c98f305d5e196f9b32ca0"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_9(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00155">AMDGPUDisassembler.cpp:155</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a9beaeb3001bca4240f45d9438e120ac9"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9">createAMDGPUDisassembler</a></div><div class="ttdeci">static MCDisassembler * createAMDGPUDisassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02041">AMDGPUDisassembler.cpp:2041</a></div></div>
<div class="ttc" id="astructStatus_html"><div class="ttname"><a href="structStatus.html">Status</a></div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegister_8cpp_source.html#l00029">SIModeRegister.cpp:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">llvm::AMDGPU::SDWA::SRC_SGPR_MIN</a></div><div class="ttdeci">@ SRC_SGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00799">SIDefines.h:799</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab55ea9f3ceb384181fdfd06df56cdd31"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">llvm::AMDGPUDisassembler::decodeIntImmed</a></div><div class="ttdeci">static MCOperand decodeIntImmed(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01169">AMDGPUDisassembler.cpp:1169</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html">llvm::DecoderUInt128</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00034">AMDGPUDisassembler.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af9738925d86bcc9b954e0d4d2da184db"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">llvm::AMDGPUDisassembler::decodeKernelDescriptor</a></div><div class="ttdeci">DecodeStatus decodeKernelDescriptor(StringRef KdName, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t KdAddress) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01939">AMDGPUDisassembler.cpp:1939</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8adcca4377f5dfb320d2f81a84a9998e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_a0eb55ea3f585f9c8a2619fe7250e56f4"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">llvm::DataExtractor::getU32</a></div><div class="ttdeci">uint32_t getU32(uint64_t *offset_ptr, Error *Err=nullptr) const</div><div class="ttdoc">Extract a uint32_t value from *offset_ptr.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00107">DataExtractor.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2a49c0ccc7c9aa0fe2692b60975f8ba3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">llvm::AMDGPUDisassembler::getVgprClassId</a></div><div class="ttdeci">unsigned getVgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01275">AMDGPUDisassembler.cpp:1275</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a39c0a22d457ccc212829d0a052685264"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a></div><div class="ttdeci">static int insertNamedMCOperand(MCInst &amp;MI, const MCOperand &amp;Op, uint16_t NameIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00066">AMDGPUDisassembler.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af5cd2cf12e0610bc99b7c894f677b2f8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">llvm::AMDGPUDisassembler::isGFX11Plus</a></div><div class="ttdeci">bool isGFX11Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01619">AMDGPUDisassembler.cpp:1619</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f2ca0e57f4f7b13f56f9aa16af3e0d"><div class="ttname"><a href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">llvm::min</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; min(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00357">FileCheck.cpp:357</a></div></div>
<div class="ttc" id="aMCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX</a></div><div class="ttdeci">@ INLINE_INTEGER_C_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00297">SIDefines.h:297</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00134">MCInst.h:134</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a658d4c7f67f294cfb131751afa77b15e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9(RegClass, OpWidth, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00184">AMDGPUDisassembler.cpp:184</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa1e1474f15df639f0d874b21f15666f7"><div class="ttname"><a href="namespacellvm.html#aa1e1474f15df639f0d874b21f15666f7">llvm::cantFail</a></div><div class="ttdeci">void cantFail(Error Err, const char *Msg=nullptr)</div><div class="ttdoc">Report a fatal error if Err is a failure value.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00745">Error.h:745</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a0e32ab135e65a17d3e8b13a59278addc"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0e32ab135e65a17d3e8b13a59278addc">decodeSoppBrTarget</a></div><div class="ttdeci">static DecodeStatus decodeSoppBrTarget(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00077">AMDGPUDisassembler.cpp:77</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a83cc097bcdb120c1008b9b9c49929424"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a83cc097bcdb120c1008b9b9c49929424">decodeOperand_f32kimm</a></div><div class="ttdeci">static DecodeStatus decodeOperand_f32kimm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00265">AMDGPUDisassembler.cpp:265</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a733fd121f182d84bb73da74b0829d459"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a></div><div class="ttdeci">static int64_t getInlineImmVal16(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01229">AMDGPUDisassembler.cpp:1229</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5ecd1db725784618a2233d1a8fdcab0f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">llvm::AMDGPUDisassembler::convertVOP3DPPInst</a></div><div class="ttdeci">DecodeStatus convertVOP3DPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00836">AMDGPUDisassembler.cpp:836</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdeci">@ Fail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00104">MCDisassembler.h:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a6bd67351fa0f75e5f725364493801c53"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a6bd67351fa0f75e5f725364493801c53">llvm::MCDisassembler::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00212">MCDisassembler.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac251a1b5841022f34ff2791b1ce3b690"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01974">AMDGPUBaseInfo.cpp:1974</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479aa05ff1e247909aa86342daa14b0b2bac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aa05ff1e247909aa86342daa14b0b2bac">llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MAX</a></div><div class="ttdeci">@ TTMP_GFX9PLUS_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00294">SIDefines.h:294</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10</a></div><div class="ttdeci">@ SRC_SGPR_MAX_GFX10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00801">SIDefines.h:801</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac78c09ae232b2ce188ff590d51e3c268"><div class="ttname"><a href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01762">STLExtras.h:1762</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac87a44315c1ccfc410f9058e351c5c61"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a></div><div class="ttdeci">static DecodeStatus decodeOperand_AVLdSt_Any(MCInst &amp;Inst, unsigned Imm, AMDGPUDisassembler::OpWidthTy Opw, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00299">AMDGPUDisassembler.cpp:299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a00ddec6f625f5fdc41b2ee64b272b5b9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a></div><div class="ttdeci">unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01044">AMDGPUBaseInfo.cpp:1044</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_afdccfd26f12d23c635188ff714e99c8d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">llvm::AMDGPUDisassembler::decodeSDWASrc16</a></div><div class="ttdeci">MCOperand decodeSDWASrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01556">AMDGPUDisassembler.cpp:1556</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00081">Twine.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aadb457499c6b9db87a068c5ae53ba32e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a></div><div class="ttdeci">static int64_t getInlineImmVal64(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01204">AMDGPUDisassembler.cpp:1204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b">llvm::AMDGPU::EncValues::SGPR_MIN</a></div><div class="ttdeci">@ SGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00288">SIDefines.h:288</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a></div><div class="ttdeci">@ SDWA</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07995">SIInstrInfo.cpp:7995</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdeci">@ VOP3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00045">SIDefines.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">llvm::SIInstrFlags::SMRD</a></div><div class="ttdeci">@ SMRD</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00056">SIDefines.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7bc1d16f7c74d8204bf3ab1f4d5c0998"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998">llvm::AMDGPUDisassembler::decodeMandatoryLiteralConstant</a></div><div class="ttdeci">MCOperand decodeMandatoryLiteralConstant(unsigned Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01141">AMDGPUDisassembler.cpp:1141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00027">TargetFrameLowering.h:27</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a0783d4535728d968806d2e8ec9603f2f"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a></div><div class="ttdeci">static bool isValidDPP8(const MCInst &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00402">AMDGPUDisassembler.cpp:402</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00198">MCInst.h:198</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00443">AMDGPUBaseInfo.h:443</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a6a80122686401107aecb1cb750d4a698"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a6a80122686401107aecb1cb750d4a698">llvm::MCSymbolRefExpr::create</a></div><div class="ttdeci">static const MCSymbolRefExpr * create(const MCSymbol *Symbol, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00386">MCExpr.h:386</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a225ef2f542832c56224a9dd91acf09cb"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a225ef2f542832c56224a9dd91acf09cb">DecodeAVLdSt_96RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_96RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00348">AMDGPUDisassembler.cpp:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a37e6bd8d789a98b051dd72fe4cfc1151"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">llvm::AMDGPUDisassembler::convertSDWAInst</a></div><div class="ttdeci">DecodeStatus convertSDWAInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00715">AMDGPUDisassembler.cpp:715</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_aca8fce65eb69a82aa10a635e2e79877a"><div class="ttname"><a href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">llvm::APInt::sext</a></div><div class="ttdeci">APInt sext(unsigned width) const</div><div class="ttdoc">Sign extend to a new width.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00946">APInt.cpp:946</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">llvm::SIInstrFlags::Gather4</a></div><div class="ttdeci">@ Gather4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00079">SIDefines.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html"><div class="ttname"><a href="classllvm_1_1DataExtractor.html">llvm::DataExtractor</a></div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8h_source.html#l00041">DataExtractor.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK</a></div><div class="ttdeci">@ VOPC_DST_VCC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00794">SIDefines.h:794</a></div></div>
<div class="ttc" id="aDisassemblerTypes_8h_html"><div class="ttname"><a href="DisassemblerTypes_8h.html">DisassemblerTypes.h</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a96eff11e4ce91e92cfaa3e59f7600100"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a></div><div class="ttdeci">static int64_t getInlineImmVal32(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01179">AMDGPUDisassembler.cpp:1179</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8h_html"><div class="ttname"><a href="AMDGPUDisassembler_8h.html">AMDGPUDisassembler.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">llvm::AMDGPUDisassembler::OPW96</a></div><div class="ttdeci">@ OPW96</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00172">AMDGPUDisassembler.h:172</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a67245482e0fb8189af448dfed2bc154a"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a67245482e0fb8189af448dfed2bc154a">IsAGPROperand</a></div><div class="ttdeci">static bool IsAGPROperand(const MCInst &amp;Inst, int OpIdx, const MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00285">AMDGPUDisassembler.cpp:285</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea8e1b04b78a7883b48863d2efe00d0ef1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea8e1b04b78a7883b48863d2efe00d0ef1">llvm::amdhsa::COMPUTE_PGM_RSRC1_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00192">AMDHSAKernelDescriptor.h:192</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00206">MCInst.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a13ac39db7a12e1ee120630d7aa17bae8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">llvm::AMDGPUDisassembler::createRegOperand</a></div><div class="ttdeci">MCOperand createRegOperand(unsigned int RegId) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01077">AMDGPUDisassembler.cpp:1077</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a852783bf1f53ae8e8e22a3042759f90b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">llvm::AMDGPUDisassembler::AMDGPUDisassembler</a></div><div class="ttdeci">AMDGPUDisassembler(const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx, MCInstrInfo const *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00047">AMDGPUDisassembler.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00163">ArrayRef.h:163</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_abf89f09e76ca3bcfb207cddc821f3299"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a></div><div class="ttdeci">http eax xorl edx cl sete al setne dl sall eax sall edx But that requires good bit subreg support this might be better It s an extra shift</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00030">README.txt:30</a></div></div>
<div class="ttc" id="astructllvm_1_1SymbolInfoTy_html_af21a9bc17551fea2afa647a2db3cbcdb"><div class="ttname"><a href="structllvm_1_1SymbolInfoTy.html#af21a9bc17551fea2afa647a2db3cbcdb">llvm::SymbolInfoTy::Type</a></div><div class="ttdeci">uint8_t Type</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00033">MCDisassembler.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae852f28eb2685d5dc30c78308011af7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">llvm::AMDGPUDisassembler::getTTmpIdx</a></div><div class="ttdeci">int getTTmpIdx(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01372">AMDGPUDisassembler.cpp:1372</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a5a2c49f250cd49771b1c47337ea95cf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a5a2c49f250cd49771b1c47337ea95cf8">llvm::AMDGPU::EncValues::TTMP_VI_MIN</a></div><div class="ttdeci">@ TTMP_VI_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00291">SIDefines.h:291</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">llvm::AMDGPUDisassembler::OPW160</a></div><div class="ttdeci">@ OPW160</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00174">AMDGPUDisassembler.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_adbf65a3704a63d9a33c92f8e1176b1d3a9803bad2cfdce7601000ee3f6b979d9b"><div class="ttname"><a href="namespacellvm_1_1ELF.html#adbf65a3704a63d9a33c92f8e1176b1d3a9803bad2cfdce7601000ee3f6b979d9b">llvm::ELF::STT_OBJECT</a></div><div class="ttdeci">@ STT_OBJECT</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01249">ELF.h:1249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197ceaf308f21ac7a45fcb649c83753e8255e9"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197ceaf308f21ac7a45fcb649c83753e8255e9">llvm::amdhsa::KERNARG_SIZE_OFFSET</a></div><div class="ttdeci">@ KERNARG_SIZE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00187">AMDHSAKernelDescriptor.h:187</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a0a47aba9e8635c85eef8e87912e87810"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">llvm::TargetRegistry::RegisterMCSymbolizer</a></div><div class="ttdeci">static void RegisterMCSymbolizer(Target &amp;T, Target::MCSymbolizerCtorTy Fn)</div><div class="ttdoc">RegisterMCSymbolizer - Register an MCSymbolizer implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l01070">TargetRegistry.h:1070</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a7b14fc850e8e58263a51cd89e7d6c838"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a></div><div class="ttdeci">#define PRINT_DIRECTIVE(DIRECTIVE, MASK)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01631">AMDGPUDisassembler.cpp:1631</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a4654a95f6ee25170f2852e415d4197cea3c5076dfb4b5c82782e6fd3f6a593ef2"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a4654a95f6ee25170f2852e415d4197cea3c5076dfb4b5c82782e6fd3f6a593ef2">llvm::amdhsa::COMPUTE_PGM_RSRC3_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC3_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00191">AMDHSAKernelDescriptor.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00036">MCInst.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">llvm::AMDGPU::SDWA::SRC_TTMP_MIN</a></div><div class="ttdeci">@ SRC_TTMP_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00802">SIDefines.h:802</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdeci">@ TIED_TO</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00036">MCInstrDesc.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">llvm::SIInstrFlags::VOPC</a></div><div class="ttdeci">@ VOPC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00042">SIDefines.h:42</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a39bfdc97f34af6446c366c8c7edcf8d7"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7">createAMDGPUSymbolizer</a></div><div class="ttdeci">static MCSymbolizer * createAMDGPUSymbolizer(const Triple &amp;, LLVMOpInfoCallback, LLVMSymbolLookupCallback, void *DisInfo, MCContext *Ctx, std::unique_ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02032">AMDGPUDisassembler.cpp:2032</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916af1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdeci">@ NEG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00228">SIDefines.h:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab9741d2a25af4449cde6ba00eace97ed"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">llvm::AMDGPUDisassembler::tryDecodeInst</a></div><div class="ttdeci">DecodeStatus tryDecodeInst(const uint8_t *Table, MCInst &amp;MI, InsnType Inst, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00117">AMDGPUDisassembler.h:117</a></div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html_ae086260f8c216554ff46dcd96e171459"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">llvm::raw_string_ostream::str</a></div><div class="ttdeci">std::string &amp; str()</div><div class="ttdoc">Returns the string's reference.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00660">raw_ostream.h:660</a></div></div>
<div class="ttc" id="aMCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a">llvm::AMDGPU::EncValues::LITERAL_CONST</a></div><div class="ttdeci">@ LITERAL_CONST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00300">SIDefines.h:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4">llvm::AMDGPU::AMDHSA_COV5</a></div><div class="ttdeci">@ AMDHSA_COV5</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00051">AMDGPUBaseInfo.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916a3b095994a942145ccaaed4f175c7172a"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a3b095994a942145ccaaed4f175c7172a">llvm::SISrcMods::OP_SEL_0</a></div><div class="ttdeci">@ OP_SEL_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00232">SIDefines.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00237">MCInstrDesc.h:237</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_abf297f3f63ca3282686b6b725d3ca818"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAMDGPUDisassembler()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02047">AMDGPUDisassembler.cpp:2047</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad3926f6f267bf43376a19e5e3c88bb0c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad3926f6f267bf43376a19e5e3c88bb0c">DecodeAVLdSt_128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00355">AMDGPUDisassembler.cpp:355</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a505e5b285910a56b77d2291ca04cd39c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a505e5b285910a56b77d2291ca04cd39c">llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MIN</a></div><div class="ttdeci">@ TTMP_GFX9PLUS_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00293">SIDefines.h:293</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a></div><div class="ttdeci">@ OPW32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00170">AMDGPUDisassembler.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a13328933f99867c9c0b801a50003b171"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a13328933f99867c9c0b801a50003b171">llvm::AMDGPU::EncValues::VGPR_MAX</a></div><div class="ttdeci">@ VGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00302">SIDefines.h:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">llvm::AMDGPUDisassembler::OPW1024</a></div><div class="ttdeci">@ OPW1024</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00181">AMDGPUDisassembler.h:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a865ae0d33ec9cd2b21d7b55470ac58d0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">llvm::AMDGPUDisassembler::decodeSpecialReg32</a></div><div class="ttdeci">MCOperand decodeSpecialReg32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01447">AMDGPUDisassembler.cpp:1447</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_a98923ce73981e5171ef246bdcc6fde60"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#a98923ce73981e5171ef246bdcc6fde60">llvm::DataExtractor::getU16</a></div><div class="ttdeci">uint16_t getU16(uint64_t *offset_ptr, Error *Err=nullptr) const</div><div class="ttdoc">Extract a uint16_t value from *offset_ptr.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00092">DataExtractor.cpp:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00069">MCInst.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a88aada820ab822a83847337160a1c7ed"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a88aada820ab822a83847337160a1c7ed">llvm::AMDGPUDisassembler::decodeSrcOp</a></div><div class="ttdeci">MCOperand decodeSrcOp(const OpWidthTy Width, unsigned Val, bool MandatoryLiteral=false, unsigned ImmWidth=0) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01381">AMDGPUDisassembler.cpp:1381</a></div></div>
<div class="ttc" id="agroup__LLVMCDisassembler_html_gaa8eb7ea1e53fd6e7a11b6aa4749c6e60"><div class="ttname"><a href="group__LLVMCDisassembler.html#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a></div><div class="ttdeci">int(* LLVMOpInfoCallback)(void *DisInfo, uint64_t PC, uint64_t Offset, uint64_t OpSize, uint64_t InstSize, int TagType, void *TagBuf)</div><div class="ttdoc">The type for the operand information call back function.</div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00048">DisassemblerTypes.h:48</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:41 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
