#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 22 16:08:12 2020
# Process ID: 9077
# Current directory: /home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1
# Command line: vivado -log TopLevel_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopLevel_wrapper.tcl -notrace
# Log file: /home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/TopLevel_wrapper.vdi
# Journal file: /home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source TopLevel_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1525.773 ; gain = 176.086 ; free physical = 4249 ; free virtual = 15805
Command: link_design -top TopLevel_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_bundle_splitter_dec_0_0/TopLevel_bundle_splitter_dec_0_0.dcp' for cell 'TopLevel_i/bundle_splitter_dec_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_bundle_splitter_mux_0_0/TopLevel_bundle_splitter_mux_0_0.dcp' for cell 'TopLevel_i/bundle_splitter_mux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_clock_scaler1_0_0/TopLevel_clock_scaler1_0_0.dcp' for cell 'TopLevel_i/clock_scaler1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_counter_4bits_0_0/TopLevel_counter_4bits_0_0.dcp' for cell 'TopLevel_i/counter_4bits_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_debounce_0_0/TopLevel_debounce_0_0.dcp' for cell 'TopLevel_i/debounce_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_decoder_2x4_0_0/TopLevel_decoder_2x4_0_0.dcp' for cell 'TopLevel_i/decoder_2x4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_display_0_0/TopLevel_display_0_0.dcp' for cell 'TopLevel_i/display_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_inverter_0_0/TopLevel_inverter_0_0.dcp' for cell 'TopLevel_i/inverter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_latch_0_0/TopLevel_latch_0_0.dcp' for cell 'TopLevel_i/latch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_lookUp_table_0_0/TopLevel_lookUp_table_0_0.dcp' for cell 'TopLevel_i/lookUp_table_0'
INFO: [Project 1-454] Reading design checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/sources_1/bd/TopLevel/ip/TopLevel_multiplexer_4x1_0_0/TopLevel_multiplexer_4x1_0_0.dcp' for cell 'TopLevel_i/multiplexer_4x1_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc]
WARNING: [Vivado 12-584] No ports matched 'in1_0[4]'. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in1_0[5]'. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in1_0[6]'. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in1_0[7]'. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.srcs/constrs_1/new/pinLayout1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.656 ; gain = 0.000 ; free physical = 3949 ; free virtual = 15513
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.656 ; gain = 50.883 ; free physical = 3949 ; free virtual = 15513
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1621.668 ; gain = 45.012 ; free physical = 3943 ; free virtual = 15507

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fcf9d1ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2058.230 ; gain = 436.562 ; free physical = 3570 ; free virtual = 15134

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fcf9d1ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fcf9d1ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12bcc8a62

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12bcc8a62

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 187847893

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 187847893

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066
Ending Logic Optimization Task | Checksum: 187847893

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 187847893

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15065

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 187847893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15065

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15065
Ending Netlist Obfuscation Task | Checksum: 187847893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15065
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2135.230 ; gain = 558.574 ; free physical = 3501 ; free virtual = 15065
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.230 ; gain = 0.000 ; free physical = 3501 ; free virtual = 15065
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2167.246 ; gain = 0.000 ; free physical = 3498 ; free virtual = 15064
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.246 ; gain = 0.000 ; free physical = 3497 ; free virtual = 15063
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/TopLevel_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopLevel_wrapper_drc_opted.rpt -pb TopLevel_wrapper_drc_opted.pb -rpx TopLevel_wrapper_drc_opted.rpx
Command: report_drc -file TopLevel_wrapper_drc_opted.rpt -pb TopLevel_wrapper_drc_opted.pb -rpx TopLevel_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/TopLevel_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3492 ; free virtual = 15057
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1735e8264

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3492 ; free virtual = 15057
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3492 ; free virtual = 15057

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1519a7ca5

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3477 ; free virtual = 15042

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22ece854e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3487 ; free virtual = 15052

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22ece854e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3487 ; free virtual = 15052
Phase 1 Placer Initialization | Checksum: 22ece854e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3487 ; free virtual = 15052

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21c3d9c79

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3487 ; free virtual = 15051

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3478 ; free virtual = 15042

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 154cb629e

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3478 ; free virtual = 15043
Phase 2 Global Placement | Checksum: 16c5fe807

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3478 ; free virtual = 15043

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16c5fe807

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3478 ; free virtual = 15043

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dbc5eea6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3478 ; free virtual = 15043

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b4086833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3478 ; free virtual = 15043

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b19362d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3478 ; free virtual = 15043

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f64caed6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15041

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a7f94987

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15041

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10f085b79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15041
Phase 3 Detail Placement | Checksum: 10f085b79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15041

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d2e0d9c8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d2e0d9c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15041
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.560. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1380e11e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15041
Phase 4.1 Post Commit Optimization | Checksum: 1380e11e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15041

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1380e11e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3477 ; free virtual = 15042

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1380e11e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3477 ; free virtual = 15042

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3477 ; free virtual = 15042
Phase 4.4 Final Placement Cleanup | Checksum: 8f73dadd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3477 ; free virtual = 15042
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8f73dadd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3477 ; free virtual = 15042
Ending Placer Task | Checksum: 74f83c28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3487 ; free virtual = 15052
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3487 ; free virtual = 15052
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3486 ; free virtual = 15052
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3487 ; free virtual = 15053
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/TopLevel_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TopLevel_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3480 ; free virtual = 15045
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_wrapper_utilization_placed.rpt -pb TopLevel_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TopLevel_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.273 ; gain = 0.000 ; free physical = 3488 ; free virtual = 15053
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 389490d3 ConstDB: 0 ShapeSum: 3c63ab55 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1010af3fc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2293.395 ; gain = 70.121 ; free physical = 3358 ; free virtual = 14915
Post Restoration Checksum: NetGraph: df83f2b1 NumContArr: 2187014b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1010af3fc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2312.391 ; gain = 89.117 ; free physical = 3332 ; free virtual = 14889

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1010af3fc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2327.391 ; gain = 104.117 ; free physical = 3316 ; free virtual = 14873

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1010af3fc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2327.391 ; gain = 104.117 ; free physical = 3316 ; free virtual = 14873
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bc3ea64c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2336.453 ; gain = 113.180 ; free physical = 3312 ; free virtual = 14869
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.511  | TNS=0.000  | WHS=0.108  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 130283865

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2336.453 ; gain = 113.180 ; free physical = 3313 ; free virtual = 14870

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18bff3191

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.451  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1df9c27e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868
Phase 4 Rip-up And Reroute | Checksum: 1df9c27e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1df9c27e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df9c27e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868
Phase 5 Delay and Skew Optimization | Checksum: 1df9c27e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 199491d60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.451  | TNS=0.000  | WHS=0.141  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 199491d60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868
Phase 6 Post Hold Fix | Checksum: 199491d60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0362949 %
  Global Horizontal Routing Utilization  = 0.0271298 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 199a53308

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2337.457 ; gain = 114.184 ; free physical = 3311 ; free virtual = 14868

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 199a53308

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2339.457 ; gain = 116.184 ; free physical = 3311 ; free virtual = 14868

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e4d94912

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2339.457 ; gain = 116.184 ; free physical = 3311 ; free virtual = 14868

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.451  | TNS=0.000  | WHS=0.141  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e4d94912

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2339.457 ; gain = 116.184 ; free physical = 3311 ; free virtual = 14868
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2339.457 ; gain = 116.184 ; free physical = 3326 ; free virtual = 14883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.457 ; gain = 116.184 ; free physical = 3326 ; free virtual = 14883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.457 ; gain = 0.000 ; free physical = 3328 ; free virtual = 14885
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2339.457 ; gain = 0.000 ; free physical = 3326 ; free virtual = 14885
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.457 ; gain = 0.000 ; free physical = 3326 ; free virtual = 14884
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/TopLevel_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopLevel_wrapper_drc_routed.rpt -pb TopLevel_wrapper_drc_routed.pb -rpx TopLevel_wrapper_drc_routed.rpx
Command: report_drc -file TopLevel_wrapper_drc_routed.rpt -pb TopLevel_wrapper_drc_routed.pb -rpx TopLevel_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/TopLevel_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TopLevel_wrapper_methodology_drc_routed.rpt -pb TopLevel_wrapper_methodology_drc_routed.pb -rpx TopLevel_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TopLevel_wrapper_methodology_drc_routed.rpt -pb TopLevel_wrapper_methodology_drc_routed.pb -rpx TopLevel_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/runge/Subjects/Embedded/Journal1_sources/Journal1/Journal1.runs/impl_1/TopLevel_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TopLevel_wrapper_power_routed.rpt -pb TopLevel_wrapper_power_summary_routed.pb -rpx TopLevel_wrapper_power_routed.rpx
Command: report_power -file TopLevel_wrapper_power_routed.rpt -pb TopLevel_wrapper_power_summary_routed.pb -rpx TopLevel_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TopLevel_wrapper_route_status.rpt -pb TopLevel_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TopLevel_wrapper_timing_summary_routed.rpt -pb TopLevel_wrapper_timing_summary_routed.pb -rpx TopLevel_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TopLevel_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TopLevel_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TopLevel_wrapper_bus_skew_routed.rpt -pb TopLevel_wrapper_bus_skew_routed.pb -rpx TopLevel_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force TopLevel_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 4 out of 22 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: in1_0[3:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 4 out of 22 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: in1_0[3:0].
WARNING: [DRC PDRC-153] Gated clock check: Net TopLevel_i/debounce_0/U0/intr is a gated clock net sourced by a combinational pin TopLevel_i/debounce_0/U0/intr_INST_0/O, cell TopLevel_i/debounce_0/U0/intr_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net TopLevel_i/debounce_0/U0/next_state_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin TopLevel_i/debounce_0/U0/next_state_reg[1]_i_2/O, cell TopLevel_i/debounce_0/U0/next_state_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 7 Warnings, 4 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:02:11 . Memory (MB): peak = 2475.543 ; gain = 0.000 ; free physical = 3308 ; free virtual = 14867
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 16:12:01 2020...
