{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598347460312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598347460312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 17:24:20 2020 " "Processing started: Tue Aug 25 17:24:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598347460312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598347460312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e2prom_top -c e2prom_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off e2prom_top -c e2prom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598347460313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1598347460610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pioneer_code/1_verilog/22_e2prom_top/rtl/e2prom_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file /pioneer_code/1_verilog/22_e2prom_top/rtl/e2prom_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 e2prom_rw " "Found entity 1: e2prom_rw" {  } { { "../rtl/e2prom_rw.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_rw.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347460654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347460654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pioneer_code/1_verilog/22_e2prom_top/rtl/led_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /pioneer_code/1_verilog/22_e2prom_top/rtl/led_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_alarm " "Found entity 1: led_alarm" {  } { { "../rtl/led_alarm.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/led_alarm.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347460656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347460656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pioneer_code/1_verilog/22_e2prom_top/rtl/e2prom_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /pioneer_code/1_verilog/22_e2prom_top/rtl/e2prom_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 e2prom_top " "Found entity 1: e2prom_top" {  } { { "../rtl/e2prom_top.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347460659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347460659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pioneer_code/1_verilog/22_e2prom_top/rtl/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /pioneer_code/1_verilog/22_e2prom_top/rtl/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/i2c_dri.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347460662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347460662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e2prom_top " "Elaborating entity \"e2prom_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598347460747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e2prom_rw e2prom_rw:u_e2prom_rw " "Elaborating entity \"e2prom_rw\" for hierarchy \"e2prom_rw:u_e2prom_rw\"" {  } { { "../rtl/e2prom_top.v" "u_e2prom_rw" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598347460749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/e2prom_top.v" "u_i2c_dri" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598347460752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(84) " "Verilog HDL assignment warning at i2c_dri.v(84): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/i2c_dri.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598347460754 "|e2prom_top|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_alarm led_alarm:u_led_alarm " "Elaborating entity \"led_alarm\" for hierarchy \"led_alarm:u_led_alarm\"" {  } { { "../rtl/e2prom_top.v" "u_led_alarm" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598347460755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4124 " "Found entity 1: altsyncram_4124" {  } { { "db/altsyncram_4124.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/altsyncram_4124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347461759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347461759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347461896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347461896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347461980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347461980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347462087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347462087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347462151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347462151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347462235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347462235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347462326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347462326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347462391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347462391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347462473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347462473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598347462536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598347462536 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598347462624 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "led 0 " "Ignored assignment(s) for \"led\[0\]\" because \"led\" is not a bus or array" {  } { { "../rtl/e2prom_top.v" "led" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1598347463762 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "led 1 " "Ignored assignment(s) for \"led\[1\]\" because \"led\" is not a bus or array" {  } { { "../rtl/e2prom_top.v" "led" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1598347463762 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "led 2 " "Ignored assignment(s) for \"led\[2\]\" because \"led\" is not a bus or array" {  } { { "../rtl/e2prom_top.v" "led" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1598347463762 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "led 3 " "Ignored assignment(s) for \"led\[3\]\" because \"led\" is not a bus or array" {  } { { "../rtl/e2prom_top.v" "led" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/e2prom_top.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1598347463762 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/i2c_dri.v" 43 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/i2c_dri.v" 62 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "F:/Pioneer_Code/1_Verilog/22_e2prom_top/rtl/i2c_dri.v" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1598347463862 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1598347463862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598347464140 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 75 85 0 0 10 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 75 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1598347464904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598347464932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598347464932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1553 " "Implemented 1553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598347465151 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598347465151 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1598347465151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1501 " "Implemented 1501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1598347465151 ""} { "Info" "ICUT_CUT_TM_RAMS" "42 " "Implemented 42 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1598347465151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598347465151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598347465187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 25 17:24:25 2020 " "Processing ended: Tue Aug 25 17:24:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598347465187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598347465187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598347465187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598347465187 ""}
