library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AddSub4 is
	port(a, b : in std_logic_vector(3 downto 0);
			sub : in std_logic;
			cout : out std_logic;
			s : std_logic_vector(3 downto 0));
end AddSub4
architecture structural of AddSub4 is 
	signal s_b : std_logic_vector(3 downto 0);

begin
adder4_0 : entity work.Adder4(structural)
	port map (a => a,
				b => s_b,
				cin => sub,
				s => s,
				cout => cout);
				
s_b <= b when sub = '0' else (not b);
end structural;
			