$date
	Sat Oct 22 18:59:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#886144
b110 !
1"
#886146
b110 &
b110 %
1$
#886147
0"
#886150
b11 &
b11 %
#886154
b1010 &
b1010 %
#886158
b101 &
b101 %
#886162
b10000 &
b10000 %
#886166
b1000 &
b1000 %
#886170
b100 &
b100 %
#886174
b10 &
b10 %
#886178
b1 &
b1 %
1#
#886182
b0 &
0#
b0 %
0$
#1887333
b111 !
1"
#1887334
b111 &
b111 %
1$
#1887335
0"
#1887338
b10110 &
b10110 %
#1887342
b1011 &
b1011 %
#1887346
b100010 &
b100010 %
#1887350
b10001 &
b10001 %
#1887354
b110100 &
b110100 %
#1887358
b11010 &
b11010 %
#1887362
b1101 &
b1101 %
#1887366
b101000 &
b101000 %
#1887370
b10100 &
b10100 %
#1887374
b1010 &
b1010 %
#1887378
b101 &
b101 %
#1887382
b10000 &
b10000 %
#1887386
b1000 &
b1000 %
#1887390
b100 &
b100 %
#1887394
b10 &
b10 %
#1887398
b1 &
1#
b1 %
#1887402
b0 &
b0 %
0#
0$
#2821228
b11000 !
1"
#2821230
b11000 &
b11000 %
1$
#2821231
0"
#2821234
b1100 &
b1100 %
#2821238
b110 &
b110 %
#2821242
b11 &
b11 %
#2821246
b1010 &
b1010 %
#2821250
b101 &
b101 %
#2821254
b10000 &
b10000 %
#2821258
b1000 &
b1000 %
#2821262
b100 &
b100 %
#2821266
b10 &
b10 %
#2821270
b1 &
1#
b1 %
#2821274
b0 &
b0 %
0#
0$
#4500012
