INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:51:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk rise@6.410ns - clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.106ns (34.669%)  route 3.969ns (65.331%))
  Logic Levels:           20  (CARRY4=10 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.893 - 6.410 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1992, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y172        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.382     1.144    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X18Y173        LUT4 (Prop_lut4_I0_O)        0.043     1.187 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.187    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X18Y173        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.425 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.425    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X18Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.475 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.482    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X18Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.584 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[0]
                         net (fo=5, routed)           0.318     1.902    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_7
    SLICE_X19Y174        LUT3 (Prop_lut3_I1_O)        0.119     2.021 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.417     2.438    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_1
    SLICE_X17Y176        LUT6 (Prop_lut6_I4_O)        0.043     2.481 r  lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_2/O
                         net (fo=3, routed)           0.219     2.700    lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_2_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I2_O)        0.043     2.743 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_16/O
                         net (fo=10, routed)          0.431     3.174    lsq1/handshake_lsq_lsq1_core/dataReg_reg[28]
    SLICE_X15Y173        LUT4 (Prop_lut4_I0_O)        0.043     3.217 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.436     3.653    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X14Y172        LUT5 (Prop_lut5_I1_O)        0.043     3.696 f  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_5/O
                         net (fo=5, routed)           0.214     3.910    load1/data_tehb/control/level5_c1_reg[8]
    SLICE_X15Y171        LUT6 (Prop_lut6_I5_O)        0.043     3.953 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.267     4.220    addf0/operator/DI[3]
    SLICE_X14Y173        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.407 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    addf0/operator/ltOp_carry_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.457 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.007     4.464    addf0/operator/ltOp_carry__0_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.514 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.514    addf0/operator/ltOp_carry__1_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.564 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.564    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.686 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.200     4.886    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X12Y178        LUT6 (Prop_lut6_I5_O)        0.127     5.013 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_1/O
                         net (fo=1, routed)           0.174     5.187    addf0/operator/p_1_in[3]
    SLICE_X15Y178        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.371 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.371    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.524 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, routed)           0.439     5.963    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[1]
    SLICE_X17Y180        LUT5 (Prop_lut5_I1_O)        0.119     6.082 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.189     6.271    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y181        LUT3 (Prop_lut3_I1_O)        0.043     6.314 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.269     6.583    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X13Y180        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.410     6.410 r  
                                                      0.000     6.410 r  clk (IN)
                         net (fo=1992, unset)         0.483     6.893    addf0/operator/RightShifterComponent/clk
    SLICE_X13Y180        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     6.893    
                         clock uncertainty           -0.035     6.857    
    SLICE_X13Y180        FDRE (Setup_fdre_C_R)       -0.295     6.562    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                 -0.020    




