INFO: [VRFC 10-2263] Analyzing Verilog file "D:/3307/seg_decoder/seg_decoder.srcs/sources_1/new/seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/3307/seg_decoder/seg_decoder.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/3307/seg_decoder/seg_decoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
