#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 28 15:14:02 2019
# Process ID: 6488
# Current directory: D:/Xilinx/hw/lab6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2796 D:\Xilinx\hw\lab6\CPU\CPU.xpr
# Log file: D:/Xilinx/hw/lab6/CPU/vivado.log
# Journal file: D:/Xilinx/hw/lab6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/hw/lab6/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 745.230 ; gain = 166.578
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1 -dir d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
generate_target all [get_files  d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs  clk_wiz_1_synth_1
[Tue May 28 21:46:23 2019] Launched clk_wiz_1_synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1
[Tue May 28 21:50:38 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 28 21:57:48 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim/fbi.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab6/CPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab6/CPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab6/CPU/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab6/CPU/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab6/CPU/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab6/CPU/CPU.srcs/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acb30d9b0ae64ea088a3d64516253a9c --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 28 22:05:31 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/hw/lab6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1521.535 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1

launch_runs synth_1
[Tue May 28 22:07:02 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Tue May 28 22:08:10 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1

launch_runs synth_1
[Tue May 28 22:12:09 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Tue May 28 22:13:17 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue May 28 22:16:03 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B03AA
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B03AA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B03AA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B03AA
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B03AA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1

launch_runs synth_1
[Wed May 29 17:21:31 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1

launch_runs synth_1
[Wed May 29 21:40:38 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1

launch_runs synth_1
[Wed May 29 22:06:15 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1

launch_runs synth_1
[Wed May 29 22:14:38 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.750 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 30 00:57:38 2019...
