# uart-verilog-design
UART (Universal Asynchronous Receiver Transmitter) design implemented in Verilog HDL and simulated using EPWave. The project includes baud rate generation, transmitter and receiver logic, FSM-based control, and verified waveform outputs.
