Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Fri Mar 18 16:09:33 2022
| Host             : big07.seas.upenn.edu running 64-bit openSUSE Leap 15.3
| Command          : report_power -file ./output/post_route_power_report.txt
| Design           : lc4_system
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.269        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.158        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.001 |        7 |       --- |             --- |
| Slice Logic             |     0.004 |     3496 |       --- |             --- |
|   LUT as Logic          |     0.004 |     2210 |     53200 |            4.15 |
|   CARRY4                |    <0.001 |      218 |     13300 |            1.64 |
|   Register              |    <0.001 |      488 |    106400 |            0.46 |
|   F7/F8 Muxes           |    <0.001 |       45 |     53200 |            0.08 |
|   LUT as Shift Register |    <0.001 |        2 |     17400 |            0.01 |
|   Others                |     0.000 |      104 |       --- |             --- |
| Signals                 |     0.005 |     2576 |       --- |             --- |
| Block RAM               |     0.019 |     39.5 |       140 |           28.21 |
| MMCM                    |     0.122 |        1 |         4 |           25.00 |
| DSPs                    |    <0.001 |        1 |       220 |            0.45 |
| I/O                     |     0.006 |       36 |       200 |           18.00 |
| Static Power            |     0.110 |          |           |                 |
| Total                   |     0.269 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.037 |       0.029 |      0.009 |
| Vccaux    |       1.800 |     0.079 |       0.068 |      0.011 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+------------------------------------------+-----------------+
| Clock                              | Domain                                   | Constraint (ns) |
+------------------------------------+------------------------------------------+-----------------+
| CLOCK_100MHz                       | CLOCK_100MHz                             |            10.0 |
| clk_processor_design_1_clk_wiz_0_0 | mmcm0/clk_processor_design_1_clk_wiz_0_0 |            57.2 |
| clk_vga_design_1_clk_wiz_0_0       | mmcm0/clk_vga_design_1_clk_wiz_0_0       |            40.0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | mmcm0/clk_vga_inv_design_1_clk_wiz_0_0   |            40.0 |
| clkfbout_design_1_clk_wiz_0_0      | mmcm0/clkfbout_design_1_clk_wiz_0_0      |            10.0 |
+------------------------------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| lc4_system              |     0.158 |
|   clk_pulse             |    <0.001 |
|     pulse_reg           |    <0.001 |
|   fake_kbd_inst         |    <0.001 |
|     kbdr_reg            |    <0.001 |
|     kbsr_reg            |    <0.001 |
|     op_c                |    <0.001 |
|       state_reg         |    <0.001 |
|     op_d                |    <0.001 |
|       state_reg         |    <0.001 |
|     op_l                |    <0.001 |
|       state_reg         |    <0.001 |
|     op_r                |    <0.001 |
|       state_reg         |    <0.001 |
|     op_u                |    <0.001 |
|       state_reg         |    <0.001 |
|   gwe_cleaner           |    <0.001 |
|   memory                |     0.020 |
|     memory              |     0.020 |
|       i1out_reg         |    <0.001 |
|   mmcm0                 |     0.123 |
|   proc_inst             |     0.008 |
|     Pipeline_Alu        |     0.001 |
|       DIV_cal           |    <0.001 |
|         final_iter      |    <0.001 |
|         iter0           |    <0.001 |
|         iter1           |    <0.001 |
|         iter10          |    <0.001 |
|         iter11          |    <0.001 |
|         iter12          |    <0.001 |
|         iter13          |    <0.001 |
|         iter14          |    <0.001 |
|         iter2           |    <0.001 |
|         iter3           |    <0.001 |
|         iter4           |    <0.001 |
|         iter5           |    <0.001 |
|         iter6           |    <0.001 |
|         iter7           |    <0.001 |
|         iter8           |    <0.001 |
|         iter9           |    <0.001 |
|       ShiftnMOD0        |    <0.001 |
|         mod             |    <0.001 |
|       cmp0              |    <0.001 |
|     Pipeline_NZP_Reg    |    <0.001 |
|     Pipeline_Regfile    |    <0.001 |
|       r0                |    <0.001 |
|       r1                |    <0.001 |
|       r2                |    <0.001 |
|       r3                |    <0.001 |
|       r4                |    <0.001 |
|       r5                |    <0.001 |
|       r6                |    <0.001 |
|       r7                |    <0.001 |
|     d_insn_reg          |    <0.001 |
|     d_pc_reg            |    <0.001 |
|     d_stall_reg         |    <0.001 |
|     f_pc_reg            |    <0.001 |
|     m_B_reg             |    <0.001 |
|     m_O_reg             |    <0.001 |
|     m_insn_reg          |     0.006 |
|     w_D_reg             |    <0.001 |
|     w_O_reg             |    <0.001 |
|     w_insn_reg          |    <0.001 |
|     x_A_reg             |    <0.001 |
|     x_B_reg             |    <0.001 |
|     x_insn_reg          |    <0.001 |
|     x_pc_reg            |    <0.001 |
|     x_stall_reg         |    <0.001 |
|   timer                 |    <0.001 |
|     counter_reg         |    <0.001 |
|     interval_reg        |    <0.001 |
|   vga_cntrl_inst        |    <0.001 |
|     svga_t_g            |    <0.001 |
|     v_out_inst          |    <0.001 |
|       VGA_HSYNCH_reg    |    <0.001 |
|       VGA_OUT_BLUE_reg  |    <0.001 |
|       VGA_OUT_GREEN_reg |    <0.001 |
|       VGA_OUT_RED_reg   |    <0.001 |
|       VGA_VSYNCH_reg    |    <0.001 |
|   we_gen                |    <0.001 |
|     global_we_count     |    <0.001 |
+-------------------------+-----------+


