Information: Updating design information... (UID-85)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sun Nov 25 10:16:01 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: comp_control/fsm_counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: comp_data/e_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  comp_control/fsm_counter_reg[2]/CK (DFF_X1)           0.0000 #   0.0000 r
  comp_control/fsm_counter_reg[2]/Q (DFF_X1)            0.6186     0.6186 f
  U28311/ZN (NOR2_X1)                                   0.2499     0.8685 r
  U31191/ZN (AND2_X2)                                   0.7394     1.6079 r
  U15313/Z (BUF_X4)                                     0.7484     2.3562 r
  U15037/Z (BUF_X4)                                     0.7350     3.0912 r
  U29816/ZN (AOI22_X1)                                  0.2702     3.3614 f
  U29819/ZN (NAND4_X1)                                  0.2587     3.6202 r
  U29825/ZN (AOI22_X1)                                  0.1219     3.7420 f
  U29837/ZN (NAND4_X1)                                  0.4069     4.1489 r
  add_1_root_add_0_root_comp_data/add_1051_3/B[1] (MyDesign_DW01_add_12)
                                                        0.0000     4.1489 r
  add_1_root_add_0_root_comp_data/add_1051_3/U1_1/S (FA_X1)
                                                        0.8388     4.9877 f
  add_1_root_add_0_root_comp_data/add_1051_3/SUM[1] (MyDesign_DW01_add_12)
                                                        0.0000     4.9877 f
  add_0_root_add_0_root_comp_data/add_1051_3/B[1] (MyDesign_DW01_add_9)
                                                        0.0000     4.9877 f
  add_0_root_add_0_root_comp_data/add_1051_3/U1_1/S (FA_X1)
                                                        0.9470     5.9347 f
  add_0_root_add_0_root_comp_data/add_1051_3/SUM[1] (MyDesign_DW01_add_9)
                                                        0.0000     5.9347 f
  comp_data/add_1058/B[1] (MyDesign_DW01_add_0)         0.0000     5.9347 f
  comp_data/add_1058/U1_1/CO (FA_X1)                    0.6764     6.6111 f
  comp_data/add_1058/U1_2/CO (FA_X1)                    0.5172     7.1284 f
  comp_data/add_1058/U1_3/CO (FA_X1)                    0.5172     7.6456 f
  comp_data/add_1058/U1_4/CO (FA_X1)                    0.5172     8.1629 f
  comp_data/add_1058/U1_5/CO (FA_X1)                    0.5172     8.6801 f
  comp_data/add_1058/U1_6/CO (FA_X1)                    0.5172     9.1974 f
  comp_data/add_1058/U1_7/CO (FA_X1)                    0.5172     9.7146 f
  comp_data/add_1058/U1_8/CO (FA_X1)                    0.5172    10.2318 f
  comp_data/add_1058/U1_9/CO (FA_X1)                    0.5172    10.7491 f
  comp_data/add_1058/U1_10/CO (FA_X1)                   0.5172    11.2663 f
  comp_data/add_1058/U1_11/CO (FA_X1)                   0.5172    11.7836 f
  comp_data/add_1058/U1_12/CO (FA_X1)                   0.5172    12.3008 f
  comp_data/add_1058/U1_13/CO (FA_X1)                   0.5172    12.8181 f
  comp_data/add_1058/U1_14/CO (FA_X1)                   0.5172    13.3353 f
  comp_data/add_1058/U1_15/CO (FA_X1)                   0.5172    13.8525 f
  comp_data/add_1058/U1_16/CO (FA_X1)                   0.5172    14.3698 f
  comp_data/add_1058/U1_17/CO (FA_X1)                   0.5172    14.8870 f
  comp_data/add_1058/U1_18/CO (FA_X1)                   0.5172    15.4043 f
  comp_data/add_1058/U1_19/CO (FA_X1)                   0.5172    15.9215 f
  comp_data/add_1058/U1_20/CO (FA_X1)                   0.5172    16.4388 f
  comp_data/add_1058/U1_21/CO (FA_X1)                   0.5172    16.9560 f
  comp_data/add_1058/U1_22/CO (FA_X1)                   0.5172    17.4732 f
  comp_data/add_1058/U1_23/CO (FA_X1)                   0.5172    17.9905 f
  comp_data/add_1058/U1_24/CO (FA_X1)                   0.5172    18.5077 f
  comp_data/add_1058/U1_25/CO (FA_X1)                   0.5172    19.0250 f
  comp_data/add_1058/U1_26/CO (FA_X1)                   0.5172    19.5422 f
  comp_data/add_1058/U1_27/CO (FA_X1)                   0.5172    20.0595 f
  comp_data/add_1058/U1_28/CO (FA_X1)                   0.5172    20.5767 f
  comp_data/add_1058/U1_29/CO (FA_X1)                   0.5172    21.0940 f
  comp_data/add_1058/U1_30/CO (FA_X1)                   0.5172    21.6112 f
  comp_data/add_1058/U1_31/S (FA_X1)                    0.7450    22.3562 r
  comp_data/add_1058/SUM[31] (MyDesign_DW01_add_0)      0.0000    22.3562 r
  U12028/ZN (NAND2_X2)                                  0.0644    22.4207 f
  U12027/ZN (OAI221_X2)                                 0.2391    22.6598 r
  comp_data/e_reg[31]/D (DFF_X1)                        0.0000    22.6598 r
  data arrival time                                               22.6598

  clock clk (rise edge)                                23.0000    23.0000
  clock network delay (ideal)                           0.0000    23.0000
  clock uncertainty                                    -0.0500    22.9500
  comp_data/e_reg[31]/CK (DFF_X1)                       0.0000    22.9500 r
  library setup time                                   -0.2900    22.6600
  data required time                                              22.6600
  --------------------------------------------------------------------------
  data required time                                              22.6600
  data arrival time                                              -22.6598
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0002


1
