

Implementation tool: Xilinx Vivado v.2022.1
Project:             InnerProduct
Solution:            solution4
Device target:       xc7k160t-fbg676-2
Report date:         Fri Feb 24 13:01:50 -0800 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:             93
FF:             114
DSP:              2
BRAM:             0
URAM:             0
LATCH:            0
SRL:              3
CLB:              0

#=== Final timing ===
CP required:                     4.000
CP achieved post-synthesis:      1.693
Timing met
