
---------- Begin Simulation Statistics ----------
host_inst_rate                                 172567                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404964                       # Number of bytes of host memory used
host_seconds                                   115.90                       # Real time elapsed on the host
host_tick_rate                              435681959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.050494                       # Number of seconds simulated
sim_ticks                                 50494469000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7233071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 40991.788646                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31346.648501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6197310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    42457696000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.143198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1035761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            441951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  18613922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 87897.357293                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 88231.759038                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                832363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   36257308294                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.331360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              412496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           164092                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  21917121872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 59711.530394                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.666709                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           83685                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4996959421                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8477930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 54351.544162                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48124.457675                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029673                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     78715004294                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.170827                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1448257                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             606043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  40531043872                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997254                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.187663                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8477930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 54351.544162                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48124.457675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029673                       # number of overall hits
system.cpu.dcache.overall_miss_latency    78715004294                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.170827                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1448257                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            606043                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  40531043872                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592797                       # number of replacements
system.cpu.dcache.sampled_refs                 593821                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.187663                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7521758                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501350911000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13156005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68011.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66631.369427                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13155325                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       46248000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  680                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     41844500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 47666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20881.468254                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       286000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13156005                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68011.764706                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66631.369427                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13155325                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        46248000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   680                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     41844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.709473                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.250287                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13156005                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68011.764706                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66631.369427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13155325                       # number of overall hits
system.cpu.icache.overall_miss_latency       46248000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  680                       # number of overall misses
system.cpu.icache.overall_mshr_hits                50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     41844500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.250287                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13155325                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           548811865000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 81037.017823                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     60138786482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                742115                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594440                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       100490.316961                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  85886.167765                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         462405                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            13268239000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.222117                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       132035                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3817                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       11011895000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.215690                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  128215                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    87188.686626                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 71711.638299                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         21657059437                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    17812668972                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.816819                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594451                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        100487.765627                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   85883.475270                       # average overall mshr miss latency
system.l2.demand_hits                          462405                       # number of demand (read+write) hits
system.l2.demand_miss_latency             13269007500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.222131                       # miss rate for demand accesses
system.l2.demand_misses                        132046                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3817                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        11012494500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.215705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   128226                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.565325                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.213098                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9262.289442                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3491.393319                       # Average occupied blocks per context
system.l2.overall_accesses                     594451                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       100487.765627                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  81751.038940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         462405                       # number of overall hits
system.l2.overall_miss_latency            13269007500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.222131                       # miss rate for overall accesses
system.l2.overall_misses                       132046                       # number of overall misses
system.l2.overall_mshr_hits                      3817                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       71151280982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.464109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  870341                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.622948                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        462299                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        92862                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             152                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       890953                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           772529                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        25388                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         853893                       # number of replacements
system.l2.sampled_refs                         870277                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12753.682761                       # Cycle average of tags in use
system.l2.total_refs                           710859                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   549831110000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 80011413                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         104724                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       145122                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12474                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       191513                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         203972                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             18                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       706797                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16357475                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.613774                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.871875                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14287405     87.34%     87.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       277995      1.70%     89.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       253914      1.55%     90.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       286620      1.75%     92.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       224953      1.38%     93.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       141042      0.86%     94.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       116526      0.71%     95.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        62223      0.38%     95.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       706797      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16357475                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12471                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8884952                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.097751                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.097751                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5921804                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12433                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31191451                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6214575                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4173067                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1407766                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        48028                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7065717                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7034407                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31310                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6382796                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6351509                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31287                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        682921                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            682898                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            203972                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3135874                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7394796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       313884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31483475                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        841655                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009723                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3135874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       104742                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.500819                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17765241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.772195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.244760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13506329     76.03%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          42934      0.24%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         115245      0.65%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          96230      0.54%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         109297      0.62%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          53629      0.30%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         131995      0.74%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         252598      1.42%     80.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3456984     19.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17765241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3212283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158916                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               40982                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.686488                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7177381                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           682921                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6604791                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11608802                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.847789                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5599468                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.553392                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11643179                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18827                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3140502                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7617642                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2980461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       863905                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18998770                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6494460                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2024864                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14400819                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        24109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1407766                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        59530                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2750917                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1968                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2124                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4019685                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       308902                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2124                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10209                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.476701                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.476701                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       848201      5.16%      5.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4677136     28.47%     33.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3305645     20.12%     53.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6870630     41.83%     95.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       715903      4.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16425686                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       201818                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.012287                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           22      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          497      0.25%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        85742     42.48%     42.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     42.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     42.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       114082     56.53%     99.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1475      0.73%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17765241                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.924597                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.607900                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11533965     64.92%     64.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1876192     10.56%     75.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1721226      9.69%     85.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1167767      6.57%     91.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       625489      3.52%     95.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       307230      1.73%     97.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       270549      1.52%     98.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       160243      0.90%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       102580      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17765241                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.783014                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18957788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16425686                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8956904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1176178                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7501940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3135886                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3135874                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       317759                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       106853                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7617642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       863905                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20977524                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4994269                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        67264                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6716290                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       920767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        29023                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     43744657                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27952469                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26336202                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3681057                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1407766                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       965858                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17142767                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2821252                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 39863                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
