

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_267_5'
================================================================
* Date:           Mon May 12 19:57:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.788 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1539|     1539|  3.420 us|  3.420 us|  1539|  1539|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_267_5  |     1537|     1537|         3|          1|          1|  1536|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_9 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 6 'alloca' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_1, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln267 = muxlogic i11 0"   --->   Operation 15 'muxlogic' 'muxLogicData_to_store_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln267 = muxlogic i11 %j_9"   --->   Operation 16 'muxlogic' 'muxLogicAddr_to_store_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns)   --->   "%store_ln267 = store i11 0, i11 %j_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 17 'store' 'store_ln267' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i11 %j_9"   --->   Operation 19 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = load i11 %j_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 20 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%j_13 = add i11 %j, i11 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 21 'add' 'j_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%icmp_ln267 = icmp_eq  i11 %j, i11 1536" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 22 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.inc26.split, void %for.inc37.preheader.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 23 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln267 = muxlogic i11 %j_13"   --->   Operation 24 'muxlogic' 'muxLogicData_to_store_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln267 = muxlogic i11 %j_9"   --->   Operation 25 'muxlogic' 'muxLogicAddr_to_store_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.49ns)   --->   "%store_ln267 = store i11 %j_13, i11 %j_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 26 'store' 'store_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.49>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_receive_fifo_0_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_receive_fifo_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%receive_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:269]   --->   Operation 28 'read' 'receive_fifo_0_read' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_receive_fifo_1_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_receive_fifo_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.96ns)   --->   "%receive_fifo_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:270]   --->   Operation 30 'read' 'receive_fifo_1_read' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:268]   --->   Operation 31 'specpipeline' 'specpipeline_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln267 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 33 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln271 = muxlogic i128 %receive_fifo_0_read"   --->   Operation 34 'muxlogic' 'muxLogicData_to_write_ln271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.94ns)   --->   "%write_ln271 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_0, i128 %receive_fifo_0_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:271]   --->   Operation 35 'write' 'write_ln271' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln272 = muxlogic i128 %receive_fifo_1_read"   --->   Operation 36 'muxlogic' 'muxLogicData_to_write_ln272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.94ns)   --->   "%write_ln272 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_1, i128 %receive_fifo_1_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:272]   --->   Operation 37 'write' 'write_ln272' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267]   --->   Operation 38 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ receive_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ receive_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ send_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ send_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_9                               (alloca           ) [ 0100]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
muxLogicData_to_store_ln267       (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln267       (muxlogic         ) [ 0000]
store_ln267                       (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
MuxLogicAddr_to_j                 (muxlogic         ) [ 0000]
j                                 (load             ) [ 0000]
j_13                              (add              ) [ 0000]
icmp_ln267                        (icmp             ) [ 0110]
br_ln267                          (br               ) [ 0000]
muxLogicData_to_store_ln267       (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln267       (muxlogic         ) [ 0000]
store_ln267                       (store            ) [ 0000]
muxLogicCE_to_receive_fifo_0_read (muxlogic         ) [ 0000]
receive_fifo_0_read               (read             ) [ 0101]
muxLogicCE_to_receive_fifo_1_read (muxlogic         ) [ 0000]
receive_fifo_1_read               (read             ) [ 0101]
specpipeline_ln268                (specpipeline     ) [ 0000]
speclooptripcount_ln267           (speclooptripcount) [ 0000]
specloopname_ln267                (specloopname     ) [ 0000]
muxLogicData_to_write_ln271       (muxlogic         ) [ 0000]
write_ln271                       (write            ) [ 0000]
muxLogicData_to_write_ln272       (muxlogic         ) [ 0000]
write_ln272                       (write            ) [ 0000]
br_ln267                          (br               ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="receive_fifo_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="receive_fifo_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="send_fifo_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="send_fifo_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_9_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_9/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="receive_fifo_0_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="128" slack="0"/>
<pin id="56" dir="0" index="1" bw="128" slack="0"/>
<pin id="57" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="receive_fifo_0_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="receive_fifo_1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="128" slack="0"/>
<pin id="62" dir="0" index="1" bw="128" slack="0"/>
<pin id="63" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="receive_fifo_1_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln271_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="128" slack="0"/>
<pin id="69" dir="0" index="2" bw="128" slack="1"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln271/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln272_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="128" slack="0"/>
<pin id="76" dir="0" index="2" bw="128" slack="1"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln272/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="muxLogicData_to_store_ln267_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln267/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="muxLogicAddr_to_store_ln267_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln267/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln267_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="11" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="MuxLogicAddr_to_j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_j/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="j_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_13_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_13/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln267_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="muxLogicData_to_store_ln267_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln267/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="muxLogicAddr_to_store_ln267_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln267/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln267_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="muxLogicCE_to_receive_fifo_0_read_fu_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_receive_fifo_0_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="muxLogicCE_to_receive_fifo_1_read_fu_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_receive_fifo_1_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="muxLogicData_to_write_ln271_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="1"/>
<pin id="128" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln271/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="muxLogicData_to_write_ln272_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="128" slack="1"/>
<pin id="131" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln272/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="j_9_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln267_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln267 "/>
</bind>
</comp>

<comp id="146" class="1005" name="receive_fifo_0_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="1"/>
<pin id="148" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="receive_fifo_0_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="receive_fifo_1_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="128" slack="1"/>
<pin id="154" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="receive_fifo_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="36" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="98" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="98" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="135"><net_src comp="50" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="145"><net_src comp="104" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="54" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="155"><net_src comp="60" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: send_fifo_0 | {3 }
	Port: send_fifo_1 | {3 }
 - Input state : 
	Port: RoundRobin_Pipeline_VITIS_LOOP_267_5 : receive_fifo_0 | {2 }
	Port: RoundRobin_Pipeline_VITIS_LOOP_267_5 : receive_fifo_1 | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln267 : 1
		store_ln267 : 1
		MuxLogicAddr_to_j : 1
		j : 1
		j_13 : 2
		icmp_ln267 : 2
		br_ln267 : 3
		muxLogicData_to_store_ln267 : 3
		muxLogicAddr_to_store_ln267 : 1
		store_ln267 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |                j_13_fu_98                |    0    |    11   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln267_fu_104            |    0    |    11   |
|----------|------------------------------------------|---------|---------|
|   read   |      receive_fifo_0_read_read_fu_54      |    0    |    0    |
|          |      receive_fifo_1_read_read_fu_60      |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |          write_ln271_write_fu_66         |    0    |    0    |
|          |          write_ln272_write_fu_73         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |     muxLogicData_to_store_ln267_fu_80    |    0    |    0    |
|          |     muxLogicAddr_to_store_ln267_fu_84    |    0    |    0    |
|          |          MuxLogicAddr_to_j_fu_92         |    0    |    0    |
|          |    muxLogicData_to_store_ln267_fu_110    |    0    |    0    |
| muxlogic |    muxLogicAddr_to_store_ln267_fu_114    |    0    |    0    |
|          | muxLogicCE_to_receive_fifo_0_read_fu_122 |    0    |    0    |
|          | muxLogicCE_to_receive_fifo_1_read_fu_124 |    0    |    0    |
|          |    muxLogicData_to_write_ln271_fu_126    |    0    |    0    |
|          |    muxLogicData_to_write_ln272_fu_129    |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    22   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     icmp_ln267_reg_142    |    1   |
|        j_9_reg_132        |   11   |
|receive_fifo_0_read_reg_146|   128  |
|receive_fifo_1_read_reg_152|   128  |
+---------------------------+--------+
|           Total           |   268  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   268  |    -   |
+-----------+--------+--------+
|   Total   |   268  |   22   |
+-----------+--------+--------+
