// Autogenerated testbench for kernel_add
module testbench();
    wire [7:0] out;
    reg [23:0] arg_0;
    assign out = kernel_add(arg_0);
    initial begin
        arg_0 = 24'b000000100000001100000001;
        #0;
        if (8'b00000011 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 0", 8'b00000011, out);
            $finish;
        end
        arg_0 = 24'b000001000000001100000011;
        #0;
        if (8'b00000111 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 1", 8'b00000111, out);
            $finish;
        end
        arg_0 = 24'b000001100000001100000101;
        #0;
        if (8'b00001011 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 2", 8'b00001011, out);
            $finish;
        end
        arg_0 = 24'b000010000000001100000111;
        #0;
        if (8'b00001111 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 3", 8'b00001111, out);
            $finish;
        end
        $display("TESTBENCH OK", );
        $finish;
    end
    function [7:0] kernel_add(input reg [23:0] arg_0);
        reg [23:0] or0;
        reg [7:0] or1;
        reg [15:0] or2;
        reg [7:0] or3;
        reg [7:0] or4;
        reg [7:0] or5;
        begin
            or0 = arg_0;
            // let Foo {a: a, b: Bar(_x, y, ),} = state.val();
            //
            or1 = or0[7:0];
            or2 = or0[23:8];
            or3 = or2[15:8];
            // signal((a + y).resize())
            //
            or4 = or1 + or3;
            or5 = or4[7:0];
            kernel_add = or5;
        end
    endfunction
endmodule
