
P2_styrning.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000acc  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000558  20070000  00080acc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000090  20070558  00081024  00010558  2**2
                  ALLOC
  3 .stack        00002000  200705e8  000810b4  00010558  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010558  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010581  2**0
                  CONTENTS, READONLY
  6 .debug_info   00007383  00000000  00000000  000105dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000147c  00000000  00000000  0001795f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002467  00000000  00000000  00018ddb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000590  00000000  00000000  0001b242  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004e0  00000000  00000000  0001b7d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00003e31  00000000  00000000  0001bcb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00008e7e  00000000  00000000  0001fae3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005f08c  00000000  00000000  00028961  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000c00  00000000  00000000  000879f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	200725e8 	.word	0x200725e8
   80004:	000806d5 	.word	0x000806d5
   80008:	000806d1 	.word	0x000806d1
   8000c:	000806d1 	.word	0x000806d1
   80010:	000806d1 	.word	0x000806d1
   80014:	000806d1 	.word	0x000806d1
   80018:	000806d1 	.word	0x000806d1
	...
   8002c:	000806d1 	.word	0x000806d1
   80030:	000806d1 	.word	0x000806d1
   80034:	00000000 	.word	0x00000000
   80038:	000806d1 	.word	0x000806d1
   8003c:	000806d1 	.word	0x000806d1
   80040:	000806d1 	.word	0x000806d1
   80044:	000806d1 	.word	0x000806d1
   80048:	000806d1 	.word	0x000806d1
   8004c:	000806d1 	.word	0x000806d1
   80050:	000806d1 	.word	0x000806d1
   80054:	000806d1 	.word	0x000806d1
   80058:	000806d1 	.word	0x000806d1
   8005c:	000806d1 	.word	0x000806d1
   80060:	000806d1 	.word	0x000806d1
   80064:	000806d1 	.word	0x000806d1
   80068:	00000000 	.word	0x00000000
   8006c:	00080541 	.word	0x00080541
   80070:	00080555 	.word	0x00080555
   80074:	00080569 	.word	0x00080569
   80078:	0008057d 	.word	0x0008057d
	...
   80084:	000806d1 	.word	0x000806d1
   80088:	000806d1 	.word	0x000806d1
   8008c:	000806d1 	.word	0x000806d1
   80090:	000806d1 	.word	0x000806d1
   80094:	000806d1 	.word	0x000806d1
   80098:	000806d1 	.word	0x000806d1
   8009c:	000806d1 	.word	0x000806d1
   800a0:	000806d1 	.word	0x000806d1
   800a4:	00000000 	.word	0x00000000
   800a8:	000806d1 	.word	0x000806d1
   800ac:	000806d1 	.word	0x000806d1
   800b0:	000806d1 	.word	0x000806d1
   800b4:	000806d1 	.word	0x000806d1
   800b8:	000806d1 	.word	0x000806d1
   800bc:	000806d1 	.word	0x000806d1
   800c0:	000806d1 	.word	0x000806d1
   800c4:	000806d1 	.word	0x000806d1
   800c8:	000806d1 	.word	0x000806d1
   800cc:	000806d1 	.word	0x000806d1
   800d0:	000806d1 	.word	0x000806d1
   800d4:	000806d1 	.word	0x000806d1
   800d8:	000806d1 	.word	0x000806d1
   800dc:	000806d1 	.word	0x000806d1
   800e0:	000806d1 	.word	0x000806d1
   800e4:	000806d1 	.word	0x000806d1
   800e8:	000806d1 	.word	0x000806d1
   800ec:	000806d1 	.word	0x000806d1
   800f0:	000806d1 	.word	0x000806d1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070558 	.word	0x20070558
   80110:	00000000 	.word	0x00000000
   80114:	00080acc 	.word	0x00080acc

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00080acc 	.word	0x00080acc
   8013c:	2007055c 	.word	0x2007055c
   80140:	00080acc 	.word	0x00080acc
   80144:	00000000 	.word	0x00000000

00080148 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80148:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8014a:	0189      	lsls	r1, r1, #6
   8014c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8014e:	2402      	movs	r4, #2
   80150:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80152:	f04f 31ff 	mov.w	r1, #4294967295
   80156:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80158:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8015a:	605a      	str	r2, [r3, #4]
}
   8015c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80160:	4770      	bx	lr
   80162:	bf00      	nop

00080164 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80164:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80168:	4770      	bx	lr
   8016a:	bf00      	nop

0008016c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   8016c:	0189      	lsls	r1, r1, #6
   8016e:	2305      	movs	r3, #5
   80170:	5043      	str	r3, [r0, r1]
   80172:	4770      	bx	lr

00080174 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   80174:	0189      	lsls	r1, r1, #6
   80176:	2302      	movs	r3, #2
   80178:	5043      	str	r3, [r0, r1]
   8017a:	4770      	bx	lr

0008017c <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   8017c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80180:	6908      	ldr	r0, [r1, #16]
}
   80182:	4770      	bx	lr

00080184 <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   80184:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   80186:	201b      	movs	r0, #27
   80188:	4b08      	ldr	r3, [pc, #32]	; (801ac <delayInit+0x28>)
   8018a:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   8018c:	4c08      	ldr	r4, [pc, #32]	; (801b0 <delayInit+0x2c>)
   8018e:	4620      	mov	r0, r4
   80190:	2100      	movs	r1, #0
   80192:	460a      	mov	r2, r1
   80194:	4b07      	ldr	r3, [pc, #28]	; (801b4 <delayInit+0x30>)
   80196:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   80198:	4620      	mov	r0, r4
   8019a:	2100      	movs	r1, #0
   8019c:	4b06      	ldr	r3, [pc, #24]	; (801b8 <delayInit+0x34>)
   8019e:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   801a0:	4620      	mov	r0, r4
   801a2:	2100      	movs	r1, #0
   801a4:	4b05      	ldr	r3, [pc, #20]	; (801bc <delayInit+0x38>)
   801a6:	4798      	blx	r3
   801a8:	bd10      	pop	{r4, pc}
   801aa:	bf00      	nop
   801ac:	00080679 	.word	0x00080679
   801b0:	40080000 	.word	0x40080000
   801b4:	00080149 	.word	0x00080149
   801b8:	00080165 	.word	0x00080165
   801bc:	00080175 	.word	0x00080175

000801c0 <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   801c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   801c2:	4604      	mov	r4, r0
	tc_start(TC0,0);
   801c4:	4809      	ldr	r0, [pc, #36]	; (801ec <delayMicroseconds+0x2c>)
   801c6:	2100      	movs	r1, #0
   801c8:	4b09      	ldr	r3, [pc, #36]	; (801f0 <delayMicroseconds+0x30>)
   801ca:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   801cc:	272a      	movs	r7, #42	; 0x2a
   801ce:	fb07 f704 	mul.w	r7, r7, r4
   801d2:	4e06      	ldr	r6, [pc, #24]	; (801ec <delayMicroseconds+0x2c>)
   801d4:	2500      	movs	r5, #0
   801d6:	4c07      	ldr	r4, [pc, #28]	; (801f4 <delayMicroseconds+0x34>)
   801d8:	4630      	mov	r0, r6
   801da:	4629      	mov	r1, r5
   801dc:	47a0      	blx	r4
   801de:	42b8      	cmp	r0, r7
   801e0:	d3fa      	bcc.n	801d8 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   801e2:	4802      	ldr	r0, [pc, #8]	; (801ec <delayMicroseconds+0x2c>)
   801e4:	2100      	movs	r1, #0
   801e6:	4b04      	ldr	r3, [pc, #16]	; (801f8 <delayMicroseconds+0x38>)
   801e8:	4798      	blx	r3
   801ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   801ec:	40080000 	.word	0x40080000
   801f0:	0008016d 	.word	0x0008016d
   801f4:	0008017d 	.word	0x0008017d
   801f8:	00080175 	.word	0x00080175

000801fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   801fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   801fe:	480e      	ldr	r0, [pc, #56]	; (80238 <sysclk_init+0x3c>)
   80200:	4b0e      	ldr	r3, [pc, #56]	; (8023c <sysclk_init+0x40>)
   80202:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80204:	2000      	movs	r0, #0
   80206:	213e      	movs	r1, #62	; 0x3e
   80208:	4b0d      	ldr	r3, [pc, #52]	; (80240 <sysclk_init+0x44>)
   8020a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8020c:	4c0d      	ldr	r4, [pc, #52]	; (80244 <sysclk_init+0x48>)
   8020e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80210:	2800      	cmp	r0, #0
   80212:	d0fc      	beq.n	8020e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80214:	4b0c      	ldr	r3, [pc, #48]	; (80248 <sysclk_init+0x4c>)
   80216:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80218:	4a0c      	ldr	r2, [pc, #48]	; (8024c <sysclk_init+0x50>)
   8021a:	4b0d      	ldr	r3, [pc, #52]	; (80250 <sysclk_init+0x54>)
   8021c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8021e:	4c0d      	ldr	r4, [pc, #52]	; (80254 <sysclk_init+0x58>)
   80220:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80222:	2800      	cmp	r0, #0
   80224:	d0fc      	beq.n	80220 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80226:	2010      	movs	r0, #16
   80228:	4b0b      	ldr	r3, [pc, #44]	; (80258 <sysclk_init+0x5c>)
   8022a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8022c:	4b0b      	ldr	r3, [pc, #44]	; (8025c <sysclk_init+0x60>)
   8022e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80230:	4801      	ldr	r0, [pc, #4]	; (80238 <sysclk_init+0x3c>)
   80232:	4b02      	ldr	r3, [pc, #8]	; (8023c <sysclk_init+0x40>)
   80234:	4798      	blx	r3
   80236:	bd10      	pop	{r4, pc}
   80238:	0501bd00 	.word	0x0501bd00
   8023c:	200700a5 	.word	0x200700a5
   80240:	000805f5 	.word	0x000805f5
   80244:	00080649 	.word	0x00080649
   80248:	00080659 	.word	0x00080659
   8024c:	200d3f01 	.word	0x200d3f01
   80250:	400e0600 	.word	0x400e0600
   80254:	00080669 	.word	0x00080669
   80258:	00080591 	.word	0x00080591
   8025c:	00080785 	.word	0x00080785

00080260 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80260:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80262:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80266:	4b13      	ldr	r3, [pc, #76]	; (802b4 <board_init+0x54>)
   80268:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8026a:	200b      	movs	r0, #11
   8026c:	4c12      	ldr	r4, [pc, #72]	; (802b8 <board_init+0x58>)
   8026e:	47a0      	blx	r4
   80270:	200c      	movs	r0, #12
   80272:	47a0      	blx	r4
   80274:	200d      	movs	r0, #13
   80276:	47a0      	blx	r4
   80278:	200e      	movs	r0, #14
   8027a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8027c:	203b      	movs	r0, #59	; 0x3b
   8027e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80282:	4c0e      	ldr	r4, [pc, #56]	; (802bc <board_init+0x5c>)
   80284:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80286:	2055      	movs	r0, #85	; 0x55
   80288:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8028c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8028e:	2056      	movs	r0, #86	; 0x56
   80290:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80294:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80296:	2068      	movs	r0, #104	; 0x68
   80298:	4909      	ldr	r1, [pc, #36]	; (802c0 <board_init+0x60>)
   8029a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8029c:	205c      	movs	r0, #92	; 0x5c
   8029e:	4909      	ldr	r1, [pc, #36]	; (802c4 <board_init+0x64>)
   802a0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   802a2:	4809      	ldr	r0, [pc, #36]	; (802c8 <board_init+0x68>)
   802a4:	f44f 7140 	mov.w	r1, #768	; 0x300
   802a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   802ac:	4b07      	ldr	r3, [pc, #28]	; (802cc <board_init+0x6c>)
   802ae:	4798      	blx	r3
   802b0:	bd10      	pop	{r4, pc}
   802b2:	bf00      	nop
   802b4:	400e1a50 	.word	0x400e1a50
   802b8:	00080679 	.word	0x00080679
   802bc:	00080375 	.word	0x00080375
   802c0:	28000079 	.word	0x28000079
   802c4:	28000001 	.word	0x28000001
   802c8:	400e0e00 	.word	0x400e0e00
   802cc:	00080449 	.word	0x00080449

000802d0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   802d0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   802d2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   802d6:	d016      	beq.n	80306 <pio_set_peripheral+0x36>
   802d8:	d804      	bhi.n	802e4 <pio_set_peripheral+0x14>
   802da:	b1c1      	cbz	r1, 8030e <pio_set_peripheral+0x3e>
   802dc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   802e0:	d00a      	beq.n	802f8 <pio_set_peripheral+0x28>
   802e2:	e013      	b.n	8030c <pio_set_peripheral+0x3c>
   802e4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   802e8:	d011      	beq.n	8030e <pio_set_peripheral+0x3e>
   802ea:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   802ee:	d00e      	beq.n	8030e <pio_set_peripheral+0x3e>
   802f0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   802f4:	d10a      	bne.n	8030c <pio_set_peripheral+0x3c>
   802f6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   802f8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   802fa:	6f01      	ldr	r1, [r0, #112]	; 0x70
   802fc:	400b      	ands	r3, r1
   802fe:	ea23 0302 	bic.w	r3, r3, r2
   80302:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80304:	e002      	b.n	8030c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80306:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80308:	4313      	orrs	r3, r2
   8030a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8030c:	6042      	str	r2, [r0, #4]
   8030e:	4770      	bx	lr

00080310 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80310:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80312:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80316:	bf14      	ite	ne
   80318:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8031a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8031c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80320:	bf14      	ite	ne
   80322:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80324:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80326:	f012 0f02 	tst.w	r2, #2
   8032a:	d002      	beq.n	80332 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8032c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80330:	e004      	b.n	8033c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80332:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80336:	bf18      	it	ne
   80338:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8033c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8033e:	6001      	str	r1, [r0, #0]
   80340:	4770      	bx	lr
   80342:	bf00      	nop

00080344 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80344:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80346:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80348:	9c01      	ldr	r4, [sp, #4]
   8034a:	b10c      	cbz	r4, 80350 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8034c:	6641      	str	r1, [r0, #100]	; 0x64
   8034e:	e000      	b.n	80352 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80350:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80352:	b10b      	cbz	r3, 80358 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80354:	6501      	str	r1, [r0, #80]	; 0x50
   80356:	e000      	b.n	8035a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80358:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8035a:	b10a      	cbz	r2, 80360 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8035c:	6301      	str	r1, [r0, #48]	; 0x30
   8035e:	e000      	b.n	80362 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80360:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80362:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80364:	6001      	str	r1, [r0, #0]
}
   80366:	f85d 4b04 	ldr.w	r4, [sp], #4
   8036a:	4770      	bx	lr

0008036c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8036c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8036e:	4770      	bx	lr

00080370 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80370:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80372:	4770      	bx	lr

00080374 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80374:	b570      	push	{r4, r5, r6, lr}
   80376:	b082      	sub	sp, #8
   80378:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8037a:	0944      	lsrs	r4, r0, #5
   8037c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80380:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80384:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80386:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8038a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8038e:	d030      	beq.n	803f2 <pio_configure_pin+0x7e>
   80390:	d806      	bhi.n	803a0 <pio_configure_pin+0x2c>
   80392:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80396:	d00a      	beq.n	803ae <pio_configure_pin+0x3a>
   80398:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8039c:	d018      	beq.n	803d0 <pio_configure_pin+0x5c>
   8039e:	e049      	b.n	80434 <pio_configure_pin+0xc0>
   803a0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   803a4:	d030      	beq.n	80408 <pio_configure_pin+0x94>
   803a6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   803aa:	d02d      	beq.n	80408 <pio_configure_pin+0x94>
   803ac:	e042      	b.n	80434 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   803ae:	f000 001f 	and.w	r0, r0, #31
   803b2:	2401      	movs	r4, #1
   803b4:	4084      	lsls	r4, r0
   803b6:	4630      	mov	r0, r6
   803b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803bc:	4622      	mov	r2, r4
   803be:	4b1f      	ldr	r3, [pc, #124]	; (8043c <pio_configure_pin+0xc8>)
   803c0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803c2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   803c6:	bf14      	ite	ne
   803c8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803ca:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   803cc:	2001      	movs	r0, #1
   803ce:	e032      	b.n	80436 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   803d0:	f000 001f 	and.w	r0, r0, #31
   803d4:	2401      	movs	r4, #1
   803d6:	4084      	lsls	r4, r0
   803d8:	4630      	mov	r0, r6
   803da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   803de:	4622      	mov	r2, r4
   803e0:	4b16      	ldr	r3, [pc, #88]	; (8043c <pio_configure_pin+0xc8>)
   803e2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803e4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   803e8:	bf14      	ite	ne
   803ea:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803ec:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   803ee:	2001      	movs	r0, #1
   803f0:	e021      	b.n	80436 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   803f2:	f000 011f 	and.w	r1, r0, #31
   803f6:	2401      	movs	r4, #1
   803f8:	4630      	mov	r0, r6
   803fa:	fa04 f101 	lsl.w	r1, r4, r1
   803fe:	462a      	mov	r2, r5
   80400:	4b0f      	ldr	r3, [pc, #60]	; (80440 <pio_configure_pin+0xcc>)
   80402:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80404:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80406:	e016      	b.n	80436 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80408:	f000 011f 	and.w	r1, r0, #31
   8040c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8040e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80412:	ea05 0304 	and.w	r3, r5, r4
   80416:	9300      	str	r3, [sp, #0]
   80418:	4630      	mov	r0, r6
   8041a:	fa04 f101 	lsl.w	r1, r4, r1
   8041e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80422:	bf14      	ite	ne
   80424:	2200      	movne	r2, #0
   80426:	2201      	moveq	r2, #1
   80428:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8042c:	4d05      	ldr	r5, [pc, #20]	; (80444 <pio_configure_pin+0xd0>)
   8042e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80430:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80432:	e000      	b.n	80436 <pio_configure_pin+0xc2>

	default:
		return 0;
   80434:	2000      	movs	r0, #0
	}

	return 1;
}
   80436:	b002      	add	sp, #8
   80438:	bd70      	pop	{r4, r5, r6, pc}
   8043a:	bf00      	nop
   8043c:	000802d1 	.word	0x000802d1
   80440:	00080311 	.word	0x00080311
   80444:	00080345 	.word	0x00080345

00080448 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80448:	b5f0      	push	{r4, r5, r6, r7, lr}
   8044a:	b083      	sub	sp, #12
   8044c:	4607      	mov	r7, r0
   8044e:	460e      	mov	r6, r1
   80450:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80452:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80456:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8045a:	d026      	beq.n	804aa <pio_configure_pin_group+0x62>
   8045c:	d806      	bhi.n	8046c <pio_configure_pin_group+0x24>
   8045e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80462:	d00a      	beq.n	8047a <pio_configure_pin_group+0x32>
   80464:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80468:	d013      	beq.n	80492 <pio_configure_pin_group+0x4a>
   8046a:	e034      	b.n	804d6 <pio_configure_pin_group+0x8e>
   8046c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80470:	d01f      	beq.n	804b2 <pio_configure_pin_group+0x6a>
   80472:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80476:	d01c      	beq.n	804b2 <pio_configure_pin_group+0x6a>
   80478:	e02d      	b.n	804d6 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8047a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8047e:	4632      	mov	r2, r6
   80480:	4b16      	ldr	r3, [pc, #88]	; (804dc <pio_configure_pin_group+0x94>)
   80482:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80484:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80488:	bf14      	ite	ne
   8048a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8048c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8048e:	2001      	movs	r0, #1
   80490:	e022      	b.n	804d8 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80492:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80496:	4632      	mov	r2, r6
   80498:	4b10      	ldr	r3, [pc, #64]	; (804dc <pio_configure_pin_group+0x94>)
   8049a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8049c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   804a0:	bf14      	ite	ne
   804a2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804a4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804a6:	2001      	movs	r0, #1
   804a8:	e016      	b.n	804d8 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   804aa:	4b0d      	ldr	r3, [pc, #52]	; (804e0 <pio_configure_pin_group+0x98>)
   804ac:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   804ae:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   804b0:	e012      	b.n	804d8 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   804b2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   804b6:	f005 0301 	and.w	r3, r5, #1
   804ba:	9300      	str	r3, [sp, #0]
   804bc:	4638      	mov	r0, r7
   804be:	4631      	mov	r1, r6
   804c0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   804c4:	bf14      	ite	ne
   804c6:	2200      	movne	r2, #0
   804c8:	2201      	moveq	r2, #1
   804ca:	f3c5 0380 	ubfx	r3, r5, #2, #1
   804ce:	4c05      	ldr	r4, [pc, #20]	; (804e4 <pio_configure_pin_group+0x9c>)
   804d0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   804d2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   804d4:	e000      	b.n	804d8 <pio_configure_pin_group+0x90>

	default:
		return 0;
   804d6:	2000      	movs	r0, #0
	}

	return 1;
}
   804d8:	b003      	add	sp, #12
   804da:	bdf0      	pop	{r4, r5, r6, r7, pc}
   804dc:	000802d1 	.word	0x000802d1
   804e0:	00080311 	.word	0x00080311
   804e4:	00080345 	.word	0x00080345

000804e8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   804e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   804ec:	4604      	mov	r4, r0
   804ee:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   804f0:	4b10      	ldr	r3, [pc, #64]	; (80534 <pio_handler_process+0x4c>)
   804f2:	4798      	blx	r3
   804f4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   804f6:	4620      	mov	r0, r4
   804f8:	4b0f      	ldr	r3, [pc, #60]	; (80538 <pio_handler_process+0x50>)
   804fa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   804fc:	4005      	ands	r5, r0
   804fe:	d017      	beq.n	80530 <pio_handler_process+0x48>
   80500:	4f0e      	ldr	r7, [pc, #56]	; (8053c <pio_handler_process+0x54>)
   80502:	f107 040c 	add.w	r4, r7, #12
   80506:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80508:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   8050c:	42b3      	cmp	r3, r6
   8050e:	d10a      	bne.n	80526 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80510:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80514:	4229      	tst	r1, r5
   80516:	d006      	beq.n	80526 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80518:	6823      	ldr	r3, [r4, #0]
   8051a:	4630      	mov	r0, r6
   8051c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8051e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80522:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80526:	42bc      	cmp	r4, r7
   80528:	d002      	beq.n	80530 <pio_handler_process+0x48>
   8052a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   8052c:	2d00      	cmp	r5, #0
   8052e:	d1eb      	bne.n	80508 <pio_handler_process+0x20>
   80530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80534:	0008036d 	.word	0x0008036d
   80538:	00080371 	.word	0x00080371
   8053c:	20070574 	.word	0x20070574

00080540 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80540:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80542:	4802      	ldr	r0, [pc, #8]	; (8054c <PIOA_Handler+0xc>)
   80544:	210b      	movs	r1, #11
   80546:	4b02      	ldr	r3, [pc, #8]	; (80550 <PIOA_Handler+0x10>)
   80548:	4798      	blx	r3
   8054a:	bd08      	pop	{r3, pc}
   8054c:	400e0e00 	.word	0x400e0e00
   80550:	000804e9 	.word	0x000804e9

00080554 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80554:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80556:	4802      	ldr	r0, [pc, #8]	; (80560 <PIOB_Handler+0xc>)
   80558:	210c      	movs	r1, #12
   8055a:	4b02      	ldr	r3, [pc, #8]	; (80564 <PIOB_Handler+0x10>)
   8055c:	4798      	blx	r3
   8055e:	bd08      	pop	{r3, pc}
   80560:	400e1000 	.word	0x400e1000
   80564:	000804e9 	.word	0x000804e9

00080568 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80568:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8056a:	4802      	ldr	r0, [pc, #8]	; (80574 <PIOC_Handler+0xc>)
   8056c:	210d      	movs	r1, #13
   8056e:	4b02      	ldr	r3, [pc, #8]	; (80578 <PIOC_Handler+0x10>)
   80570:	4798      	blx	r3
   80572:	bd08      	pop	{r3, pc}
   80574:	400e1200 	.word	0x400e1200
   80578:	000804e9 	.word	0x000804e9

0008057c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   8057c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8057e:	4802      	ldr	r0, [pc, #8]	; (80588 <PIOD_Handler+0xc>)
   80580:	210e      	movs	r1, #14
   80582:	4b02      	ldr	r3, [pc, #8]	; (8058c <PIOD_Handler+0x10>)
   80584:	4798      	blx	r3
   80586:	bd08      	pop	{r3, pc}
   80588:	400e1400 	.word	0x400e1400
   8058c:	000804e9 	.word	0x000804e9

00080590 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80590:	4b17      	ldr	r3, [pc, #92]	; (805f0 <pmc_switch_mck_to_pllack+0x60>)
   80592:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80594:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80598:	4310      	orrs	r0, r2
   8059a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8059c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8059e:	f013 0f08 	tst.w	r3, #8
   805a2:	d109      	bne.n	805b8 <pmc_switch_mck_to_pllack+0x28>
   805a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   805a8:	4911      	ldr	r1, [pc, #68]	; (805f0 <pmc_switch_mck_to_pllack+0x60>)
   805aa:	e001      	b.n	805b0 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   805ac:	3b01      	subs	r3, #1
   805ae:	d019      	beq.n	805e4 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805b0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   805b2:	f012 0f08 	tst.w	r2, #8
   805b6:	d0f9      	beq.n	805ac <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   805b8:	4b0d      	ldr	r3, [pc, #52]	; (805f0 <pmc_switch_mck_to_pllack+0x60>)
   805ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   805bc:	f022 0203 	bic.w	r2, r2, #3
   805c0:	f042 0202 	orr.w	r2, r2, #2
   805c4:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
   805c8:	f010 0008 	ands.w	r0, r0, #8
   805cc:	d10c      	bne.n	805e8 <pmc_switch_mck_to_pllack+0x58>
   805ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
   805d2:	4907      	ldr	r1, [pc, #28]	; (805f0 <pmc_switch_mck_to_pllack+0x60>)
   805d4:	e001      	b.n	805da <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   805d6:	3b01      	subs	r3, #1
   805d8:	d008      	beq.n	805ec <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805da:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   805dc:	f012 0f08 	tst.w	r2, #8
   805e0:	d0f9      	beq.n	805d6 <pmc_switch_mck_to_pllack+0x46>
   805e2:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   805e4:	2001      	movs	r0, #1
   805e6:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   805e8:	2000      	movs	r0, #0
   805ea:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   805ec:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   805ee:	4770      	bx	lr
   805f0:	400e0600 	.word	0x400e0600

000805f4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   805f4:	b138      	cbz	r0, 80606 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   805f6:	4911      	ldr	r1, [pc, #68]	; (8063c <pmc_switch_mainck_to_xtal+0x48>)
   805f8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   805fa:	4a11      	ldr	r2, [pc, #68]	; (80640 <pmc_switch_mainck_to_xtal+0x4c>)
   805fc:	401a      	ands	r2, r3
   805fe:	4b11      	ldr	r3, [pc, #68]	; (80644 <pmc_switch_mainck_to_xtal+0x50>)
   80600:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80602:	620b      	str	r3, [r1, #32]
   80604:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80606:	4a0d      	ldr	r2, [pc, #52]	; (8063c <pmc_switch_mainck_to_xtal+0x48>)
   80608:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8060a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8060e:	f023 0303 	bic.w	r3, r3, #3
   80612:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80616:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8061a:	0209      	lsls	r1, r1, #8
   8061c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8061e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80620:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80622:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80624:	f013 0f01 	tst.w	r3, #1
   80628:	d0fb      	beq.n	80622 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8062a:	4a04      	ldr	r2, [pc, #16]	; (8063c <pmc_switch_mainck_to_xtal+0x48>)
   8062c:	6a13      	ldr	r3, [r2, #32]
   8062e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80632:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80636:	6213      	str	r3, [r2, #32]
   80638:	4770      	bx	lr
   8063a:	bf00      	nop
   8063c:	400e0600 	.word	0x400e0600
   80640:	fec8fffc 	.word	0xfec8fffc
   80644:	01370002 	.word	0x01370002

00080648 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80648:	4b02      	ldr	r3, [pc, #8]	; (80654 <pmc_osc_is_ready_mainck+0xc>)
   8064a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8064c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80650:	4770      	bx	lr
   80652:	bf00      	nop
   80654:	400e0600 	.word	0x400e0600

00080658 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80658:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8065c:	4b01      	ldr	r3, [pc, #4]	; (80664 <pmc_disable_pllack+0xc>)
   8065e:	629a      	str	r2, [r3, #40]	; 0x28
   80660:	4770      	bx	lr
   80662:	bf00      	nop
   80664:	400e0600 	.word	0x400e0600

00080668 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80668:	4b02      	ldr	r3, [pc, #8]	; (80674 <pmc_is_locked_pllack+0xc>)
   8066a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8066c:	f000 0002 	and.w	r0, r0, #2
   80670:	4770      	bx	lr
   80672:	bf00      	nop
   80674:	400e0600 	.word	0x400e0600

00080678 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80678:	282c      	cmp	r0, #44	; 0x2c
   8067a:	d820      	bhi.n	806be <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   8067c:	281f      	cmp	r0, #31
   8067e:	d80d      	bhi.n	8069c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80680:	4b12      	ldr	r3, [pc, #72]	; (806cc <pmc_enable_periph_clk+0x54>)
   80682:	699a      	ldr	r2, [r3, #24]
   80684:	2301      	movs	r3, #1
   80686:	4083      	lsls	r3, r0
   80688:	401a      	ands	r2, r3
   8068a:	4293      	cmp	r3, r2
   8068c:	d019      	beq.n	806c2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8068e:	2301      	movs	r3, #1
   80690:	fa03 f000 	lsl.w	r0, r3, r0
   80694:	4b0d      	ldr	r3, [pc, #52]	; (806cc <pmc_enable_periph_clk+0x54>)
   80696:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80698:	2000      	movs	r0, #0
   8069a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8069c:	4b0b      	ldr	r3, [pc, #44]	; (806cc <pmc_enable_periph_clk+0x54>)
   8069e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   806a2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   806a4:	2301      	movs	r3, #1
   806a6:	4083      	lsls	r3, r0
   806a8:	401a      	ands	r2, r3
   806aa:	4293      	cmp	r3, r2
   806ac:	d00b      	beq.n	806c6 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   806ae:	2301      	movs	r3, #1
   806b0:	fa03 f000 	lsl.w	r0, r3, r0
   806b4:	4b05      	ldr	r3, [pc, #20]	; (806cc <pmc_enable_periph_clk+0x54>)
   806b6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   806ba:	2000      	movs	r0, #0
   806bc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   806be:	2001      	movs	r0, #1
   806c0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   806c2:	2000      	movs	r0, #0
   806c4:	4770      	bx	lr
   806c6:	2000      	movs	r0, #0
}
   806c8:	4770      	bx	lr
   806ca:	bf00      	nop
   806cc:	400e0600 	.word	0x400e0600

000806d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   806d0:	e7fe      	b.n	806d0 <Dummy_Handler>
   806d2:	bf00      	nop

000806d4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   806d4:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   806d6:	4b1e      	ldr	r3, [pc, #120]	; (80750 <Reset_Handler+0x7c>)
   806d8:	4a1e      	ldr	r2, [pc, #120]	; (80754 <Reset_Handler+0x80>)
   806da:	429a      	cmp	r2, r3
   806dc:	d003      	beq.n	806e6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   806de:	4b1e      	ldr	r3, [pc, #120]	; (80758 <Reset_Handler+0x84>)
   806e0:	4a1b      	ldr	r2, [pc, #108]	; (80750 <Reset_Handler+0x7c>)
   806e2:	429a      	cmp	r2, r3
   806e4:	d304      	bcc.n	806f0 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   806e6:	4b1d      	ldr	r3, [pc, #116]	; (8075c <Reset_Handler+0x88>)
   806e8:	4a1d      	ldr	r2, [pc, #116]	; (80760 <Reset_Handler+0x8c>)
   806ea:	429a      	cmp	r2, r3
   806ec:	d30f      	bcc.n	8070e <Reset_Handler+0x3a>
   806ee:	e01a      	b.n	80726 <Reset_Handler+0x52>
   806f0:	4b1c      	ldr	r3, [pc, #112]	; (80764 <Reset_Handler+0x90>)
   806f2:	4c1d      	ldr	r4, [pc, #116]	; (80768 <Reset_Handler+0x94>)
   806f4:	1ae4      	subs	r4, r4, r3
   806f6:	f024 0403 	bic.w	r4, r4, #3
   806fa:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   806fc:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   806fe:	4814      	ldr	r0, [pc, #80]	; (80750 <Reset_Handler+0x7c>)
   80700:	4914      	ldr	r1, [pc, #80]	; (80754 <Reset_Handler+0x80>)
   80702:	585a      	ldr	r2, [r3, r1]
   80704:	501a      	str	r2, [r3, r0]
   80706:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80708:	42a3      	cmp	r3, r4
   8070a:	d1fa      	bne.n	80702 <Reset_Handler+0x2e>
   8070c:	e7eb      	b.n	806e6 <Reset_Handler+0x12>
   8070e:	4b17      	ldr	r3, [pc, #92]	; (8076c <Reset_Handler+0x98>)
   80710:	4917      	ldr	r1, [pc, #92]	; (80770 <Reset_Handler+0x9c>)
   80712:	1ac9      	subs	r1, r1, r3
   80714:	f021 0103 	bic.w	r1, r1, #3
   80718:	1d1a      	adds	r2, r3, #4
   8071a:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   8071c:	2200      	movs	r2, #0
   8071e:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80722:	428b      	cmp	r3, r1
   80724:	d1fb      	bne.n	8071e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80726:	4a13      	ldr	r2, [pc, #76]	; (80774 <Reset_Handler+0xa0>)
   80728:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   8072c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80730:	4911      	ldr	r1, [pc, #68]	; (80778 <Reset_Handler+0xa4>)
   80732:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80734:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80738:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   8073c:	d203      	bcs.n	80746 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8073e:	688a      	ldr	r2, [r1, #8]
   80740:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80744:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80746:	4b0d      	ldr	r3, [pc, #52]	; (8077c <Reset_Handler+0xa8>)
   80748:	4798      	blx	r3

	/* Branch to main function */
	main();
   8074a:	4b0d      	ldr	r3, [pc, #52]	; (80780 <Reset_Handler+0xac>)
   8074c:	4798      	blx	r3
   8074e:	e7fe      	b.n	8074e <Reset_Handler+0x7a>
   80750:	20070000 	.word	0x20070000
   80754:	00080acc 	.word	0x00080acc
   80758:	20070558 	.word	0x20070558
   8075c:	200705e8 	.word	0x200705e8
   80760:	20070558 	.word	0x20070558
   80764:	20070004 	.word	0x20070004
   80768:	2007055b 	.word	0x2007055b
   8076c:	20070554 	.word	0x20070554
   80770:	200705e3 	.word	0x200705e3
   80774:	00080000 	.word	0x00080000
   80778:	e000ed00 	.word	0xe000ed00
   8077c:	00080959 	.word	0x00080959
   80780:	000808bd 	.word	0x000808bd

00080784 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80784:	4b3e      	ldr	r3, [pc, #248]	; (80880 <SystemCoreClockUpdate+0xfc>)
   80786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80788:	f003 0303 	and.w	r3, r3, #3
   8078c:	2b03      	cmp	r3, #3
   8078e:	d85f      	bhi.n	80850 <SystemCoreClockUpdate+0xcc>
   80790:	e8df f003 	tbb	[pc, r3]
   80794:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80798:	4b3a      	ldr	r3, [pc, #232]	; (80884 <SystemCoreClockUpdate+0x100>)
   8079a:	695b      	ldr	r3, [r3, #20]
   8079c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   807a0:	bf14      	ite	ne
   807a2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   807a6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   807aa:	4b37      	ldr	r3, [pc, #220]	; (80888 <SystemCoreClockUpdate+0x104>)
   807ac:	601a      	str	r2, [r3, #0]
   807ae:	e04f      	b.n	80850 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   807b0:	4b33      	ldr	r3, [pc, #204]	; (80880 <SystemCoreClockUpdate+0xfc>)
   807b2:	6a1b      	ldr	r3, [r3, #32]
   807b4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   807b8:	d003      	beq.n	807c2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   807ba:	4a34      	ldr	r2, [pc, #208]	; (8088c <SystemCoreClockUpdate+0x108>)
   807bc:	4b32      	ldr	r3, [pc, #200]	; (80888 <SystemCoreClockUpdate+0x104>)
   807be:	601a      	str	r2, [r3, #0]
   807c0:	e046      	b.n	80850 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   807c2:	4a33      	ldr	r2, [pc, #204]	; (80890 <SystemCoreClockUpdate+0x10c>)
   807c4:	4b30      	ldr	r3, [pc, #192]	; (80888 <SystemCoreClockUpdate+0x104>)
   807c6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   807c8:	4b2d      	ldr	r3, [pc, #180]	; (80880 <SystemCoreClockUpdate+0xfc>)
   807ca:	6a1b      	ldr	r3, [r3, #32]
   807cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   807d0:	2b10      	cmp	r3, #16
   807d2:	d002      	beq.n	807da <SystemCoreClockUpdate+0x56>
   807d4:	2b20      	cmp	r3, #32
   807d6:	d004      	beq.n	807e2 <SystemCoreClockUpdate+0x5e>
   807d8:	e03a      	b.n	80850 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   807da:	4a2e      	ldr	r2, [pc, #184]	; (80894 <SystemCoreClockUpdate+0x110>)
   807dc:	4b2a      	ldr	r3, [pc, #168]	; (80888 <SystemCoreClockUpdate+0x104>)
   807de:	601a      	str	r2, [r3, #0]
				break;
   807e0:	e036      	b.n	80850 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   807e2:	4a2a      	ldr	r2, [pc, #168]	; (8088c <SystemCoreClockUpdate+0x108>)
   807e4:	4b28      	ldr	r3, [pc, #160]	; (80888 <SystemCoreClockUpdate+0x104>)
   807e6:	601a      	str	r2, [r3, #0]
				break;
   807e8:	e032      	b.n	80850 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   807ea:	4b25      	ldr	r3, [pc, #148]	; (80880 <SystemCoreClockUpdate+0xfc>)
   807ec:	6a1b      	ldr	r3, [r3, #32]
   807ee:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   807f2:	d003      	beq.n	807fc <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   807f4:	4a25      	ldr	r2, [pc, #148]	; (8088c <SystemCoreClockUpdate+0x108>)
   807f6:	4b24      	ldr	r3, [pc, #144]	; (80888 <SystemCoreClockUpdate+0x104>)
   807f8:	601a      	str	r2, [r3, #0]
   807fa:	e012      	b.n	80822 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   807fc:	4a24      	ldr	r2, [pc, #144]	; (80890 <SystemCoreClockUpdate+0x10c>)
   807fe:	4b22      	ldr	r3, [pc, #136]	; (80888 <SystemCoreClockUpdate+0x104>)
   80800:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80802:	4b1f      	ldr	r3, [pc, #124]	; (80880 <SystemCoreClockUpdate+0xfc>)
   80804:	6a1b      	ldr	r3, [r3, #32]
   80806:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8080a:	2b10      	cmp	r3, #16
   8080c:	d002      	beq.n	80814 <SystemCoreClockUpdate+0x90>
   8080e:	2b20      	cmp	r3, #32
   80810:	d004      	beq.n	8081c <SystemCoreClockUpdate+0x98>
   80812:	e006      	b.n	80822 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80814:	4a1f      	ldr	r2, [pc, #124]	; (80894 <SystemCoreClockUpdate+0x110>)
   80816:	4b1c      	ldr	r3, [pc, #112]	; (80888 <SystemCoreClockUpdate+0x104>)
   80818:	601a      	str	r2, [r3, #0]
				break;
   8081a:	e002      	b.n	80822 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8081c:	4a1b      	ldr	r2, [pc, #108]	; (8088c <SystemCoreClockUpdate+0x108>)
   8081e:	4b1a      	ldr	r3, [pc, #104]	; (80888 <SystemCoreClockUpdate+0x104>)
   80820:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80822:	4b17      	ldr	r3, [pc, #92]	; (80880 <SystemCoreClockUpdate+0xfc>)
   80824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80826:	f003 0303 	and.w	r3, r3, #3
   8082a:	2b02      	cmp	r3, #2
   8082c:	d10d      	bne.n	8084a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8082e:	4b14      	ldr	r3, [pc, #80]	; (80880 <SystemCoreClockUpdate+0xfc>)
   80830:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80832:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80834:	4b14      	ldr	r3, [pc, #80]	; (80888 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80836:	f3c0 400a 	ubfx	r0, r0, #16, #11
   8083a:	681a      	ldr	r2, [r3, #0]
   8083c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80840:	b2c9      	uxtb	r1, r1
   80842:	fbb2 f2f1 	udiv	r2, r2, r1
   80846:	601a      	str	r2, [r3, #0]
   80848:	e002      	b.n	80850 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8084a:	4a13      	ldr	r2, [pc, #76]	; (80898 <SystemCoreClockUpdate+0x114>)
   8084c:	4b0e      	ldr	r3, [pc, #56]	; (80888 <SystemCoreClockUpdate+0x104>)
   8084e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80850:	4b0b      	ldr	r3, [pc, #44]	; (80880 <SystemCoreClockUpdate+0xfc>)
   80852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80854:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80858:	2b70      	cmp	r3, #112	; 0x70
   8085a:	d107      	bne.n	8086c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   8085c:	4b0a      	ldr	r3, [pc, #40]	; (80888 <SystemCoreClockUpdate+0x104>)
   8085e:	681a      	ldr	r2, [r3, #0]
   80860:	490e      	ldr	r1, [pc, #56]	; (8089c <SystemCoreClockUpdate+0x118>)
   80862:	fba1 0202 	umull	r0, r2, r1, r2
   80866:	0852      	lsrs	r2, r2, #1
   80868:	601a      	str	r2, [r3, #0]
   8086a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8086c:	4b04      	ldr	r3, [pc, #16]	; (80880 <SystemCoreClockUpdate+0xfc>)
   8086e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80870:	4b05      	ldr	r3, [pc, #20]	; (80888 <SystemCoreClockUpdate+0x104>)
   80872:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80876:	681a      	ldr	r2, [r3, #0]
   80878:	40ca      	lsrs	r2, r1
   8087a:	601a      	str	r2, [r3, #0]
   8087c:	4770      	bx	lr
   8087e:	bf00      	nop
   80880:	400e0600 	.word	0x400e0600
   80884:	400e1a10 	.word	0x400e1a10
   80888:	2007012c 	.word	0x2007012c
   8088c:	00b71b00 	.word	0x00b71b00
   80890:	003d0900 	.word	0x003d0900
   80894:	007a1200 	.word	0x007a1200
   80898:	0e4e1c00 	.word	0x0e4e1c00
   8089c:	aaaaaaab 	.word	0xaaaaaaab

000808a0 <pulseOut>:
	pulseOut(1500);
	delayMicroseconds(1100);
	pulseOut(1500);
}

void pulseOut(int p){					//Gives signal out for "p" microseconds   
   808a0:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   808a2:	4c04      	ldr	r4, [pc, #16]	; (808b4 <pulseOut+0x14>)
   808a4:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
   808a8:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(FORWARD,HIGH);
	delayMicroseconds(p);
   808aa:	4b03      	ldr	r3, [pc, #12]	; (808b8 <pulseOut+0x18>)
   808ac:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   808ae:	6365      	str	r5, [r4, #52]	; 0x34
   808b0:	bd38      	pop	{r3, r4, r5, pc}
   808b2:	bf00      	nop
   808b4:	400e1000 	.word	0x400e1000
   808b8:	000801c1 	.word	0x000801c1

000808bc <main>:
void pulseOut(int p);
int i=0;


int main (void)
{
   808bc:	b570      	push	{r4, r5, r6, lr}
	sysclk_init();
   808be:	4b1e      	ldr	r3, [pc, #120]	; (80938 <main+0x7c>)
   808c0:	4798      	blx	r3
	board_init();
   808c2:	4b1e      	ldr	r3, [pc, #120]	; (8093c <main+0x80>)
   808c4:	4798      	blx	r3
   808c6:	200b      	movs	r0, #11
   808c8:	4c1d      	ldr	r4, [pc, #116]	; (80940 <main+0x84>)
   808ca:	47a0      	blx	r4
   808cc:	200c      	movs	r0, #12
   808ce:	47a0      	blx	r4
   808d0:	200d      	movs	r0, #13
   808d2:	47a0      	blx	r4
   808d4:	200e      	movs	r0, #14
   808d6:	47a0      	blx	r4
	ioport_init();
	delayInit();
   808d8:	4b1a      	ldr	r3, [pc, #104]	; (80944 <main+0x88>)
   808da:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   808dc:	4b1a      	ldr	r3, [pc, #104]	; (80948 <main+0x8c>)
   808de:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   808e2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(FORWARD,IOPORT_DIR_OUTPUT);
	
	while(i<2000){		
   808e8:	4b18      	ldr	r3, [pc, #96]	; (8094c <main+0x90>)
   808ea:	681b      	ldr	r3, [r3, #0]
   808ec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
   808f0:	da14      	bge.n	8091c <main+0x60>
	//for(int i=800;i<2200;i++){
		i++;
   808f2:	4e16      	ldr	r6, [pc, #88]	; (8094c <main+0x90>)
		pulseOut(1000);
   808f4:	4d16      	ldr	r5, [pc, #88]	; (80950 <main+0x94>)
		//ioport_set_pin_level(LED,HIGH);
		delayMicroseconds(1100);		//Delays 1,1 ms for unit 2
   808f6:	4c17      	ldr	r4, [pc, #92]	; (80954 <main+0x98>)
	delayInit();
	ioport_set_pin_dir(FORWARD,IOPORT_DIR_OUTPUT);
	
	while(i<2000){		
	//for(int i=800;i<2200;i++){
		i++;
   808f8:	3301      	adds	r3, #1
   808fa:	6033      	str	r3, [r6, #0]
		pulseOut(1000);
   808fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80900:	47a8      	blx	r5
		//ioport_set_pin_level(LED,HIGH);
		delayMicroseconds(1100);		//Delays 1,1 ms for unit 2
   80902:	f240 404c 	movw	r0, #1100	; 0x44c
   80906:	47a0      	blx	r4
		pulseOut(2000);
   80908:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   8090c:	47a8      	blx	r5
		//ioport_set_pin_level(LED,LOW);
		delayMicroseconds(50000);		//Delays 5,25 ms to signal a new cycle
   8090e:	f24c 3050 	movw	r0, #50000	; 0xc350
   80912:	47a0      	blx	r4
	board_init();
	ioport_init();
	delayInit();
	ioport_set_pin_dir(FORWARD,IOPORT_DIR_OUTPUT);
	
	while(i<2000){		
   80914:	6833      	ldr	r3, [r6, #0]
   80916:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
   8091a:	dbed      	blt.n	808f8 <main+0x3c>
		delayMicroseconds(1100);		//Delays 1,1 ms for unit 2
		pulseOut(2000);
		//ioport_set_pin_level(LED,LOW);
		delayMicroseconds(50000);		//Delays 5,25 ms to signal a new cycle
	}
	pulseOut(1500);
   8091c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80920:	4c0b      	ldr	r4, [pc, #44]	; (80950 <main+0x94>)
   80922:	47a0      	blx	r4
	delayMicroseconds(1100);
   80924:	f240 404c 	movw	r0, #1100	; 0x44c
   80928:	4b0a      	ldr	r3, [pc, #40]	; (80954 <main+0x98>)
   8092a:	4798      	blx	r3
	pulseOut(1500);
   8092c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80930:	47a0      	blx	r4
}
   80932:	2000      	movs	r0, #0
   80934:	bd70      	pop	{r4, r5, r6, pc}
   80936:	bf00      	nop
   80938:	000801fd 	.word	0x000801fd
   8093c:	00080261 	.word	0x00080261
   80940:	00080679 	.word	0x00080679
   80944:	00080185 	.word	0x00080185
   80948:	400e1000 	.word	0x400e1000
   8094c:	200705e4 	.word	0x200705e4
   80950:	000808a1 	.word	0x000808a1
   80954:	000801c1 	.word	0x000801c1

00080958 <__libc_init_array>:
   80958:	b570      	push	{r4, r5, r6, lr}
   8095a:	4e0f      	ldr	r6, [pc, #60]	; (80998 <__libc_init_array+0x40>)
   8095c:	4d0f      	ldr	r5, [pc, #60]	; (8099c <__libc_init_array+0x44>)
   8095e:	1b76      	subs	r6, r6, r5
   80960:	10b6      	asrs	r6, r6, #2
   80962:	d007      	beq.n	80974 <__libc_init_array+0x1c>
   80964:	3d04      	subs	r5, #4
   80966:	2400      	movs	r4, #0
   80968:	3401      	adds	r4, #1
   8096a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8096e:	4798      	blx	r3
   80970:	42a6      	cmp	r6, r4
   80972:	d1f9      	bne.n	80968 <__libc_init_array+0x10>
   80974:	4e0a      	ldr	r6, [pc, #40]	; (809a0 <__libc_init_array+0x48>)
   80976:	4d0b      	ldr	r5, [pc, #44]	; (809a4 <__libc_init_array+0x4c>)
   80978:	f000 f896 	bl	80aa8 <_init>
   8097c:	1b76      	subs	r6, r6, r5
   8097e:	10b6      	asrs	r6, r6, #2
   80980:	d008      	beq.n	80994 <__libc_init_array+0x3c>
   80982:	3d04      	subs	r5, #4
   80984:	2400      	movs	r4, #0
   80986:	3401      	adds	r4, #1
   80988:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8098c:	4798      	blx	r3
   8098e:	42a6      	cmp	r6, r4
   80990:	d1f9      	bne.n	80986 <__libc_init_array+0x2e>
   80992:	bd70      	pop	{r4, r5, r6, pc}
   80994:	bd70      	pop	{r4, r5, r6, pc}
   80996:	bf00      	nop
   80998:	00080ab4 	.word	0x00080ab4
   8099c:	00080ab4 	.word	0x00080ab4
   809a0:	00080abc 	.word	0x00080abc
   809a4:	00080ab4 	.word	0x00080ab4

000809a8 <register_fini>:
   809a8:	4b02      	ldr	r3, [pc, #8]	; (809b4 <register_fini+0xc>)
   809aa:	b113      	cbz	r3, 809b2 <register_fini+0xa>
   809ac:	4802      	ldr	r0, [pc, #8]	; (809b8 <register_fini+0x10>)
   809ae:	f000 b805 	b.w	809bc <atexit>
   809b2:	4770      	bx	lr
   809b4:	00000000 	.word	0x00000000
   809b8:	000809c9 	.word	0x000809c9

000809bc <atexit>:
   809bc:	4601      	mov	r1, r0
   809be:	2000      	movs	r0, #0
   809c0:	4602      	mov	r2, r0
   809c2:	4603      	mov	r3, r0
   809c4:	f000 b818 	b.w	809f8 <__register_exitproc>

000809c8 <__libc_fini_array>:
   809c8:	b538      	push	{r3, r4, r5, lr}
   809ca:	4d09      	ldr	r5, [pc, #36]	; (809f0 <__libc_fini_array+0x28>)
   809cc:	4c09      	ldr	r4, [pc, #36]	; (809f4 <__libc_fini_array+0x2c>)
   809ce:	1b64      	subs	r4, r4, r5
   809d0:	10a4      	asrs	r4, r4, #2
   809d2:	bf18      	it	ne
   809d4:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   809d8:	d005      	beq.n	809e6 <__libc_fini_array+0x1e>
   809da:	3c01      	subs	r4, #1
   809dc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   809e0:	4798      	blx	r3
   809e2:	2c00      	cmp	r4, #0
   809e4:	d1f9      	bne.n	809da <__libc_fini_array+0x12>
   809e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   809ea:	f000 b867 	b.w	80abc <_fini>
   809ee:	bf00      	nop
   809f0:	00080ac8 	.word	0x00080ac8
   809f4:	00080acc 	.word	0x00080acc

000809f8 <__register_exitproc>:
   809f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   809fa:	4c27      	ldr	r4, [pc, #156]	; (80a98 <__register_exitproc+0xa0>)
   809fc:	b085      	sub	sp, #20
   809fe:	6826      	ldr	r6, [r4, #0]
   80a00:	4607      	mov	r7, r0
   80a02:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   80a06:	2c00      	cmp	r4, #0
   80a08:	d040      	beq.n	80a8c <__register_exitproc+0x94>
   80a0a:	6865      	ldr	r5, [r4, #4]
   80a0c:	2d1f      	cmp	r5, #31
   80a0e:	dd1e      	ble.n	80a4e <__register_exitproc+0x56>
   80a10:	4822      	ldr	r0, [pc, #136]	; (80a9c <__register_exitproc+0xa4>)
   80a12:	b918      	cbnz	r0, 80a1c <__register_exitproc+0x24>
   80a14:	f04f 30ff 	mov.w	r0, #4294967295
   80a18:	b005      	add	sp, #20
   80a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80a1c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80a20:	9103      	str	r1, [sp, #12]
   80a22:	9202      	str	r2, [sp, #8]
   80a24:	9301      	str	r3, [sp, #4]
   80a26:	f3af 8000 	nop.w
   80a2a:	9903      	ldr	r1, [sp, #12]
   80a2c:	4604      	mov	r4, r0
   80a2e:	9a02      	ldr	r2, [sp, #8]
   80a30:	9b01      	ldr	r3, [sp, #4]
   80a32:	2800      	cmp	r0, #0
   80a34:	d0ee      	beq.n	80a14 <__register_exitproc+0x1c>
   80a36:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   80a3a:	2000      	movs	r0, #0
   80a3c:	6025      	str	r5, [r4, #0]
   80a3e:	6060      	str	r0, [r4, #4]
   80a40:	4605      	mov	r5, r0
   80a42:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   80a46:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   80a4a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   80a4e:	b93f      	cbnz	r7, 80a60 <__register_exitproc+0x68>
   80a50:	1c6b      	adds	r3, r5, #1
   80a52:	2000      	movs	r0, #0
   80a54:	3502      	adds	r5, #2
   80a56:	6063      	str	r3, [r4, #4]
   80a58:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   80a5c:	b005      	add	sp, #20
   80a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80a60:	2601      	movs	r6, #1
   80a62:	40ae      	lsls	r6, r5
   80a64:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   80a68:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   80a6c:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   80a70:	2f02      	cmp	r7, #2
   80a72:	ea42 0206 	orr.w	r2, r2, r6
   80a76:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   80a7a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   80a7e:	d1e7      	bne.n	80a50 <__register_exitproc+0x58>
   80a80:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   80a84:	431e      	orrs	r6, r3
   80a86:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   80a8a:	e7e1      	b.n	80a50 <__register_exitproc+0x58>
   80a8c:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   80a90:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   80a94:	e7b9      	b.n	80a0a <__register_exitproc+0x12>
   80a96:	bf00      	nop
   80a98:	00080aa4 	.word	0x00080aa4
   80a9c:	00000000 	.word	0x00000000
   80aa0:	00000043 	.word	0x00000043

00080aa4 <_global_impure_ptr>:
   80aa4:	20070130                                0.. 

00080aa8 <_init>:
   80aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80aaa:	bf00      	nop
   80aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80aae:	bc08      	pop	{r3}
   80ab0:	469e      	mov	lr, r3
   80ab2:	4770      	bx	lr

00080ab4 <__init_array_start>:
   80ab4:	000809a9 	.word	0x000809a9

00080ab8 <__frame_dummy_init_array_entry>:
   80ab8:	00080119                                ....

00080abc <_fini>:
   80abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80abe:	bf00      	nop
   80ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80ac2:	bc08      	pop	{r3}
   80ac4:	469e      	mov	lr, r3
   80ac6:	4770      	bx	lr

00080ac8 <__fini_array_start>:
   80ac8:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <impure_data>:
20070130:	00000000 2007041c 20070484 200704ec     ....... ... ... 
	...
20070164:	00080aa0 00000000 00000000 00000000     ................
	...
200701d8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701e8:	0005deec 0000000b 00000000 00000000     ................
	...
