open! Core
open Hardcaml
open Hardcaml_memory_controller
open Hardcaml_io_controller
open Hardcaml_risc_v_hart
open Signal

module Make
    (Hart_config : Hart_config_intf.S)
    (Memory_config : System_intf.Memory_config)
    (General_config : System_intf.Config)
    (Axi4 : Axi4.S) =
struct
  module Registers = Registers.Make (Hart_config)
  module Decoded_instruction = Decoded_instruction.Make (Hart_config) (Registers)

  let required_read_channels_per_hart = Hart.required_read_channels
  let required_write_channels_per_hart = Hart.required_write_channels

  let system_non_hart_read_memory_channels =
    (match General_config.include_io_controller with
     | No_io_controller -> 0
     | Uart_controller _ -> 1)
    +
    match General_config.include_video_out with
    | No_video_out -> 0
    | Video_out _ -> 1
  ;;

  let system_non_hart_write_memory_channels =
    match General_config.include_io_controller with
    | No_io_controller -> 0
    | Uart_controller _ -> 1
  ;;

  module Memory_controller =
    Memory_controller.Make
      (struct
        let capacity_in_bytes = Memory_config.capacity_in_bytes

        let num_read_channels =
          system_non_hart_read_memory_channels
          + (General_config.num_harts * Hart.required_read_channels)
        ;;

        let num_write_channels =
          system_non_hart_write_memory_channels
          + (General_config.num_harts * Hart.required_write_channels)
        ;;

        let address_width = Register_width.bits Hart_config.register_width
        let data_bus_width = Axi4.data_width
      end)
      (Axi4)

  module Memory_bus = Memory_controller.Memory_bus
  include Memory_bus

  let write_ch_start_offset which_hart =
    system_non_hart_write_memory_channels + (which_hart * required_read_channels_per_hart)
  ;;

  let read_ch_start_offset which_hart =
    system_non_hart_read_memory_channels + (which_hart * required_read_channels_per_hart)
  ;;

  let select arr ch sz =
    let start = List.drop arr ch in
    List.take start sz
  ;;

  let select_rd_chs_for_hart which_hart arr =
    select arr (read_ch_start_offset which_hart) required_read_channels_per_hart
  ;;

  let select_wr_chs_for_hart which_hart arr =
    select arr (write_ch_start_offset which_hart) required_write_channels_per_hart
  ;;

  module Transaction = Transaction.Make (Hart_config) (Memory_controller.Memory_bus)

  let register_width = Register_width.bits Hart_config.register_width

  module Hart =
    Hart.Make (Hart_config) (Memory_controller.Memory_bus) (Registers)
      (Decoded_instruction)
      (Transaction)

  module Memory_to_packet8 =
    Memory_to_packet8.Make
      (struct
        let header = Some 'D'
      end)
      (Memory_controller.Memory_bus)
      (Axi8)

  module Dma =
    System_dma_controller.Make (General_config) (Memory_controller.Memory_bus)
      (Memory_to_packet8)

  module Video_out_with_memory = Video_out.Make (Memory_controller.Memory_bus)

  let include_uart_wires =
    match General_config.include_io_controller with
    | Uart_controller _ -> true
    | _ -> false
  ;;

  let include_video_out =
    match General_config.include_video_out with
    | No_video_out -> false
    | Video_out _ -> true
  ;;

  module I = struct
    type 'a t =
      { clock : 'a
      ; clear : 'a
      ; uart_rx : 'a option [@exists include_uart_wires]
      ; memory : 'a Axi4.I.t [@rtlprefix "axi_i$"]
      }
    [@@deriving hardcaml ~rtlmangle:"$"]
  end

  module O = struct
    type 'a t =
      { registers : 'a Registers.t list [@length General_config.num_harts]
      ; uart_tx : 'a option [@exists include_uart_wires]
      ; uart_rx_valid : 'a option [@exists include_uart_wires]
      ; video_out : 'a Video_out_with_memory.O.t option [@exists include_video_out]
      ; memory : 'a Axi4.O.t [@rtlprefix "axi_o$"]
      }
    [@@deriving hardcaml ~rtlmangle:"$"]
  end

  let default_transaction (hart : _ Hart.O.t) =
    { With_valid.valid = vdd
    ; value =
        { Transaction.set_rd = vdd
        ; new_rd = zero register_width
        ; new_pc = hart.registers.pc +:. 4
        ; error = gnd
        }
    }
  ;;

  let assign_non_io_ecall ((hart : _ Hart.O.t), transaction) =
    (* Default the remainders *)
    Transaction.With_valid.Of_signal.(transaction <-- default_transaction hart)
  ;;

  let assign_empty_ecalls harts hart_ecall_transactions =
    List.zip_exn harts hart_ecall_transactions |> List.iter ~f:assign_non_io_ecall
  ;;

  let video_out_read_slot = 0
  let dma_read_slot = if include_video_out then 1 else 0
  let dma_write_slot = 0

  let assign_dma_io_ecall
        ~clock
        (harts : _ Hart.O.t list)
        hart_ecall_transactions
        ~tx_input
        ~tx_ready
        scope
    =
    (* For now we only allow Hart0 to do IO. This isn't
       necessary, but it makes it easier to stop them both
       issuing commands at the same time and entering a weird
       state. *)
    let reg_spec_no_clear = Reg_spec.create ~clock () in
    let hart0 = List.nth_exn harts 0 in
    (* Delay the ecall by a cycle so we can register all the relevant
       registers, reducing routing pressure. *)
    (* TODO: This is pretty jank - move ecall to write back and pass 'ecall registers' out of the pipeline *)
    let%hw delayed_r5 =
      reg reg_spec_no_clear (List.nth_exn hart0.registers.general 5 ==:. 0)
    in
    let%hw delayed_r6 = reg reg_spec_no_clear (List.nth_exn hart0.registers.general 6) in
    let%hw delayed_r7 =
      reg
        reg_spec_no_clear
        (List.nth_exn hart0.registers.general 7
         |> uresize ~width:Memory_to_packet8.Input.port_widths.length)
    in
    let%hw is_dma_write = hart0.is_ecall &: delayed_r5 in
    let%hw next_pc = reg reg_spec_no_clear (hart0.registers.pc +:. 4) in
    (* TODO: I think this can race. *)
    Memory_to_packet8.Input.With_valid.Of_signal.(
      tx_input
      <-- { valid = is_dma_write &: tx_ready
          ; value = { address = delayed_r6; length = delayed_r7 }
          });
    (* Assign the Hart0 transaction. *)
    Transaction.With_valid.Of_signal.(
      List.hd_exn hart_ecall_transactions
      <-- { With_valid.valid = vdd
          ; value =
              { Transaction.set_rd = vdd
              ; new_rd = uextend ~width:register_width (is_dma_write &: tx_ready)
              ; new_pc = next_pc
              ; error = gnd
              }
          });
    (* Default the remainders *)
    List.zip_exn harts hart_ecall_transactions
    |> List.tl_exn
    |> List.iter ~f:assign_non_io_ecall
  ;;

  let assign_ecalls ~clock ~tx_input_and_ready harts hart_ecall_transactions scope =
    (* If a DMA controller is in the design then wire up DMA related ecalls
       otherwise do not include any ecalls *)
    match tx_input_and_ready with
    | Some (tx_input, tx_ready) ->
      assign_dma_io_ecall ~clock ~tx_input ~tx_ready harts hart_ecall_transactions scope
    | None -> assign_empty_ecalls harts hart_ecall_transactions
  ;;

  module Video_data = struct
    type 'a t =
      { video_data : 'a Video_out_with_memory.O.t
      ; memory_request_ack : 'a Memory_controller.Memory_bus.Read_bus.Dest.t
      ; memory_request : 'a Memory_controller.Memory_bus.Read_bus.Source.t
      ; memory_response : 'a Memory_controller.Memory_bus.Read_response.With_valid.t
      }
    [@@deriving fields ~getters]
  end

  let maybe_video_out scope (i : _ I.t) =
    match General_config.include_video_out with
    | No_video_out -> None
    | Video_out
        ( (module Framebuffer_config : Video_out_intf.Config)
        , (module Video_signals_config : Video_signals.Config) ) ->
      let memory_request_ack =
        Memory_controller.Memory_bus.Read_bus.Dest.Of_signal.wires ()
      in
      let memory_response =
        Memory_controller.Memory_bus.Read_response.With_valid.Of_signal.wires ()
      in
      let video_out =
        Video_out_with_memory.hierarchical
          ~framebuffer_config:(module Framebuffer_config)
          ~video_signals_config:(module Video_signals_config)
          scope
          { Video_out_with_memory.I.clock = i.clock
          ; clear = i.clear
          ; memory_request = memory_request_ack
          ; memory_response
          }
      in
      Some
        { Video_data.video_data = video_out
        ; memory_request_ack
        ; memory_request = video_out.memory_request
        ; memory_response
        }
  ;;

  let initialize_harts
        ~io_clear
        ~hart_ecall_transactions
        ~read_bus_per_hart
        ~write_bus_per_hart
        ~(memory_controller : _ Memory_controller.O.t)
        scope
        { I.clock; clear; _ }
    =
    let reg_spec_no_clear = Reg_spec.create ~clock () in
    let harts =
      List.init
        ~f:(fun which_hart ->
          let hart =
            Hart.hierarchical
              ~instance:[%string "hart_%{which_hart#Int}"]
              scope
              { Hart.I.clock
              ; clear = pipeline ~n:2 reg_spec_no_clear (io_clear |: clear)
              ; read_bus =
                  select_rd_chs_for_hart which_hart memory_controller.read_to_controller
              ; write_bus =
                  select_wr_chs_for_hart which_hart memory_controller.write_to_controller
              ; read_response =
                  select_rd_chs_for_hart which_hart memory_controller.read_response
              ; write_response =
                  select_wr_chs_for_hart which_hart memory_controller.write_response
              ; ecall_transaction = List.nth_exn hart_ecall_transactions which_hart
              }
          in
          hart)
        General_config.num_harts
    in
    List.iter2_exn
      ~f:(List.iter2_exn ~f:Read_bus.Source.Of_signal.( <-- ))
      read_bus_per_hart
      (List.map ~f:Hart.O.read_bus harts);
    List.iter2_exn
      ~f:(List.iter2_exn ~f:Write_bus.Source.Of_signal.( <-- ))
      write_bus_per_hart
      (List.map ~f:Hart.O.write_bus harts);
    harts
  ;;

  let create ~build_mode:_ scope (i : _ I.t) =
    (* If the design has requested a video out then initialize it. *)
    let maybe_video_out = maybe_video_out scope i in
    (* If the design has requested a DMA controller then initialize it with a
       bunch of unconnected wires. These will be wired to the memory controller
       and harts below. *)
    let tx_input = Memory_to_packet8.Input.With_valid.Of_signal.wires () in
    let dma_read_request = Read_bus.Dest.Of_signal.wires () in
    let dma_write_request = Write_bus.Dest.Of_signal.wires () in
    let dma_read_response = Read_response.With_valid.Of_signal.wires () in
    let dma_write_response = Write_response.With_valid.Of_signal.wires () in
    let maybe_dma_controller =
      match General_config.include_io_controller with
      | No_io_controller -> None
      | Uart_controller config ->
        Some
          (Dma.hierarchical
             ~uart_config:config
             scope
             { Dma.I.clock = i.clock
             ; clear = i.clear
             ; uart_rx = Option.value_exn i.uart_rx
             ; tx_input
             ; read_request = dma_read_request
             ; write_request = dma_write_request
             ; read_response = dma_read_response
             ; write_response = dma_write_response
             })
    in
    let of_dma ~f = Option.map ~f maybe_dma_controller in
    let of_video_out ~f = Option.map ~f maybe_video_out in
    (* Initialize the memory controller and allocate some wires for channels.
       Any non-hart memory channels will occupy the start of the memory
       controller, followed by the memory channels of each hart. *)
    let read_bus_per_hart =
      List.init
        ~f:(fun _which_hart ->
          List.init
            ~f:(fun _i -> Read_bus.Source.Of_signal.wires ())
            required_read_channels_per_hart)
        General_config.num_harts
    in
    let write_bus_per_hart =
      List.init
        ~f:(fun _which_hart ->
          List.init
            ~f:(fun _i -> Write_bus.Source.Of_signal.wires ())
            required_write_channels_per_hart)
        General_config.num_harts
    in
    let controller =
      Memory_controller.hierarchical
        ~priority_mode:Priority_order
        scope
        { Memory_controller.I.clock = i.clock
        ; clear = i.clear
        ; read_to_controller =
            (of_video_out ~f:(fun vd -> [ vd.memory_request ]) |> Option.value ~default:[])
            @ (of_dma ~f:(fun dma -> [ dma.read_request ]) |> Option.value ~default:[])
            @ List.concat read_bus_per_hart
        ; write_to_controller =
            (of_dma ~f:(fun dma -> [ dma.write_request ]) |> Option.value ~default:[])
            @ List.concat write_bus_per_hart
        ; memory = i.memory
        }
    in
    let hart_ecall_transactions =
      List.init
        ~f:(fun _ -> Transaction.With_valid.Of_signal.wires ())
        General_config.num_harts
    in
    let harts =
      initialize_harts
        ~io_clear:(of_dma ~f:Dma.O.clear_message |> Option.value ~default:gnd)
          (* Clear harts when the DMA core pulses clear in addition to the
             global clear if a DMA controller is attached. *)
        ~hart_ecall_transactions
        ~write_bus_per_hart
        ~read_bus_per_hart
        ~memory_controller:controller
        scope
        i
    in
    assign_ecalls
      ~clock:i.clock
      ~tx_input_and_ready:
        (match maybe_dma_controller with
         | Some dma -> Some (tx_input, dma.dma_tx_ready)
         | None -> None)
      harts
      hart_ecall_transactions
      scope;
    Option.iter
      ~f:(fun video_out ->
        Read_bus.Dest.Of_signal.(
          video_out.memory_request_ack
          <-- List.nth_exn controller.read_to_controller video_out_read_slot);
        Read_response.With_valid.Of_signal.(
          video_out.memory_response
          <-- List.nth_exn controller.read_response video_out_read_slot))
      maybe_video_out;
    (match maybe_dma_controller with
     | Some _ ->
       Read_bus.Dest.Of_signal.(
         dma_read_request <-- List.nth_exn controller.read_to_controller dma_read_slot);
       Read_response.With_valid.Of_signal.(
         dma_read_response <-- List.nth_exn controller.read_response dma_read_slot);
       Write_bus.Dest.Of_signal.(
         dma_write_request <-- List.nth_exn controller.write_to_controller dma_write_slot);
       Write_response.With_valid.Of_signal.(
         dma_write_response <-- List.nth_exn controller.write_response dma_write_slot)
     | None -> ());
    { O.registers = List.map ~f:(fun o -> o.registers) harts
    ; uart_tx = of_dma ~f:Dma.O.uart_tx
    ; uart_rx_valid = of_dma ~f:Dma.O.uart_rx_valid
    ; video_out = of_video_out ~f:Video_data.video_data
    ; memory = controller.memory
    }
  ;;

  let hierarchical ~build_mode (scope : Scope.t) (input : Signal.t I.t) =
    let module H = Hierarchy.In_scope (I) (O) in
    H.hierarchical ~scope ~name:"system" (create ~build_mode) input
  ;;
end
