
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.062914                       # Number of seconds simulated
sim_ticks                                 62913740283                       # Number of ticks simulated
final_tick                                62913740283                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56802                       # Simulator instruction rate (inst/s)
host_op_rate                                   112834                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14294423                       # Simulator tick rate (ticks/s)
host_mem_usage                                2378804                       # Number of bytes of host memory used
host_seconds                                  4401.29                       # Real time elapsed on the host
sim_insts                                   250000000                       # Number of instructions simulated
sim_ops                                     496615425                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst             33664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          18050752                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18084416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        33664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           33664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     17514560                       # Number of bytes written to this memory
system.physmem.bytes_written::total          17514560                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                526                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             282043                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                282569                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          273665                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               273665                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               535082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            286912714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               287447796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          535082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             535082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         278390061                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              278390061                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         278390061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              535082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           286912714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              565837857                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    565837857                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               77728                       # Transaction distribution
system.membus.trans_dist::ReadResp              77728                       # Transaction distribution
system.membus.trans_dist::Writeback            273665                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            204841                       # Transaction distribution
system.membus.trans_dist::ReadExResp           204841                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       838807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       838807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 838807                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.physmem.port     35598976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total     35598976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            35598976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               35598976                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           991398401                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          931466892                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.l2.tags.replacements                    274423                       # number of replacements
system.l2.tags.tagsinuse                  7889.779602                       # Cycle average of tags in use
system.l2.tags.total_refs                      470874                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    282360                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.667637                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5232.479812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         13.176868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2644.122921                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.638730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.322769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.968872                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8174380                       # Number of tag accesses
system.l2.tags.data_accesses                  8174380                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst               324232                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                47533                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  371765                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           303741                       # number of Writeback hits
system.l2.Writeback_hits::total                303741                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2507                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                324232                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 50040                       # number of demand (read+write) hits
system.l2.demand_hits::total                   374272                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               324232                       # number of overall hits
system.l2.overall_hits::cpu.data                50040                       # number of overall hits
system.l2.overall_hits::total                  374272                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                526                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              77202                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 77728                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           204841                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              204841                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 526                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              282043                       # number of demand (read+write) misses
system.l2.demand_misses::total                 282569                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                526                       # number of overall misses
system.l2.overall_misses::cpu.data             282043                       # number of overall misses
system.l2.overall_misses::total                282569                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     23695264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3554935061                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3578630325                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   9292538973                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9292538973                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      23695264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   12847474034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12871169298                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     23695264                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  12847474034                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12871169298                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           324758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           124735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              449493                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       303741                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            303741                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         207348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            207348                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            324758                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            332083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               656841                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           324758                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           332083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              656841                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001620                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.618928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172924                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987909                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001620                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.849315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.430194                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001620                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.849315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.430194                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 45048.030418                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 46047.188687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46040.427195                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 45364.643665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45364.643665                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 45048.030418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 45551.472768                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45550.535614                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 45048.030418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 45551.472768                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45550.535614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               273665                       # number of writebacks
system.l2.writebacks::total                    273665                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           526                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         77202                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            77728                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       204841                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         204841                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         282043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            282569                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        282043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           282569                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19525472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2943322177                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2962847649                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   7669008501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7669008501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19525472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  10612330678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10631856150                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19525472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  10612330678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10631856150                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.618928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172924                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987909                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.849315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.430194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.849315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.430194                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 37120.669202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 38124.947242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 38118.151104                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        36660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        36660                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 37438.835492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37438.835492                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 37120.669202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 37626.640895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 37625.699033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 37120.669202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 37626.640895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 37625.699033                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   977169307                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             449495                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            449495                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           303741                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       649518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       967911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1617429                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20784512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40692736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           61477248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              61477248                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus             128                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          522166644                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         324452240                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         341223733                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.cpu.branchPred.lookups                70968792                       # Number of BP lookups
system.cpu.branchPred.condPredicted          70968792                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1607880                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             58696853                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25126205                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.806733                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2230428                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                216                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.workload.num_syscalls                  218                       # Number of system calls
system.cpu.numCycles                        188930152                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           53055575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      286877083                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    70968792                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           27356633                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      92067817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8221809                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               36521989                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           604                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  46377924                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                715516                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          188257893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.033575                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.528585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 98780614     52.47%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3472252      1.84%     54.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4994733      2.65%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4157824      2.21%     59.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6085177      3.23%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  9390078      4.99%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  6278385      3.33%     70.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4592850      2.44%     73.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 50505980     26.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            188257893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.375635                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.518429                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 60067405                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              32994136                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  86039224                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2545289                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6611839                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              565879164                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                6611839                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 63163762                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                21827560                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7876                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  85123434                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              11523422                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              559270917                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1003                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5019                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              10313955                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           642869384                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1394728643                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        808256242                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             565836147                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 77033199                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                232                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            232                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24723491                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             68369395                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38893258                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1904800                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           970330                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  544450418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               48313                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 530609638                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            906731                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        47793034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     56495364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          48094                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     188257893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.818525                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.356179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            50285570     26.71%     26.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21122664     11.22%     37.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18593070      9.88%     47.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21963298     11.67%     59.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            21113084     11.21%     70.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            19056560     10.12%     80.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            28032220     14.89%     95.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6248932      3.32%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1842495      0.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       188257893                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6653925     92.07%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 465270      6.44%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                107554      1.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1157251      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             423082921     79.74%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1318987      0.25%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    36      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             66719803     12.57%     92.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38330640      7.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              530609638                       # Type of FU issued
system.cpu.iq.rate                           2.808496                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     7226749                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013620                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1257610607                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         592293427                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    525495938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  35                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 32                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              536679117                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      19                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6010589                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5361052                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1197                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1710                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1556093                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6611839                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10871172                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 89748                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           544498731                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            600212                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              68369395                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38893258                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                229                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1647                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    31                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1710                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         743771                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1302646                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2046417                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             526655083                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              66103627                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3954548                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    104144903                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 64902800                       # Number of branches executed
system.cpu.iew.exec_stores                   38041276                       # Number of stores executed
system.cpu.iew.exec_rate                     2.787565                       # Inst execution rate
system.cpu.iew.wb_sent                      526112087                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     525495950                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 375268756                       # num instructions producing a value
system.cpu.iew.wb_consumers                 552561927                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.781430                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.679143                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        47883283                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             219                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1607944                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    181646054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.733973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.812697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     53064795     29.21%     29.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     31459428     17.32%     46.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     17331825      9.54%     56.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     26607431     14.65%     70.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10727625      5.91%     76.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      5622005      3.10%     79.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      5119789      2.82%     82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4774453      2.63%     85.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     26938703     14.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    181646054                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            250000000                       # Number of instructions committed
system.cpu.commit.committedOps              496615425                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      100345502                       # Number of memory references committed
system.cpu.commit.loads                      63008340                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   62000147                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 495097888                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2074482                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              26938703                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    699206059                       # The number of ROB reads
system.cpu.rob.rob_writes                  1095614891                       # The number of ROB writes
system.cpu.timesIdled                          121581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          672259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   250000000                       # Number of Instructions Simulated
system.cpu.committedOps                     496615425                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             250000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.755721                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.755721                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.323240                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.323240                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                754127828                       # number of integer regfile reads
system.cpu.int_regfile_writes               422580957                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        12                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 312763978                       # number of cc regfile reads
system.cpu.cc_regfile_writes                179361569                       # number of cc regfile writes
system.cpu.misc_regfile_reads               232863485                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            324361                       # number of replacements
system.cpu.icache.tags.tagsinuse           394.099655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45881182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            324758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            141.278066                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   394.099655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.769726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.769726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          93080608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         93080608                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     45881182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45881182                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      45881182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45881182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     45881182                       # number of overall hits
system.cpu.icache.overall_hits::total        45881182                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       496742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        496742                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       496742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         496742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       496742                       # number of overall misses
system.cpu.icache.overall_misses::total        496742                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3747698222                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3747698222                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3747698222                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3747698222                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3747698222                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3747698222                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     46377924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     46377924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     46377924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     46377924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     46377924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     46377924                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.010711                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010711                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.010711                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010711                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.010711                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010711                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst  7544.556776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7544.556776                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst  7544.556776                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7544.556776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst  7544.556776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7544.556776                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       171982                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       171982                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       171982                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       171982                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       171982                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       171982                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       324760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       324760                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       324760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       324760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       324760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       324760                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2399373874                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2399373874                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2399373874                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2399373874                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2399373874                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2399373874                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  7388.144704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7388.144704                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  7388.144704                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7388.144704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  7388.144704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7388.144704                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            331571                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.753411                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            96992502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            332083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            292.073072                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          74890338                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.753411                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         195242627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        195242627                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     59875233                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        59875233                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     37117266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37117266                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      96992499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         96992499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     96992499                       # number of overall hits
system.cpu.dcache.overall_hits::total        96992499                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       242877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        242877                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       219896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       219896                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       462773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         462773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       462773                       # number of overall misses
system.cpu.dcache.overall_misses::total        462773                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7425500269                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7425500269                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   9930415773                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9930415773                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  17355916042                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17355916042                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  17355916042                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17355916042                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     60118110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     60118110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     37337162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37337162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     97455272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     97455272                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     97455272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     97455272                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004040                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005889                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004749                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004749                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004749                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004749                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30573.089543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30573.089543                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45159.601689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45159.601689                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 37504.167361                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37504.167361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 37504.167361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37504.167361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4297                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                83                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.771084                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       303741                       # number of writebacks
system.cpu.dcache.writebacks::total            303741                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        99290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99290                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        31398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31398                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       130688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       130688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130688                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       143587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       143587                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       188498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       188498                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       332085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       332085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       332085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       332085                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4807799543                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4807799543                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8596371903                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8596371903                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13404171446                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13404171446                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13404171446                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13404171446                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003408                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33483.529449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33483.529449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45604.578844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45604.578844                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40363.676306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40363.676306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40363.676306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40363.676306                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
