<stg><name>secure_enclave_key_store_aes_gcm_cipher</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="8">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="9">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="9" to="10">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="10" to="11">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="11" to="12">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="12" to="13">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="13" to="14">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="14" to="15">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="15" to="16">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="16" to="17">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="17" to="18">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="18" to="19">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="19" to="20">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="20" to="21">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="21" to="22">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="22" to="23">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="23" to="24">
<condition id="64">
<or_exp><and_exp><literal name="encrypt_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="23" to="25">
<condition id="70">
<or_exp><and_exp><literal name="encrypt_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="24" to="2">
<condition id="66">
<or_exp><and_exp><literal name="exitcond_i_i7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="24" to="24">
<condition id="68">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="25" to="2">
<condition id="72">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="25" to="25">
<condition id="74">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %encrypt_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %encrypt)

]]></node>
<StgValue><ssdm name="encrypt_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:1  %hash_key_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %hash_key_V)

]]></node>
<StgValue><ssdm name="hash_key_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:2  %counter_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %counter_V)

]]></node>
<StgValue><ssdm name="counter_V_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:3  %key_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %key_V)

]]></node>
<StgValue><ssdm name="key_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %ghash_iteration.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128">
<![CDATA[
ghash_iteration.exit:0  %p_Val2_s = phi i128 [ %counter_V_read, %0 ], [ %agg_result_V_i, %5 ], [ %agg_result_V_i, %3 ]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128">
<![CDATA[
ghash_iteration.exit:1  %lhs_V_3 = phi i128 [ 0, %0 ], [ %agg_result_V_i_i3, %5 ], [ %agg_result_V_i_i, %3 ]

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13">
<![CDATA[
ghash_iteration.exit:2  %encrypt_iterations = phi i13 [ 0, %0 ], [ %encrypt_iterations_1, %5 ], [ %encrypt_iterations_1, %3 ]

]]></node>
<StgValue><ssdm name="encrypt_iterations"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
ghash_iteration.exit:3  %exitcond = icmp eq i13 %encrypt_iterations, -4096

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ghash_iteration.exit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ghash_iteration.exit:5  %encrypt_iterations_1 = add i13 %encrypt_iterations, 1

]]></node>
<StgValue><ssdm name="encrypt_iterations_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ghash_iteration.exit:6  br i1 %exitcond, label %6, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="128">
<![CDATA[
:0  %tmp_6 = trunc i128 %p_Val2_s to i1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="128">
<![CDATA[
:0  ret i128 %lhs_V_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="1">
<![CDATA[
:1  %tmp_i_cast = zext i1 %tmp_6 to i6

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %r_V_14 = xor i6 %tmp_i_cast, -31

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="128" op_0_bw="6">
<![CDATA[
:3  %agg_result_V_i = zext i6 %r_V_14 to i128

]]></node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="52" st_id="12" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="54" st_id="14" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="55" st_id="15" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="56" st_id="16" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="57" st_id="17" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="58" st_id="18" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="59" st_id="19" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="60" st_id="20" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="61" st_id="21" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="62" st_id="22" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

]]></node>
<StgValue><ssdm name="encrypted_counter_out_V"/></StgValue>
</operation>

<operation id="63" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp = zext i13 %encrypt_iterations to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %data_in_V_addr = getelementptr [256 x i128]* %data_in_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="data_in_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="128" op_0_bw="8">
<![CDATA[
:7  %rhs_V = load i128* %data_in_V_addr, align 8

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="66" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="128" op_0_bw="8">
<![CDATA[
:7  %rhs_V = load i128* %data_in_V_addr, align 8

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="67" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:8  %r_V_15 = xor i128 %rhs_V, %encrypted_counter_out_V

]]></node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="68" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %data_out_V_addr = getelementptr [256 x i128]* %data_out_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="data_out_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
:10  store i128 %r_V_15, i128* %data_out_V_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %encrypt_read, label %2, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="encrypt_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0  %r_V = xor i128 %rhs_V, %lhs_V_3

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="72" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="encrypt_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="encrypt_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0  %r_V_16 = xor i128 %r_V_15, %lhs_V_3

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="74" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="encrypt_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="75" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:0  %agg_result_V_i_i3 = phi i128 [ 0, %4 ], [ %agg_result_V_0_r_V_i_i1, %._crit_edge.i.i16 ]

]]></node>
<StgValue><ssdm name="agg_result_V_i_i3"/></StgValue>
</operation>

<operation id="76" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:1  %lhs_V_5 = phi i128 [ 0, %4 ], [ %lhs_V_r_V_i_i1, %._crit_edge.i.i16 ]

]]></node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="77" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:2  %rhs_V_4 = phi i128 [ %r_V, %4 ], [ %r_V_13, %._crit_edge.i.i16 ]

]]></node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="78" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %i_assign_1 = phi i8 [ 0, %4 ], [ %i_4, %._crit_edge.i.i16 ]

]]></node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="79" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="8">
<![CDATA[
:4  %i_assign_1_cast1 = zext i8 %i_assign_1 to i32

]]></node>
<StgValue><ssdm name="i_assign_1_cast1"/></StgValue>
</operation>

<operation id="80" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %exitcond_i_i7 = icmp eq i8 %i_assign_1, -128

]]></node>
<StgValue><ssdm name="exitcond_i_i7"/></StgValue>
</operation>

<operation id="81" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="82" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %i_4 = add i8 %i_assign_1, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="83" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_i_i7, label %ghash_iteration.exit, label %._crit_edge.i.i16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
._crit_edge.i.i16:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %hash_key_V_read, i32 %i_assign_1_cast1)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="85" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge.i.i16:1  %z_V_1 = xor i128 %lhs_V_5, %rhs_V_4

]]></node>
<StgValue><ssdm name="z_V_1"/></StgValue>
</operation>

<operation id="86" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge.i.i16:2  %agg_result_V_0_r_V_i_i1 = select i1 %tmp_8, i128 %z_V_1, i128 %agg_result_V_i_i3

]]></node>
<StgValue><ssdm name="agg_result_V_0_r_V_i_i1"/></StgValue>
</operation>

<operation id="87" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge.i.i16:3  %lhs_V_r_V_i_i1 = select i1 %tmp_8, i128 %z_V_1, i128 %lhs_V_5

]]></node>
<StgValue><ssdm name="lhs_V_r_V_i_i1"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="127" op_0_bw="127" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i16:4  %r_V_8 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %rhs_V_4, i32 1, i32 127)

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="128" op_0_bw="127">
<![CDATA[
._crit_edge.i.i16:5  %r_V_13 = zext i127 %r_V_8 to i128

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i16:6  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="91" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:0  %agg_result_V_i_i = phi i128 [ 0, %2 ], [ %agg_result_V_0_r_V_i_i, %._crit_edge.i.i ]

]]></node>
<StgValue><ssdm name="agg_result_V_i_i"/></StgValue>
</operation>

<operation id="92" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:1  %lhs_V_4 = phi i128 [ 0, %2 ], [ %lhs_V_r_V_i_i, %._crit_edge.i.i ]

]]></node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="93" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:2  %rhs_V_3 = phi i128 [ %r_V_16, %2 ], [ %r_V_11, %._crit_edge.i.i ]

]]></node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="94" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %i_assign = phi i8 [ 0, %2 ], [ %i, %._crit_edge.i.i ]

]]></node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="95" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="8">
<![CDATA[
:4  %i_assign_cast2 = zext i8 %i_assign to i32

]]></node>
<StgValue><ssdm name="i_assign_cast2"/></StgValue>
</operation>

<operation id="96" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %exitcond_i_i = icmp eq i8 %i_assign, -128

]]></node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="97" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="98" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %i = add i8 %i_assign, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="99" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_i_i, label %ghash_iteration.exit, label %._crit_edge.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %hash_key_V_read, i32 %i_assign_cast2)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="101" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge.i.i:1  %z_V = xor i128 %lhs_V_4, %rhs_V_3

]]></node>
<StgValue><ssdm name="z_V"/></StgValue>
</operation>

<operation id="102" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge.i.i:2  %agg_result_V_0_r_V_i_i = select i1 %tmp_7, i128 %z_V, i128 %agg_result_V_i_i

]]></node>
<StgValue><ssdm name="agg_result_V_0_r_V_i_i"/></StgValue>
</operation>

<operation id="103" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge.i.i:3  %lhs_V_r_V_i_i = select i1 %tmp_7, i128 %z_V, i128 %lhs_V_4

]]></node>
<StgValue><ssdm name="lhs_V_r_V_i_i"/></StgValue>
</operation>

<operation id="104" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="127" op_0_bw="127" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i:4  %r_V_6 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %rhs_V_3, i32 1, i32 127)

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="105" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="128" op_0_bw="127">
<![CDATA[
._crit_edge.i.i:5  %r_V_11 = zext i127 %r_V_6 to i128

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="106" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
