Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 23 23:03:48 2024
| Host         : ThinkBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nexys4DDR_control_sets_placed.rpt
| Design       : Nexys4DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           42 |
| No           | No                    | Yes                    |               5 |            5 |
| No           | Yes                   | No                     |             122 |           38 |
| Yes          | No                    | No                     |             168 |          108 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------+----------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |             Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  RIGHT_IBUF_BUFG            |                                       | cpu/Interrupter4/D2/Interrupt4         |                1 |              1 |         1.00 |
|  LEFT_IBUF_BUFG             |                                       | cpu/Interrupter2/D2/Interrupt2         |                1 |              1 |         1.00 |
|  UP_IBUF_BUFG               |                                       | cpu/Interrupter1/D2/Interrupt1         |                1 |              1 |         1.00 |
|  CENTER_IBUF_BUFG           |                                       | cpu/Interrupter3/D2/Interrupt3         |                1 |              1 |         1.00 |
|  DOWN_IBUF_BUFG             |                                       | cpu/Interrupter5/D2/q_reg_0            |                1 |              1 |         1.00 |
|  cpu/clk_wiz/inst/clk_out1  | cpu/vga_display/p_0_in                | cpu/vga_display/y_counter[9]_i_1_n_0   |                1 |              3 |         3.00 |
|  cpu/clk_wiz/inst/clk_out1  |                                       |                                        |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG              |                                       |                                        |                4 |              5 |         1.25 |
|  clk_divide_led/clk_N_reg_0 |                                       | led_counter/id[1]                      |                2 |              8 |         4.00 |
|  cpu/clk_wiz/inst/clk_out1  | cpu/vga_display/p_0_in                |                                        |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG              |                                       | clk_divide_led/counter[8]_i_1_n_0      |                3 |              9 |         3.00 |
|  clk_divide_led/clk_N_reg_0 |                                       |                                        |                3 |             11 |         3.67 |
|  cpu/clk_wiz/inst/clk_out1  |                                       | cpu/vga_display/p_0_in                 |                4 |             12 |         3.00 |
|  cpu/clk_wiz/inst/clk_out1  |                                       | cpu/vga_display/vga[11]_i_1_n_0        |                7 |             12 |         1.71 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_10    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_11    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_12    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_20    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_18    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_19    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_8     |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_6     |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_5     |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_4     |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_17    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_16    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_15    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_14    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_13    |                                        |                4 |             16 |         4.00 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_9     |                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG              |                                       | clk_divide_512hz/clear                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG              |                                       | clk_divide_128hz/counter[0]_i_1__1_n_0 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG              |                                       | clk_divide_32hz/counter[0]_i_1__2_n_0  |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG              |                                       | clk_divide_4hz/counter[0]_i_1__3_n_0   |                6 |             24 |         4.00 |
|  InterrEN                   |                                       |                                        |               14 |             31 |         2.21 |
|  CLKCPU_BUFG                | cpu/register_PC/E[0]                  |                                        |               20 |             32 |         1.60 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[4]_0[0]  |                                        |               21 |             32 |         1.52 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_22[0] |                                        |               15 |             32 |         2.13 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_21[0] |                                        |               28 |             32 |         1.14 |
|  CLKCPU_BUFG                | cpu/register_PC/reg_data_reg[6]_23[0] |                                        |               20 |             32 |         1.60 |
|  CLKCPU_BUFG                |                                       |                                        |               17 |             40 |         2.35 |
+-----------------------------+---------------------------------------+----------------------------------------+------------------+----------------+--------------+


