# RACER-Artifacts

Source code for artifacts used to evaluate the RACER architecture in the following paper:
>M. S. Q. Truong, E. Chen, D. Su, L. Shen, A. Glass, L. R. Carley, J. A. Bain, S. Ghose.
>"**RACER: Bit-Pipelined Processing Using Resistive Memory**".
>To appear in _Proceedings of the International Symposium on Microarchitecture_ (MICRO), October 2020.
