Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap axi_ahblite_bridge_v3_0_15 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_ahblite_bridge_v3_0_15 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 10:56:38 on Jun 21,2019
vcom -64 -93 -work axi_ahblite_bridge_v3_0_15 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_ahblite_bridge_v3_0_15/.cxl.vhdl.axi_ahblite_bridge_v3_0_15.axi_ahblite_bridge_v3_0_15.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Compiling entity ahb_skid_buf
-- Compiling architecture implementation of ahb_skid_buf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_slv_if
-- Compiling architecture RTL of axi_slv_if
-- Compiling entity ahb_mstr_if
-- Compiling architecture RTL of ahb_mstr_if
-- Compiling entity axi_ahblite_bridge
-- Compiling architecture RTL of axi_ahblite_bridge
-- Loading entity ahb_skid_buf
-- Loading entity axi_slv_if
-- Loading entity ahb_mstr_if
-- Loading entity time_out
End time: 10:56:38 on Jun 21,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
