<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smartlock: device/K32L2B31A.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smartlock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_820b2b9dd608784780e51ab49715a98b.html">device</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">K32L2B31A.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_k32_l2_b31_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          K32L2B31VFM0A</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          K32L2B31VFT0A</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          K32L2B31VLH0A</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          K32L2B31VMP0A</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Compilers:           Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          MCUXpresso Compiler</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Reference manual:    K32L2B3xRM, Rev.0, July 2019</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Version:             rev. 1.0, 2019-07-30</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Build:               b190925</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for K32L2B31A</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Copyright 1997-2016 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     Copyright 2016-2019 NXP</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     http:                 www.nxp.com</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     mail:                 support@nxp.com</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     - rev. 1.0 (2019-07-30)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef _K32L2B31A_H_</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="_k32_l2_b31_a_8h.html#a8786b4efe41c9bcdd5323eba4dc44af1">   47</a></span>&#160;<span class="preprocessor">#define _K32L2B31A_H_                            </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="_k32_l2_b31_a_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   51</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100U</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="_k32_l2_b31_a_8h.html#a548743cf2764e560797b15c2a8b82e59">   53</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0000U</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">   66</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 48                 </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">   68</a></span>&#160;<span class="preprocessor">typedef enum IRQn {</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">/* Auxiliary constants */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">   70</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>                = -128,             </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   73</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   74</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   75</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">   76</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">   77</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">   80</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">   81</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">   82</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">   83</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">   84</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a>              = 4,                </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">   85</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a>                    = 5,                </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0">   86</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0">PMC_IRQn</a>                     = 6,                </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">   87</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>                    = 7,                </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">   88</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 8,                </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">   89</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 9,                </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">   90</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 10,               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">   91</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 11,               </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e">   92</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e">LPUART0_IRQn</a>                 = 12,               </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af5ac0e39fc168694d2b7d39018c6cc0a">   93</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a>                 = 13,               </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f">   94</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f">UART2_FLEXIO_IRQn</a>            = 14,               </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">   95</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 15,               </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">   96</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 16,               </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">   97</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a>                    = 17,               </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">   98</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a>                    = 18,               </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">   99</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a>                    = 19,               </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  100</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 20,               </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  101</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 21,               </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">  102</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a>                     = 22,               </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">  103</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">Reserved39_IRQn</a>              = 23,               </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  104</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 24,               </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  105</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 25,               </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083add4da009a546c07b4dd20a10d01f47f1">  106</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083add4da009a546c07b4dd20a10d01f47f1">Reserved42_IRQn</a>              = 26,               </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aecd55d0e1e8cbb157482bcfee62ca6ce">  107</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aecd55d0e1e8cbb157482bcfee62ca6ce">Reserved43_IRQn</a>              = 27,               </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">  108</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 28,               </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">  109</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a>                     = 29,               </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  110</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 30,               </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4">  111</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4">PORTC_PORTD_IRQn</a>             = 31                </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;} IRQn_Type;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">   -- Cortex M0 Core Configuration</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga2b7180ed347a0e902c5765deb46e650e">  128</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV                  0x0000    </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  129</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gaddbae1a1b57539f398eb5546a17de8f6">  130</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT                 1         </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  131</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               2         </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  132</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#include &quot;core_cm0plus.h&quot;              </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;system_K32L2B31A.h&quot;</span>          <span class="comment">/* Device specific configuration file */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">   -- Mapping Information</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">  168</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">  170</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">kDmaRequestMux0Disable</a>          = 0|0x100U,    </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">  171</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">kDmaRequestMux0Reserved1</a>        = 1|0x100U,    </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f">  172</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f">kDmaRequestMux0LPUART0Rx</a>        = 2|0x100U,    </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec">  173</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec">kDmaRequestMux0LPUART0Tx</a>        = 3|0x100U,    </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9168459d074d7d5db188818f924bb86a">  174</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9168459d074d7d5db188818f924bb86a">kDmaRequestMux0LPUART1Rx</a>        = 4|0x100U,    </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a6feb99db2005544024ef3614c085522b">  175</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a6feb99db2005544024ef3614c085522b">kDmaRequestMux0LPUART1Tx</a>        = 5|0x100U,    </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e">  176</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e">kDmaRequestMux0UART2Rx</a>          = 6|0x100U,    </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905">  177</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905">kDmaRequestMux0UART2Tx</a>          = 7|0x100U,    </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354">  178</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354">kDmaRequestMux0Reserved8</a>        = 8|0x100U,    </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f">  179</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f">kDmaRequestMux0Reserved9</a>        = 9|0x100U,    </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac8fad0c17c25ced4bf6b1789130f9734">  180</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac8fad0c17c25ced4bf6b1789130f9734">kDmaRequestMux0FlexIOChannel0</a>   = 10|0x100U,   </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a295eb4c6412838f4fce0d7f2312c696f">  181</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a295eb4c6412838f4fce0d7f2312c696f">kDmaRequestMux0FlexIOChannel1</a>   = 11|0x100U,   </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5cd8776ec6f4970551d0384fd9d9fcee">  182</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5cd8776ec6f4970551d0384fd9d9fcee">kDmaRequestMux0FlexIOChannel2</a>   = 12|0x100U,   </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad0d728d70043ae45a2629823fb3dc8ef">  183</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad0d728d70043ae45a2629823fb3dc8ef">kDmaRequestMux0FlexIOChannel3</a>   = 13|0x100U,   </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">  184</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">kDmaRequestMux0SPI0Rx</a>           = 16|0x100U,   </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">  185</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">kDmaRequestMux0SPI0Tx</a>           = 17|0x100U,   </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b">  186</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b">kDmaRequestMux0SPI1Rx</a>           = 18|0x100U,   </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46">  187</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46">kDmaRequestMux0SPI1Tx</a>           = 19|0x100U,   </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aaa5097e49217e3d39e09e78fe0495ff7">  188</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aaa5097e49217e3d39e09e78fe0495ff7">kDmaRequestMux0Reserved20</a>       = 20|0x100U,   </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a6706e8ab80e6df0e9c6624ea08a755a8">  189</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a6706e8ab80e6df0e9c6624ea08a755a8">kDmaRequestMux0Reserved21</a>       = 21|0x100U,   </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">  190</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">kDmaRequestMux0I2C0</a>             = 22|0x100U,   </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">  191</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">kDmaRequestMux0I2C1</a>             = 23|0x100U,   </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684">  192</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684">kDmaRequestMux0TPM0Channel0</a>     = 24|0x100U,   </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572">  193</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572">kDmaRequestMux0TPM0Channel1</a>     = 25|0x100U,   </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93">  194</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93">kDmaRequestMux0TPM0Channel2</a>     = 26|0x100U,   </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e">  195</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e">kDmaRequestMux0TPM0Channel3</a>     = 27|0x100U,   </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e90c113959474ceb6f02a51a4d82cc7">  196</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e90c113959474ceb6f02a51a4d82cc7">kDmaRequestMux0TPM0Channel4</a>     = 28|0x100U,   </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad508451930d7d8f8013b3696ddadde2e">  197</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad508451930d7d8f8013b3696ddadde2e">kDmaRequestMux0TPM0Channel5</a>     = 29|0x100U,   </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8">  198</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8">kDmaRequestMux0Reserved30</a>       = 30|0x100U,   </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94">  199</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94">kDmaRequestMux0Reserved31</a>       = 31|0x100U,   </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196">  200</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196">kDmaRequestMux0TPM1Channel0</a>     = 32|0x100U,   </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf">  201</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf">kDmaRequestMux0TPM1Channel1</a>     = 33|0x100U,   </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58">  202</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58">kDmaRequestMux0TPM2Channel0</a>     = 34|0x100U,   </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092">  203</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092">kDmaRequestMux0TPM2Channel1</a>     = 35|0x100U,   </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b">  204</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b">kDmaRequestMux0Reserved36</a>       = 36|0x100U,   </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541">  205</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541">kDmaRequestMux0Reserved37</a>       = 37|0x100U,   </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e">  206</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e">kDmaRequestMux0Reserved38</a>       = 38|0x100U,   </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220">  207</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220">kDmaRequestMux0Reserved39</a>       = 39|0x100U,   </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">  208</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">kDmaRequestMux0ADC0</a>             = 40|0x100U,   </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef">  209</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef">kDmaRequestMux0Reserved41</a>       = 41|0x100U,   </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">  210</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">kDmaRequestMux0CMP0</a>             = 42|0x100U,   </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297">  211</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297">kDmaRequestMux0Reserved43</a>       = 43|0x100U,   </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a">  212</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a">kDmaRequestMux0Reserved44</a>       = 44|0x100U,   </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">  213</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">kDmaRequestMux0DAC0</a>             = 45|0x100U,   </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2">  214</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2">kDmaRequestMux0Reserved46</a>       = 46|0x100U,   </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5c6ad4e0c91192a69ab5951a6635d38b">  215</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5c6ad4e0c91192a69ab5951a6635d38b">kDmaRequestMux0Reserved47</a>       = 47|0x100U,   </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4">  216</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4">kDmaRequestMux0Reserved48</a>       = 48|0x100U,   </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">  217</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">kDmaRequestMux0PortA</a>            = 49|0x100U,   </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af49878ba855945dbdb0b403f64bb7360">  218</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af49878ba855945dbdb0b403f64bb7360">kDmaRequestMux0Reserved50</a>       = 50|0x100U,   </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">  219</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">kDmaRequestMux0PortC</a>            = 51|0x100U,   </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda">  220</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda">kDmaRequestMux0PortD</a>            = 52|0x100U,   </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964">  221</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964">kDmaRequestMux0Reserved53</a>       = 53|0x100U,   </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d">  222</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d">kDmaRequestMux0TPM0Overflow</a>     = 54|0x100U,   </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3">  223</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3">kDmaRequestMux0TPM1Overflow</a>     = 55|0x100U,   </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f">  224</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f">kDmaRequestMux0TPM2Overflow</a>     = 56|0x100U,   </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acb0f1f89e5860a941e30d14bb7126728">  225</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acb0f1f89e5860a941e30d14bb7126728">kDmaRequestMux0Reserved57</a>       = 57|0x100U,   </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda">  226</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda">kDmaRequestMux0Reserved58</a>       = 58|0x100U,   </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643">  227</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643">kDmaRequestMux0Reserved59</a>       = 59|0x100U,   </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">  228</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">kDmaRequestMux0AlwaysOn60</a>       = 60|0x100U,   </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">  229</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">kDmaRequestMux0AlwaysOn61</a>       = 61|0x100U,   </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">  230</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">kDmaRequestMux0AlwaysOn62</a>       = 62|0x100U,   </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">  231</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">kDmaRequestMux0AlwaysOn63</a>       = 63|0x100U,   </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} <a class="code" href="group__edma__request.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; <span class="comment">/* end of group Mapping_Information */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">  #if (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">    #pragma clang diagnostic push</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">    #pragma push</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">    #pragma anon_unions</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  284</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac2f336dedf67a3b6dc792098c25f1197">  285</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">  286</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">CFG1</a>;                              </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">  287</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a>;                              </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2d5ff162ed91ca88f1f5ce93926a28a8">  288</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab69f073a5103823855dfa98e8b75ec9c">  289</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab69f073a5103823855dfa98e8b75ec9c">CV1</a>;                               </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aa6d0c2c2ba809736fd08737b76334280">  290</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aa6d0c2c2ba809736fd08737b76334280">CV2</a>;                               </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">  291</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">SC2</a>;                               </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">  292</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">SC3</a>;                               </div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">  293</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">OFS</a>;                               </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac25efaaa034049fd39719cfe5b8ef3a0">  294</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ac25efaaa034049fd39719cfe5b8ef3a0">PG</a>;                                </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a986be295f88a5b585ac89b5ae6a75f57">  295</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a986be295f88a5b585ac89b5ae6a75f57">MG</a>;                                </div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1ac68ed297fff3a0b27ccd90a55b2f28">  296</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a1ac68ed297fff3a0b27ccd90a55b2f28">CLPD</a>;                              </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">  297</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">CLPS</a>;                              </div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af8205d2a8f6f433a429ad72e094d617e">  298</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af8205d2a8f6f433a429ad72e094d617e">CLP4</a>;                              </div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">  299</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">CLP3</a>;                              </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">  300</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">CLP2</a>;                              </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">  301</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">CLP1</a>;                              </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">  302</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">CLP0</a>;                              </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#addad8cc46860498791a191bb20eaabee">  304</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#addad8cc46860498791a191bb20eaabee">CLMD</a>;                              </div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a58148ff5ccf31e3492e95fefe99ada53">  305</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a58148ff5ccf31e3492e95fefe99ada53">CLMS</a>;                              </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae20cd4616d206938dcbdd0d89294a1c5">  306</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ae20cd4616d206938dcbdd0d89294a1c5">CLM4</a>;                              </div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1cc2d6954ca002237cf69c29c4c8fdaf">  307</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a1cc2d6954ca002237cf69c29c4c8fdaf">CLM3</a>;                              </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a4711a30f2fd22f8aeab7f895a48e23e5">  308</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a4711a30f2fd22f8aeab7f895a48e23e5">CLM2</a>;                              </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af1f1f4e8be5d496b5ee572702254ca97">  309</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af1f1f4e8be5d496b5ee572702254ca97">CLM1</a>;                              </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a387c7f0803d309215cb3a8e950a3306e">  310</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a387c7f0803d309215cb3a8e950a3306e">CLM0</a>;                              </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        (0x1FU)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       (0U)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  361</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_ADCH_SHIFT)) &amp; ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        (0x20U)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       (5U)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga565092499830413abb547372e66efab1">  368</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_DIFF_SHIFT)) &amp; ADC_SC1_DIFF_MASK)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        (0x40U)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       (6U)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63500f6af77c0494e67395a35716285b">  375</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_AIEN_SHIFT)) &amp; ADC_SC1_AIEN_MASK)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        (0x80U)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       (7U)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9393e3e7b4f420e8871e93d81302ddef">  382</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_COCO_SHIFT)) &amp; ADC_SC1_COCO_MASK)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* The count of ADC_SC1 */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            (2U)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     (0x3U)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    (0U)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  398</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADICLK_SHIFT)) &amp; ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       (0xCU)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      (2U)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  407</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_MODE_SHIFT)) &amp; ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     (0x10U)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    (4U)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a0b2b8e5d22c85bc752995eadc23c8">  414</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLSMP_SHIFT)) &amp; ADC_CFG1_ADLSMP_MASK)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       (0x60U)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      (5U)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  423</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADIV_SHIFT)) &amp; ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      (0x80U)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     (7U)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga614be72cb30e582c26d0b006b1aa9480">  430</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLPC_SHIFT)) &amp; ADC_CFG1_ADLPC_MASK)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     (0x3U)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    (0U)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  443</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADLSTS_SHIFT)) &amp; ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      (0x4U)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     (2U)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga450ab5053af7a32f369bc1436b35d7f5">  450</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADHSC_SHIFT)) &amp; ADC_CFG2_ADHSC_MASK)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    (0x8U)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   (3U)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50dca8b1fee08be88a54965c18aa3f34">  457</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADACKEN_SHIFT)) &amp; ADC_CFG2_ADACKEN_MASK)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     (0x10U)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    (4U)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6aeafd3ea1d2b27884cf4d6b15818398">  464</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_MUXSEL_SHIFT)) &amp; ADC_CFG2_MUXSEL_MASK)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             (0xFFFFU)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            (0U)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  473</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_R_D_SHIFT)) &amp; ADC_R_D_MASK)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* The count of ADC_R */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              (2U)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          (0xFFFFU)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         (0U)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">  485</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV1_CV_SHIFT)) &amp; ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          (0xFFFFU)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         (0U)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">  494</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV2_CV_SHIFT)) &amp; ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      (0x3U)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     (0U)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  509</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_REFSEL_SHIFT)) &amp; ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       (0x4U)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      (2U)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">  517</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_DMAEN_SHIFT)) &amp; ADC_SC2_DMAEN_MASK)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       (0x8U)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      (3U)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad7fb3f932510bfc9289e81b533ab0e3c">  524</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACREN_SHIFT)) &amp; ADC_SC2_ACREN_MASK)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       (0x10U)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      (4U)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9c0a129086504b0b4a517d9ac2c48690">  532</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFGT_SHIFT)) &amp; ADC_SC2_ACFGT_MASK)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        (0x20U)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       (5U)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7694354f2e8d79359a86e4facdc1996">  539</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFE_SHIFT)) &amp; ADC_SC2_ACFE_MASK)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       (0x40U)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      (6U)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf29a088073467afcfa39e0265ffd3a6a">  546</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADTRG_SHIFT)) &amp; ADC_SC2_ADTRG_MASK)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       (0x80U)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      (7U)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">  553</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADACT_SHIFT)) &amp; ADC_SC2_ADACT_MASK)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        (0x3U)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       (0U)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  566</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGS_SHIFT)) &amp; ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        (0x4U)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       (2U)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga85f16b549c4fb29fb7e24ab525fdca12">  573</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGE_SHIFT)) &amp; ADC_SC3_AVGE_MASK)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        (0x8U)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       (3U)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa0533bb7840bfc57b7f764013808b74d">  580</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_ADCO_SHIFT)) &amp; ADC_SC3_ADCO_MASK)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        (0x40U)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       (6U)</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga671f5531ad1accd17cbea2f319523a2d">  587</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CALF_SHIFT)) &amp; ADC_SC3_CALF_MASK)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         (0x80U)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        (7U)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1bfd643a932720e0eba32688dca9c795">  592</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CAL_SHIFT)) &amp; ADC_SC3_CAL_MASK)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        (0U)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  601</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_OFS_OFS_SHIFT)) &amp; ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           (0xFFFFU)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          (0U)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  610</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_PG_PG_SHIFT)) &amp; ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           (0xFFFFU)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          (0U)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">  619</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_MG_MG_SHIFT)) &amp; ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       (0x3FU)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      (0U)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">  628</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPD_CLPD_SHIFT)) &amp; ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       (0x3FU)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      (0U)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  637</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPS_CLPS_SHIFT)) &amp; ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       (0x3FFU)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      (0U)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">  646</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP4_CLP4_SHIFT)) &amp; ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       (0x1FFU)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      (0U)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  655</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP3_CLP3_SHIFT)) &amp; ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       (0xFFU)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      (0U)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  664</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP2_CLP2_SHIFT)) &amp; ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       (0x7FU)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      (0U)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  673</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP1_CLP1_SHIFT)) &amp; ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       (0x3FU)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      (0U)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  682</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP0_CLP0_SHIFT)) &amp; ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       (0x3FU)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      (0U)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  691</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMD_CLMD_SHIFT)) &amp; ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       (0x3FU)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      (0U)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  700</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMS_CLMS_SHIFT)) &amp; ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       (0x3FFU)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      (0U)</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">  709</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM4_CLM4_SHIFT)) &amp; ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       (0x1FFU)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      (0U)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  718</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM3_CLM3_SHIFT)) &amp; ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       (0xFFU)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      (0U)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  727</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM2_CLM2_SHIFT)) &amp; ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       (0x7FU)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      (0U)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">  736</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM1_CLM1_SHIFT)) &amp; ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       (0x3FU)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      (0U)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">  745</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM0_CLM0_SHIFT)) &amp; ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  756</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  758</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  760</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE }</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  762</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0 }</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">  764</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn }</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html">  781</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a02e7a916df429e8749930cda0f1bd9e3">  782</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a02e7a916df429e8749930cda0f1bd9e3">CR0</a>;                                </div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#abdb5e2aed90a3a46151c8bb740665579">  783</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#abdb5e2aed90a3a46151c8bb740665579">CR1</a>;                                </div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a366faa2333304f3085d824a6b21d6f43">  784</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a366faa2333304f3085d824a6b21d6f43">FPR</a>;                                </div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a3fa18be8bc25b11eff5d36fbad087a91">  785</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a3fa18be8bc25b11eff5d36fbad087a91">SCR</a>;                                </div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a67ee6ed882d48b23ff9b82a947a1e2ea">  786</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a67ee6ed882d48b23ff9b82a947a1e2ea">DACCR</a>;                              </div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#aaa661e87917570b0139052849a7a1dae">  787</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#aaa661e87917570b0139052849a7a1dae">MUXCR</a>;                              </div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     (0x3U)</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    (0U)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78eaf28aa2956818501310daaeffca74">  809</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR0_HYSTCTR_SHIFT)) &amp; CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  (0x70U)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 (4U)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f6d81f303672acd661263de6da7ea13">  822</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR0_FILTER_CNT_SHIFT)) &amp; CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          (0x1U)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         (0U)</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f0fd12e9a61eced3f9d44e58269539e">  833</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_EN_SHIFT)) &amp; CMP_CR1_EN_MASK)</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         (0x2U)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        (1U)</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac2c253d65771b16bf9124105672e5fbd">  842</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_OPE_SHIFT)) &amp; CMP_CR1_OPE_MASK)</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         (0x4U)</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        (2U)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7b21f24c4a39952ce03371054c09fd6e">  849</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_COS_SHIFT)) &amp; CMP_CR1_COS_MASK)</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         (0x8U)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        (3U)</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga773bf2a2c66a8a3658045c17a09c6b25">  856</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_INV_SHIFT)) &amp; CMP_CR1_INV_MASK)</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       (0x10U)</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      (4U)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab32908b6aa407efc6cf10f244832a078">  863</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_PMODE_SHIFT)) &amp; CMP_CR1_PMODE_MASK)</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_MASK                       (0x20U)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_SHIFT                      (5U)</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga61fda6b28c0a7402599a7cce546c3b56">  870</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_TRIGM_SHIFT)) &amp; CMP_CR1_TRIGM_MASK)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          (0x40U)</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         (6U)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2e5439a86a5b43d4216a4dbd4fa5536a">  877</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_WE_SHIFT)) &amp; CMP_CR1_WE_MASK)</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          (0x80U)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         (7U)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab96d1c95a5c8ef96cf9369822ac387f6">  884</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_SE_SHIFT)) &amp; CMP_CR1_SE_MASK)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    (0xFFU)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   (0U)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627">  893</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_FPR_FILT_PER_SHIFT)) &amp; CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        (0x1U)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       (0U)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaff457b5ca15d0bc33dad1e49ac9793cf">  902</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_COUT_SHIFT)) &amp; CMP_SCR_COUT_MASK)</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         (0x2U)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        (1U)</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3cf21e20fb83bffcac05736f6f7c797d">  909</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_CFF_SHIFT)) &amp; CMP_SCR_CFF_MASK)</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         (0x4U)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        (2U)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae9adf37fae856f25e1caf7b4a48a7912">  916</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_CFR_SHIFT)) &amp; CMP_SCR_CFR_MASK)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         (0x8U)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        (3U)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4cedf2626e72a16419c72b4bc802063e">  923</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_IEF_SHIFT)) &amp; CMP_SCR_IEF_MASK)</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         (0x10U)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        (4U)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga663074e77d49fc2f2a715957bbcb76c1">  930</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_IER_SHIFT)) &amp; CMP_SCR_IER_MASK)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       (0x40U)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      (6U)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga37fb4febf635332c87cd88361b4f8875">  937</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_DMAEN_SHIFT)) &amp; CMP_SCR_DMAEN_MASK)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     (0x3FU)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    (0U)</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaac950bb0c2d158445dd28d3493708637">  946</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_VOSEL_SHIFT)) &amp; CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     (0x40U)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    (6U)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga27c3cbdda69ab132f0a4ac2408221e37">  953</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_VRSEL_SHIFT)) &amp; CMP_DACCR_VRSEL_MASK)</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     (0x80U)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    (7U)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d4b6f6bdeaeed839b8f565113dd2717">  960</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_DACEN_SHIFT)) &amp; CMP_DACCR_DACEN_MASK)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      (0x7U)</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     (0U)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga31028e9db6d77502d4561380ce1b12fe">  977</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_MSEL_SHIFT)) &amp; CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      (0x38U)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     (3U)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23ea598b890c708e1748b52475f92f50">  990</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_PSEL_SHIFT)) &amp; CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      (0x80U)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     (7U)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga062f6f254d40b3086bef0c64058f3db4">  997</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_PSTM_SHIFT)) &amp; CMP_MUXCR_PSTM_MASK)</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 1008</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 1010</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7"> 1012</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f"> 1014</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 1016</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn }</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html"> 1033</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a2727b3fe1ebf5d8aa026f51a4857e293"> 1035</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#a2727b3fe1ebf5d8aa026f51a4857e293">DATL</a>;                               </div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#ab715ae4b8d7a52b050b97bb1048fc2a2"> 1036</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#ab715ae4b8d7a52b050b97bb1048fc2a2">DATH</a>;                               </div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  } DAT[2];</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a5634132d0d636b9eac05627fe9e2b2f9"> 1039</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#a5634132d0d636b9eac05627fe9e2b2f9">SR</a>;                                 </div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a0efd9120430014bffb829dea9ae59849"> 1040</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#a0efd9120430014bffb829dea9ae59849">C0</a>;                                 </div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#ad54aa92be9fc988e74d55d2d3daae8ad"> 1041</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a4f920936a8fc32483b3ebd9b0674b450"> 1042</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#a4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;} <a class="code" href="struct_d_a_c___type.html">DAC_Type</a>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      (0xFFU)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     (0U)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga87995bd867b0ea7e137b5a5a8cbfdf1e"> 1060</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_DATL_DATA0_SHIFT)) &amp; DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/* The count of DAC_DATL */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define DAC_DATL_COUNT                           (2U)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      (0xFU)</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     (0U)</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga22ebc926dfe59f28a37b532767780fbc"> 1072</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_DATH_DATA1_SHIFT)) &amp; DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">/* The count of DAC_DATH */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define DAC_DATH_COUNT                           (2U)</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    (0x1U)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   (0U)</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga58daf0fee335108d3e29833050e418d8"> 1086</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFRPBF_SHIFT)) &amp; DAC_SR_DACBFRPBF_MASK)</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    (0x2U)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   (1U)</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga9677e128f12db2c318c7eb821f5af0b1"> 1093</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFRPTF_SHIFT)) &amp; DAC_SR_DACBFRPTF_MASK)</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     (0x1U)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    (0U)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga897a82572de7b549bb53f9544086ea6b"> 1104</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBBIEN_SHIFT)) &amp; DAC_C0_DACBBIEN_MASK)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     (0x2U)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    (1U)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabc7d24355da2dbae3e80fe7bb3119e72"> 1111</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBTIEN_SHIFT)) &amp; DAC_C0_DACBTIEN_MASK)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         (0x8U)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        (3U)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad377727f80a52490cc645e637df965e4"> 1118</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_LPEN_SHIFT)) &amp; DAC_C0_LPEN_MASK)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     (0x10U)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    (4U)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga775041bb7cbeca598c59975d064b39aa"> 1125</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACSWTRG_SHIFT)) &amp; DAC_C0_DACSWTRG_MASK)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    (0x20U)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   (5U)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gab22f811620842eff6b7b673d5e8d52ea"> 1132</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACTRGSEL_SHIFT)) &amp; DAC_C0_DACTRGSEL_MASK)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       (0x40U)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      (6U)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gafaa49ce63e2c85c050202ac3ed42a7ea"> 1139</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACRFS_SHIFT)) &amp; DAC_C0_DACRFS_MASK)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        (0x80U)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       (7U)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga3d62c1a640199695d89ba3ce1c5336d4"> 1146</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACEN_SHIFT)) &amp; DAC_C0_DACEN_MASK)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      (0x1U)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     (0U)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga49da018be97202b42f8ffc39d5aaa848"> 1158</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFEN_SHIFT)) &amp; DAC_C1_DACBFEN_MASK)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      (0x6U)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     (1U)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabfcb0420c4e52f927d23e6c28554d648"> 1167</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFMD_SHIFT)) &amp; DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        (0x80U)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       (7U)</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaa0c71561092dc89347f54d470e2924f0"> 1175</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DMAEN_SHIFT)) &amp; DAC_C1_DMAEN_MASK)</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      (0x1U)</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     (0U)</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga8047d00b752e60690bae95e47bd8d75e"> 1184</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C2_DACBFUP_SHIFT)) &amp; DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      (0x10U)</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     (4U)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga63520cda0dd201e556b139f064b82ee3"> 1189</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C2_DACBFRP_SHIFT)) &amp; DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc"> 1200</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x4003F000u)</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gadfe0025fe66918c644e110c3b055c955"> 1202</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#ga2e056d497cd21aa7a51e188e005e9b37"> 1204</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE }</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gab47690040e4d63adc4f324358c27157a"> 1206</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0 }</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gac003cc87c636841f96fbf9084f536c43"> 1208</a></span>&#160;<span class="preprocessor">#define DAC_IRQS                                 { DAC0_IRQn }</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html"> 1225</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;       uint8_t RESERVED_0[256];</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a03a428b9768794844191fe61a3e27f87"> 1228</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a03a428b9768794844191fe61a3e27f87">SAR</a>;                               </div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a5c5e4c91ad6bcfad9dae85c6c206234d"> 1229</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a5c5e4c91ad6bcfad9dae85c6c206234d">DAR</a>;                               </div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;      <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;             uint8_t RESERVED_0[3];</div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af59ac6c373e8107836aab76df475a6cd"> 1233</a></span>&#160;             uint8_t <a class="code" href="struct_d_m_a___type.html#af59ac6c373e8107836aab76df475a6cd">DSR</a>;                                </div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      } DMA_DSR_ACCESS8BIT;</div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a0e53b71919e79a3b3d41b79397733f49"> 1235</a></span>&#160;      <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a0e53b71919e79a3b3d41b79397733f49">DSR_BCR</a>;                           </div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    };</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af6225cb8f4938f98204d11afaffd41c9"> 1237</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;                               </div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  } DMA[4];</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_SHIFT                        (0U)</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68e0d9de2ef332cbd1a302d177a29848"> 1256</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SAR_SAR_SHIFT)) &amp; DMA_SAR_SAR_MASK)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">/* The count of DMA_SAR */</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define DMA_SAR_COUNT                            (4U)</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_SHIFT                        (0U)</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61f5171a3627441884096a69a3f33ca5"> 1268</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DAR_DAR_SHIFT)) &amp; DMA_DAR_DAR_MASK)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/* The count of DMA_DAR */</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define DMA_DAR_COUNT                            (4U)</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/* The count of DMA_DSR */</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define DMA_DSR_COUNT                            (4U)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_MASK                     (0xFFFFFFU)</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_SHIFT                    (0U)</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1f47d8804ae4a1f26265869b29a3a36"> 1283</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BCR_SHIFT)) &amp; DMA_DSR_BCR_BCR_MASK)</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_MASK                    (0x1000000U)</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_SHIFT                   (24U)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1208a3f9255c41fa7cbabdd2c4469"> 1291</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_DONE_SHIFT)) &amp; DMA_DSR_BCR_DONE_MASK)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_MASK                     (0x2000000U)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_SHIFT                    (25U)</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4547c9bbe3b978b4b7e7154b68b416b"> 1298</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BSY_SHIFT)) &amp; DMA_DSR_BCR_BSY_MASK)</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_MASK                     (0x4000000U)</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_SHIFT                    (26U)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga00d940be4f5f290d9dedfe7d68ba9c4c"> 1305</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_REQ_SHIFT)) &amp; DMA_DSR_BCR_REQ_MASK)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_MASK                     (0x10000000U)</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_SHIFT                    (28U)</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ea6e06351bf5e63cd8aa00cc94ad5fe"> 1312</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BED_SHIFT)) &amp; DMA_DSR_BCR_BED_MASK)</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_MASK                     (0x20000000U)</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_SHIFT                    (29U)</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6257b11e599a213bf9ed81660cd56b17"> 1319</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BES_SHIFT)) &amp; DMA_DSR_BCR_BES_MASK)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_MASK                      (0x40000000U)</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_SHIFT                     (30U)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf926778a7d3d3a8e31f96037f9ab0d0e"> 1326</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_CE_SHIFT)) &amp; DMA_DSR_BCR_CE_MASK)</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/* The count of DMA_DSR_BCR */</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_COUNT                        (4U)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_MASK                        (0x3U)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_SHIFT                       (0U)</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80d528487ff453ad561f9c879a2bc853"> 1342</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LCH2_SHIFT)) &amp; DMA_DCR_LCH2_MASK)</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_MASK                        (0xCU)</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_SHIFT                       (2U)</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae057fb5ad2e80bffc35fe684e8892661"> 1351</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LCH1_SHIFT)) &amp; DMA_DCR_LCH1_MASK)</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_MASK                      (0x30U)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_SHIFT                     (4U)</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9c5a682d0096224948bdc2e887a4bc3"> 1360</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LINKCC_SHIFT)) &amp; DMA_DCR_LINKCC_MASK)</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_MASK                       (0x80U)</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_SHIFT                      (7U)</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga476c8df5ed90b6fcb6a965e58d15c979"> 1367</a></span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_D_REQ_SHIFT)) &amp; DMA_DCR_D_REQ_MASK)</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_MASK                        (0xF00U)</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_SHIFT                       (8U)</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb9c13671b43c6561c6ee77e0158665d"> 1388</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DMOD_SHIFT)) &amp; DMA_DCR_DMOD_MASK)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_MASK                        (0xF000U)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_SHIFT                       (12U)</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae478a83c676d7a843fa9e25f029def9c"> 1409</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SMOD_SHIFT)) &amp; DMA_DCR_SMOD_MASK)</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define DMA_DCR_START_MASK                       (0x10000U)</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define DMA_DCR_START_SHIFT                      (16U)</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac66b6bed7583d0953f62bcf9739f5b48"> 1417</a></span>&#160;<span class="preprocessor">#define DMA_DCR_START(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_START_SHIFT)) &amp; DMA_DCR_START_MASK)</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_MASK                       (0x60000U)</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_SHIFT                      (17U)</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf044df6bf3889f7166fafff5ceab4f67"> 1426</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DSIZE_SHIFT)) &amp; DMA_DCR_DSIZE_MASK)</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_MASK                        (0x80000U)</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_SHIFT                       (19U)</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65b9cb449f4a082b9151c4d2c3bbea8a"> 1433</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DINC(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DINC_SHIFT)) &amp; DMA_DCR_DINC_MASK)</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_MASK                       (0x300000U)</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_SHIFT                      (20U)</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac99e697c8ad0a82435cbf3ccce099886"> 1442</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SSIZE_SHIFT)) &amp; DMA_DCR_SSIZE_MASK)</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_MASK                        (0x400000U)</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_SHIFT                       (22U)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c4cca7ebdd28fafc626c23e579227c5"> 1449</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SINC(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SINC_SHIFT)) &amp; DMA_DCR_SINC_MASK)</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_MASK                      (0x800000U)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_SHIFT                     (23U)</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ca26d27641e4233d06613d520653944"> 1456</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_EADREQ_SHIFT)) &amp; DMA_DCR_EADREQ_MASK)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_MASK                          (0x10000000U)</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_SHIFT                         (28U)</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad10824b0ee56446dfb75588739985ee7"> 1465</a></span>&#160;<span class="preprocessor">#define DMA_DCR_AA(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_AA_SHIFT)) &amp; DMA_DCR_AA_MASK)</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_MASK                          (0x20000000U)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_SHIFT                         (29U)</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae0abb59f2ee7db3100b218c5e8425918"> 1472</a></span>&#160;<span class="preprocessor">#define DMA_DCR_CS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_CS_SHIFT)) &amp; DMA_DCR_CS_MASK)</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_MASK                         (0x40000000U)</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_SHIFT                        (30U)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5679f508c1d116a1caeac40591e72a19"> 1479</a></span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_ERQ_SHIFT)) &amp; DMA_DCR_ERQ_MASK)</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_MASK                        (0x80000000U)</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_SHIFT                       (31U)</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715e71ce79ff150e5b9be7fc61a7bb8f"> 1486</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EINT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_EINT_SHIFT)) &amp; DMA_DCR_EINT_MASK)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/* The count of DMA_DCR */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define DMA_DCR_COUNT                            (4U)</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 1500</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb"> 1502</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 1504</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 1506</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 1508</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } }</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 1525</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html#a98b3bd1909ec5d4b7ea675dcfa2d4662"> 1526</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[4];                           </div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 (0x3FU)</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                (0U)</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 1584</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_SOURCE_SHIFT)) &amp; DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   (0x40U)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  (6U)</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga7f31af225c1b0eca76b430ba76b5e516"> 1592</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_TRIG_SHIFT)) &amp; DMAMUX_CHCFG_TRIG_MASK)</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   (0x80U)</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  (7U)</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaa2db13a0c108bf15d36830b42495686c"> 1600</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_ENBL_SHIFT)) &amp; DMAMUX_CHCFG_ENBL_MASK)</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">/* The count of DMAMUX_CHCFG */</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       (4U)</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga53dad94854927e3f0d04159ddae91b12"> 1614</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE                             (0x40021000u)</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab65f26d32cad2fbb14838d5c831203ec"> 1616</a></span>&#160;<span class="preprocessor">#define DMAMUX0                                  ((DMAMUX_Type *)DMAMUX0_BASE)</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 1618</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX0_BASE }</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 1620</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX0 }</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">   -- FGPIO Peripheral Access Layer</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html"> 1637</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637"> 1638</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637">PDOR</a>;                              </div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d"> 1639</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a>;                              </div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572"> 1640</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572">PCOR</a>;                              </div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063"> 1641</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063">PTOR</a>;                              </div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc"> 1642</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc">PDIR</a>;                              </div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3"> 1643</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3">PDDR</a>;                              </div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;} <a class="code" href="struct_f_g_p_i_o___type.html">FGPIO_Type</a>;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">   -- FGPIO Register Masks</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_SHIFT                     (0U)</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gafab743986cbbf8fdbf9ed322104e413d"> 1663</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDOR_PDO_SHIFT)) &amp; FGPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_SHIFT                    (0U)</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gab91ddcf26e7cb532e95e1aadef87b8a9"> 1674</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PSOR_PTSO_SHIFT)) &amp; FGPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_SHIFT                    (0U)</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga3e6a01871116d6b24b154bd78ff62963"> 1685</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PCOR_PTCO_SHIFT)) &amp; FGPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_SHIFT                    (0U)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gad88e5aa39295cd2c0d225f417f6c741a"> 1696</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PTOR_PTTO_SHIFT)) &amp; FGPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_SHIFT                     (0U)</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaa197ae1640b4c22ba461518f607c5608"> 1707</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDIR_PDI_SHIFT)) &amp; FGPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_SHIFT                     (0U)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae925ac53df59629914dc58fcf60d4480"> 1718</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDDR_PDD_SHIFT)) &amp; FGPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160; <span class="comment">/* end of group FGPIO_Register_Masks */</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">/* FGPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga5be504106abad77cbd9d7d05bce089bb"> 1729</a></span>&#160;<span class="preprocessor">#define FGPIOA_BASE                              (0xF8000000u)</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#gae9c9828758a8c2a392181efa5f88ff23"> 1731</a></span>&#160;<span class="preprocessor">#define FGPIOA                                   ((FGPIO_Type *)FGPIOA_BASE)</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#gae82f132d064f5a999cb0191619628cd4"> 1733</a></span>&#160;<span class="preprocessor">#define FGPIOB_BASE                              (0xF8000040u)</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#gab6c2eaacd50ab03a400e2cf6fcff5e62"> 1735</a></span>&#160;<span class="preprocessor">#define FGPIOB                                   ((FGPIO_Type *)FGPIOB_BASE)</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga5a8489a84c23b5ff6aae4e0d3048c861"> 1737</a></span>&#160;<span class="preprocessor">#define FGPIOC_BASE                              (0xF8000080u)</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga587b64f3ba8e092c9b25a04c4129c6ae"> 1739</a></span>&#160;<span class="preprocessor">#define FGPIOC                                   ((FGPIO_Type *)FGPIOC_BASE)</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga5b3caca7e9c439b235d8390e79731b88"> 1741</a></span>&#160;<span class="preprocessor">#define FGPIOD_BASE                              (0xF80000C0u)</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga1a5d3d931f255610ab606286b6f50690"> 1743</a></span>&#160;<span class="preprocessor">#define FGPIOD                                   ((FGPIO_Type *)FGPIOD_BASE)</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga2de7ad1c5fbb15d6ffaecdc3b4653774"> 1745</a></span>&#160;<span class="preprocessor">#define FGPIOE_BASE                              (0xF8000100u)</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga3692c54389ee20cfac5582c942daffc9"> 1747</a></span>&#160;<span class="preprocessor">#define FGPIOE                                   ((FGPIO_Type *)FGPIOE_BASE)</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga4bd60cd4bdf238ff321195acb421b187"> 1749</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_ADDRS                         { FGPIOA_BASE, FGPIOB_BASE, FGPIOC_BASE, FGPIOD_BASE, FGPIOE_BASE }</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga58956e4d0a0ffec3e1dd70e77a5160b4"> 1751</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_PTRS                          { FGPIOA, FGPIOB, FGPIOC, FGPIOD, FGPIOE }</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160; <span class="comment">/* end of group FGPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">   -- FLEXIO Peripheral Access Layer</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html"> 1768</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ab20ff3f0387cbcc2652477ed5d2702df"> 1769</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a96563b10e1e91f05203f88047408044a"> 1770</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a15fc8d35f045f329b80c544bef35ff64"> 1771</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a3d40c2ada5f832e7800b30feeaf8a8db"> 1773</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a3d40c2ada5f832e7800b30feeaf8a8db">SHIFTSTAT</a>;                         </div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ad347c3a79fc856a6b4a44a448f9e3a0c"> 1774</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ad347c3a79fc856a6b4a44a448f9e3a0c">SHIFTERR</a>;                          </div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ae6ff4ad124af251e253d7c736c688675"> 1775</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ae6ff4ad124af251e253d7c736c688675">TIMSTAT</a>;                           </div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aa235af9b0cbab8f28b3af6ba1d05fa08"> 1777</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#aa235af9b0cbab8f28b3af6ba1d05fa08">SHIFTSIEN</a>;                         </div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a9571cdf93f6e2a618f6f0163003fe585"> 1778</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a9571cdf93f6e2a618f6f0163003fe585">SHIFTEIEN</a>;                         </div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a80a839f3568db27ac207dc4e8b9bd7a7"> 1779</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a80a839f3568db27ac207dc4e8b9bd7a7">TIMIEN</a>;                            </div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a9f165d8b54aa90099eb9eeb4bb86ba1d"> 1781</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a9f165d8b54aa90099eb9eeb4bb86ba1d">SHIFTSDEN</a>;                         </div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;       uint8_t RESERVED_3[76];</div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#addbf4317298b1266f51b4336eec1796c"> 1783</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCTL[4];                       </div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;       uint8_t RESERVED_4[112];</div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aeced2688270619191cd5aebf195e01b0"> 1785</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCFG[4];                       </div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;       uint8_t RESERVED_5[240];</div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aa6245ede1b2d4972e424882a6bac9aca"> 1787</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUF[4];                       </div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;       uint8_t RESERVED_6[112];</div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aae8f83438455dd7ab0fe455435e3cbd0"> 1789</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBIS[4];                    </div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;       uint8_t RESERVED_7[112];</div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a58d945a6041081c95711f00929d08269"> 1791</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBYS[4];                    </div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;       uint8_t RESERVED_8[112];</div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a20a7ae70a83e2537599822f4e39b7ad2"> 1793</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBBS[4];                    </div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;       uint8_t RESERVED_9[112];</div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a90e6c37e210075900169260e6175b601"> 1795</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCTL[4];                         </div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;       uint8_t RESERVED_10[112];</div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ac8695d9b76d42aa68666790a03bbaed0"> 1797</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCFG[4];                         </div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;       uint8_t RESERVED_11[112];</div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a0424c3da4002abfd507bb0264af58dcc"> 1799</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCMP[4];                         </div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;} <a class="code" href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a>;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">   -- FLEXIO Register Masks</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_MASK                (0xFFFFU)</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_SHIFT               (0U)</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab1437e53add5efd4514c59bf0c5809d5"> 1819</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_VERID_FEATURE_SHIFT)) &amp; FLEXIO_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_MASK                  (0xFF0000U)</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_SHIFT                 (16U)</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8d7e5d04f1f52aeb18e6d445c8819c5f"> 1824</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_VERID_MINOR_SHIFT)) &amp; FLEXIO_VERID_MINOR_MASK)</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_MASK                  (0xFF000000U)</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_SHIFT                 (24U)</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac66c75c1e306284aada80aa12fd3a38d"> 1829</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_VERID_MAJOR_SHIFT)) &amp; FLEXIO_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_MASK                (0xFFU)</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_SHIFT               (0U)</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae8b0784165611b4b213654bc937da3db"> 1838</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_PARAM_SHIFTER_SHIFT)) &amp; FLEXIO_PARAM_SHIFTER_MASK)</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_MASK                  (0xFF00U)</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_SHIFT                 (8U)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae34e7ac3912a8de2d399d7c0bfb664a0"> 1843</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_PARAM_TIMER_SHIFT)) &amp; FLEXIO_PARAM_TIMER_MASK)</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_MASK                    (0xFF0000U)</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_SHIFT                   (16U)</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4169d543dfa4cdab05fe72067fa8e34e"> 1848</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_PARAM_PIN_SHIFT)) &amp; FLEXIO_PARAM_PIN_MASK)</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_MASK                (0xFF000000U)</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_SHIFT               (24U)</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3284d94345df030a1a0963de4d08fcb4"> 1853</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_PARAM_TRIGGER_SHIFT)) &amp; FLEXIO_PARAM_TRIGGER_MASK)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_MASK                  (0x1U)</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_SHIFT                 (0U)</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1f7f33ba2f86be83d21b5b1ca65100c8"> 1864</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_CTRL_FLEXEN_SHIFT)) &amp; FLEXIO_CTRL_FLEXEN_MASK)</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_MASK                   (0x2U)</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_SHIFT                  (1U)</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1bd5a189b39e299660217d0b05472f47"> 1871</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_CTRL_SWRST_SHIFT)) &amp; FLEXIO_CTRL_SWRST_MASK)</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_MASK                 (0x4U)</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_SHIFT                (2U)</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gada21af7886439796fc0f880c14c20519"> 1878</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_CTRL_FASTACC_SHIFT)) &amp; FLEXIO_CTRL_FASTACC_MASK)</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_MASK                    (0x40000000U)</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_SHIFT                   (30U)</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0b061e9fb6d238eb6b9d3b1923c6dfb5"> 1885</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_CTRL_DBGE_SHIFT)) &amp; FLEXIO_CTRL_DBGE_MASK)</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_MASK                   (0x80000000U)</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_SHIFT                  (31U)</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga37478072e6ba8c6b01b9afc8ecd3e709"> 1892</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_CTRL_DOZEN_SHIFT)) &amp; FLEXIO_CTRL_DOZEN_MASK)</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_MASK                (0xFU)</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_SHIFT               (0U)</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga280d163e6545bc882393d1f2762910b6"> 1903</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTSTAT_SSF_SHIFT)) &amp; FLEXIO_SHIFTSTAT_SSF_MASK)</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_MASK                 (0xFU)</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_SHIFT                (0U)</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga770e512bf422f288116f5f0b33ee8e30"> 1914</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTERR_SEF_SHIFT)) &amp; FLEXIO_SHIFTERR_SEF_MASK)</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_MASK                  (0xFU)</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_SHIFT                 (0U)</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2ff5585574edd144c0e7558f000f0d72"> 1925</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMSTAT_TSF_SHIFT)) &amp; FLEXIO_TIMSTAT_TSF_MASK)</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_MASK               (0xFU)</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_SHIFT              (0U)</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6d9854ddfbc641ef38dcf39270d3b3b7"> 1936</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTSIEN_SSIE_SHIFT)) &amp; FLEXIO_SHIFTSIEN_SSIE_MASK)</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_MASK               (0xFU)</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_SHIFT              (0U)</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga02b4e20e4f826f4bd7539edd0abd084c"> 1947</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTEIEN_SEIE_SHIFT)) &amp; FLEXIO_SHIFTEIEN_SEIE_MASK)</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_MASK                  (0xFU)</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_SHIFT                 (0U)</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafc83a4e75a78a0ecc6db9c3ca8f3308a"> 1958</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMIEN_TEIE_SHIFT)) &amp; FLEXIO_TIMIEN_TEIE_MASK)</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_MASK               (0xFU)</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_SHIFT              (0U)</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3b16c58e90d2a9fe5e2a2bd12d4feb32"> 1969</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTSDEN_SSDE_SHIFT)) &amp; FLEXIO_SHIFTSDEN_SSDE_MASK)</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_MASK                (0x7U)</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_SHIFT               (0U)</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga14f485b51d813cb04f0e539ed4eb1781"> 1986</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCTL_SMOD_SHIFT)) &amp; FLEXIO_SHIFTCTL_SMOD_MASK)</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_MASK              (0x80U)</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_SHIFT             (7U)</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3620f37cc88b910368819ac876b5eacd"> 1993</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCTL_PINPOL_SHIFT)) &amp; FLEXIO_SHIFTCTL_PINPOL_MASK)</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_MASK              (0x700U)</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_SHIFT             (8U)</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga920d6a461590cb0d969c5b04ab555627"> 1998</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCTL_PINSEL_SHIFT)) &amp; FLEXIO_SHIFTCTL_PINSEL_MASK)</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_MASK              (0x30000U)</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_SHIFT             (16U)</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;</div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf3c6724734a16a0ccf47a72c5c816e46"> 2007</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCTL_PINCFG_SHIFT)) &amp; FLEXIO_SHIFTCTL_PINCFG_MASK)</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_MASK              (0x800000U)</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_SHIFT             (23U)</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabeb41831a214d4568c9a050671fe1f06"> 2014</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCTL_TIMPOL_SHIFT)) &amp; FLEXIO_SHIFTCTL_TIMPOL_MASK)</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_MASK              (0x3000000U)</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_SHIFT             (24U)</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad0d44468fe0b0b4422d3b71c77ad2e90"> 2019</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCTL_TIMSEL_SHIFT)) &amp; FLEXIO_SHIFTCTL_TIMSEL_MASK)</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">/* The count of FLEXIO_SHIFTCTL */</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_COUNT                    (4U)</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_MASK              (0x3U)</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_SHIFT             (0U)</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83743744e18b6ecd7b3a6c7126f8aa5f"> 2035</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCFG_SSTART_SHIFT)) &amp; FLEXIO_SHIFTCFG_SSTART_MASK)</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_MASK               (0x30U)</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_SHIFT              (4U)</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaee056e6aeec3126d84c55bae336b4b8f"> 2044</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCFG_SSTOP_SHIFT)) &amp; FLEXIO_SHIFTCFG_SSTOP_MASK)</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_MASK               (0x100U)</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_SHIFT              (8U)</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga927d4f71122eccb7f1fdabb38fb35ddb"> 2051</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTCFG_INSRC_SHIFT)) &amp; FLEXIO_SHIFTCFG_INSRC_MASK)</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">/* The count of FLEXIO_SHIFTCFG */</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_COUNT                    (4U)</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_MASK            (0xFFFFFFFFU)</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT           (0U)</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga46ef95e18ad969c44be0eed73ff4d60c"> 2063</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT)) &amp; FLEXIO_SHIFTBUF_SHIFTBUF_MASK)</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">/* The count of FLEXIO_SHIFTBUF */</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_COUNT                    (4U)</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT     (0U)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga61abe03ea6ee0e08656a765e6b996e19"> 2075</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT)) &amp; FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK)</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">/* The count of FLEXIO_SHIFTBUFBIS */</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_COUNT                 (4U)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT     (0U)</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa15951dcd7608ac15e7936551a8a24bc"> 2087</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT)) &amp; FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK)</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">/* The count of FLEXIO_SHIFTBUFBYS */</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_COUNT                 (4U)</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT     (0U)</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafaf4495d148d02415d5f34dd20231f4f"> 2099</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT)) &amp; FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK)</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">/* The count of FLEXIO_SHIFTBUFBBS */</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_COUNT                 (4U)</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_MASK                 (0x3U)</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_SHIFT                (0U)</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacdc0e1840f91ebd492645712f7e61f76"> 2115</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCTL_TIMOD_SHIFT)) &amp; FLEXIO_TIMCTL_TIMOD_MASK)</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_MASK                (0x80U)</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_SHIFT               (7U)</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga35eb37b1292b993b43c4c56e35245831"> 2122</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCTL_PINPOL_SHIFT)) &amp; FLEXIO_TIMCTL_PINPOL_MASK)</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_MASK                (0x700U)</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_SHIFT               (8U)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac43cf2fa69cb5fb58d5a8770659466c6"> 2127</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCTL_PINSEL_SHIFT)) &amp; FLEXIO_TIMCTL_PINSEL_MASK)</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_MASK                (0x30000U)</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_SHIFT               (16U)</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga742d777e5f0947554f6d178b3baad5ee"> 2136</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCTL_PINCFG_SHIFT)) &amp; FLEXIO_TIMCTL_PINCFG_MASK)</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_MASK                (0x400000U)</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_SHIFT               (22U)</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab0bae4339f9edb689f91e83191e1775b"> 2143</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCTL_TRGSRC_SHIFT)) &amp; FLEXIO_TIMCTL_TRGSRC_MASK)</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_MASK                (0x800000U)</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_SHIFT               (23U)</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5840f8c29b208ea07d4dcdb7a17bfc4a"> 2150</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCTL_TRGPOL_SHIFT)) &amp; FLEXIO_TIMCTL_TRGPOL_MASK)</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_MASK                (0xF000000U)</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_SHIFT               (24U)</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaa6475c8f4188ff4f9cb02c6de1959d9"> 2155</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCTL_TRGSEL_SHIFT)) &amp; FLEXIO_TIMCTL_TRGSEL_MASK)</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">/* The count of FLEXIO_TIMCTL */</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_COUNT                      (4U)</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_MASK                (0x2U)</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_SHIFT               (1U)</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0537e58d857a206ab42811b32aa4480a"> 2169</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCFG_TSTART_SHIFT)) &amp; FLEXIO_TIMCFG_TSTART_MASK)</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_MASK                 (0x30U)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_SHIFT                (4U)</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga47f093415677944705c75e7eb79f7740"> 2178</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCFG_TSTOP_SHIFT)) &amp; FLEXIO_TIMCFG_TSTOP_MASK)</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_MASK                (0x700U)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_SHIFT               (8U)</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac63919aab547241e7704c132913a93f1"> 2191</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCFG_TIMENA_SHIFT)) &amp; FLEXIO_TIMCFG_TIMENA_MASK)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_MASK                (0x7000U)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_SHIFT               (12U)</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4ba451fb40143f46162b95a4127698d3"> 2204</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCFG_TIMDIS_SHIFT)) &amp; FLEXIO_TIMCFG_TIMDIS_MASK)</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_MASK                (0x70000U)</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_SHIFT               (16U)</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga08ca7ed1bb749a7badb47a218d267144"> 2217</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCFG_TIMRST_SHIFT)) &amp; FLEXIO_TIMCFG_TIMRST_MASK)</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_MASK                (0x300000U)</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_SHIFT               (20U)</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga9a093fb49dcb9d78cfbb9c197c1e48f3"> 2226</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCFG_TIMDEC_SHIFT)) &amp; FLEXIO_TIMCFG_TIMDEC_MASK)</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_MASK                (0x3000000U)</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_SHIFT               (24U)</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;</div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga109c7fcac4d63d9d1103b8528860f502"> 2235</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCFG_TIMOUT_SHIFT)) &amp; FLEXIO_TIMCFG_TIMOUT_MASK)</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">/* The count of FLEXIO_TIMCFG */</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_COUNT                      (4U)</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_MASK                   (0xFFFFU)</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_SHIFT                  (0U)</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabf028f9ba9ba810220ff2e674fd41df4"> 2247</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXIO_TIMCMP_CMP_SHIFT)) &amp; FLEXIO_TIMCMP_CMP_MASK)</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">/* The count of FLEXIO_TIMCMP */</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_COUNT                      (4U)</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160; <span class="comment">/* end of group FLEXIO_Register_Masks */</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">/* FLEXIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga657c5c2bede2b43ecfb4bf396fa0ddcc"> 2261</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE                              (0x4005F000u)</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga42b29f5cbbe7ec3b88557b2da6b47c44"> 2263</a></span>&#160;<span class="preprocessor">#define FLEXIO                                   ((FLEXIO_Type *)FLEXIO_BASE)</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga094d4c6da7bfc87ccf5ce63b4fa7e9ab"> 2265</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_ADDRS                        { FLEXIO_BASE }</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga8dc3fff3fb50fd2fd9d2e879ead9c59d"> 2267</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_PTRS                         { FLEXIO }</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;</div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad1413d220005bcc97717e98dd6dbb518"> 2269</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS                              { UART2_FLEXIO_IRQn }</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160; <span class="comment">/* end of group FLEXIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">   -- FTFA Peripheral Access Layer</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html"> 2286</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#aef000e29f3b219eb64c053000c22fe97"> 2287</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#aef000e29f3b219eb64c053000c22fe97">FSTAT</a>;                              </div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a06f204f3d6e31fa8b5c3af07bc098278"> 2288</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a06f204f3d6e31fa8b5c3af07bc098278">FCNFG</a>;                              </div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a9c289cf99054de8442c0847062613f18"> 2289</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_a___type.html#a9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a4a588e9f6d971bfa0ec727d08935c72e"> 2290</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_a___type.html#a4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a9a966008c6b3e9777985b820a50c7634"> 2291</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a9a966008c6b3e9777985b820a50c7634">FCCOB3</a>;                             </div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a70dba78a9955734512a852eeea205781"> 2292</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a70dba78a9955734512a852eeea205781">FCCOB2</a>;                             </div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a3b45993d28df53171645290c45bdb55c"> 2293</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a3b45993d28df53171645290c45bdb55c">FCCOB1</a>;                             </div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a339e554f6ce0e1633a1e07f5ee9fd2ca"> 2294</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a339e554f6ce0e1633a1e07f5ee9fd2ca">FCCOB0</a>;                             </div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a4fa927e3370c85b13ea9ad67312d3ec1"> 2295</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a4fa927e3370c85b13ea9ad67312d3ec1">FCCOB7</a>;                             </div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a7355e1e5bbdc6795f789840a8b281087"> 2296</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a7355e1e5bbdc6795f789840a8b281087">FCCOB6</a>;                             </div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a94dea30a2694ee7f503572038ba68249"> 2297</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a94dea30a2694ee7f503572038ba68249">FCCOB5</a>;                             </div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#adfd02f97965934a771d87e054c1fde3e"> 2298</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#adfd02f97965934a771d87e054c1fde3e">FCCOB4</a>;                             </div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a547577f975c70d66760366cc120462b0"> 2299</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a547577f975c70d66760366cc120462b0">FCCOBB</a>;                             </div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a1b1815ddd62683aeabdeac281ff2b4e9"> 2300</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a1b1815ddd62683aeabdeac281ff2b4e9">FCCOBA</a>;                             </div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#adfbc3fe490e0f3d6d67facdc8e0d3497"> 2301</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#adfbc3fe490e0f3d6d67facdc8e0d3497">FCCOB9</a>;                             </div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a02485b6c951602d1fc7bc5c4ffc13994"> 2302</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a02485b6c951602d1fc7bc5c4ffc13994">FCCOB8</a>;                             </div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#acb3c733a52a45ab759f6a6d76d59b86c"> 2303</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#acb3c733a52a45ab759f6a6d76d59b86c">FPROT3</a>;                             </div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a9c86520f3dd610ad464ad0a595a761a9"> 2304</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a9c86520f3dd610ad464ad0a595a761a9">FPROT2</a>;                             </div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a76768ab2e99c7ff366200d94db19eeea"> 2305</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a76768ab2e99c7ff366200d94db19eeea">FPROT1</a>;                             </div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a85880705c28fcc199112e1ed40773677"> 2306</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a85880705c28fcc199112e1ed40773677">FPROT0</a>;                             </div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;} <a class="code" href="struct_f_t_f_a___type.html">FTFA_Type</a>;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">   -- FTFA Register Masks</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_MASK                  (0x1U)</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_SHIFT                 (0U)</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga03bbe63ad266bfea72963f1d727b4875"> 2324</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_MGSTAT0_SHIFT)) &amp; FTFA_FSTAT_MGSTAT0_MASK)</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_MASK                   (0x10U)</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_SHIFT                  (4U)</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae915820b296a5c150fc3cae98fa95249"> 2331</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_FPVIOL_SHIFT)) &amp; FTFA_FSTAT_FPVIOL_MASK)</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_MASK                   (0x20U)</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_SHIFT                  (5U)</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad04a22e3da55d9f5d66b2c789ed3cfc7"> 2338</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_ACCERR_SHIFT)) &amp; FTFA_FSTAT_ACCERR_MASK)</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_MASK                 (0x40U)</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_SHIFT                (6U)</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga30726583d59dcce5a14bd9aa97707e55"> 2345</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_RDCOLERR_SHIFT)) &amp; FTFA_FSTAT_RDCOLERR_MASK)</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_MASK                     (0x80U)</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_SHIFT                    (7U)</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga2a11505d80dc52f6392743564adc0a50"> 2352</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_CCIF_SHIFT)) &amp; FTFA_FSTAT_CCIF_MASK)</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_MASK                  (0x10U)</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_SHIFT                 (4U)</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad649f1c9e369528928f6ee12ea12693f"> 2363</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_ERSSUSP_SHIFT)) &amp; FTFA_FCNFG_ERSSUSP_MASK)</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_MASK                  (0x20U)</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_SHIFT                 (5U)</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa3b949d86755b3f62bf38394d943f72f"> 2372</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_ERSAREQ_SHIFT)) &amp; FTFA_FCNFG_ERSAREQ_MASK)</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_MASK                 (0x40U)</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_SHIFT                (6U)</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga82b49207b9172fd4f3b6eccb5f8b9236"> 2380</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_RDCOLLIE_SHIFT)) &amp; FTFA_FCNFG_RDCOLLIE_MASK)</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_MASK                     (0x80U)</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_SHIFT                    (7U)</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga865557a904c8180ddaec175392cb282e"> 2387</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_CCIE_SHIFT)) &amp; FTFA_FCNFG_CCIE_MASK)</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_MASK                       (0x3U)</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_SHIFT                      (0U)</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gacb0f50c64228c78ff70896ffa68ec797"> 2400</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_SEC_SHIFT)) &amp; FTFA_FSEC_SEC_MASK)</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_MASK                    (0xCU)</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_SHIFT                   (2U)</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga31509f1de74f887b5f7c950b24fe48c0"> 2409</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_FSLACC_SHIFT)) &amp; FTFA_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_MASK                      (0x30U)</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_SHIFT                     (4U)</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gabacff1abeb4f7ac2bdd162955446ebab"> 2418</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_MEEN_SHIFT)) &amp; FTFA_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_MASK                     (0xC0U)</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_SHIFT                    (6U)</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga92eb0ddc48393a53bf7109d6dac8c342"> 2427</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_KEYEN_SHIFT)) &amp; FTFA_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_MASK                       (0xFFU)</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_SHIFT                      (0U)</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;</div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga490833607b9534df37400600d5e4a1dd"> 2436</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FOPT_OPT_SHIFT)) &amp; FTFA_FOPT_OPT_MASK)</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB3_CCOBn_SHIFT)) &amp; FTFA_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB2_CCOBn_SHIFT)) &amp; FTFA_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB1_CCOBn_SHIFT)) &amp; FTFA_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB0_CCOBn_SHIFT)) &amp; FTFA_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB7_CCOBn_SHIFT)) &amp; FTFA_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB6_CCOBn_SHIFT)) &amp; FTFA_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB5_CCOBn_SHIFT)) &amp; FTFA_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB4_CCOBn_SHIFT)) &amp; FTFA_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOBB_CCOBn_SHIFT)) &amp; FTFA_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOBA_CCOBn_SHIFT)) &amp; FTFA_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB9_CCOBn_SHIFT)) &amp; FTFA_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB8_CCOBn_SHIFT)) &amp; FTFA_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac94c3029a8dbe39595bf14c61e4a8e95"> 2531</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT3_PROT_SHIFT)) &amp; FTFA_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab3afd3ff3730b2fa996e86e53260db59"> 2542</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT2_PROT_SHIFT)) &amp; FTFA_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga97491955c7e87b9a1d0163ffb8f335cd"> 2553</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT1_PROT_SHIFT)) &amp; FTFA_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga33708b3fd4d704e72fef148e18c137f5"> 2564</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT0_PROT_SHIFT)) &amp; FTFA_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160; <span class="comment">/* end of group FTFA_Register_Masks */</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/* FTFA - Peripheral instance base addresses */</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#gaa2b2cdc953f8c4bfc44977ac97c1ca3a"> 2575</a></span>&#160;<span class="preprocessor">#define FTFA_BASE                                (0x40020000u)</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#ga51932e698139405f75ed323a8bc0bbb8"> 2577</a></span>&#160;<span class="preprocessor">#define FTFA                                     ((FTFA_Type *)FTFA_BASE)</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;</div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#ga28d40395dc31038db1be1208dd23fe92"> 2579</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_ADDRS                          { FTFA_BASE }</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#ga3f06770a713a2c02c4eec6b98daefd7e"> 2581</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTRS                           { FTFA }</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;</div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#ga2038132a82db8c41df57436b93a52911"> 2583</a></span>&#160;<span class="preprocessor">#define FTFA_COMMAND_COMPLETE_IRQS               { FTFA_IRQn }</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160; <span class="comment">/* end of group FTFA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 2600</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637"> 2601</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637">PDOR</a>;                              </div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d"> 2602</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a>;                              </div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572"> 2603</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572">PCOR</a>;                              </div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063"> 2604</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063">PTOR</a>;                              </div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc"> 2605</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc">PDIR</a>;                              </div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3"> 2606</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3">PDDR</a>;                              </div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      (0U)</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 2626</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDOR_PDO_SHIFT)) &amp; GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     (0U)</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;</div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 2637</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PSOR_PTSO_SHIFT)) &amp; GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     (0U)</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 2648</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PCOR_PTCO_SHIFT)) &amp; GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     (0U)</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 2659</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PTOR_PTTO_SHIFT)) &amp; GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      (0U)</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;</div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 2670</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDIR_PDI_SHIFT)) &amp; GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      (0U)</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 2681</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDDR_PDD_SHIFT)) &amp; GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad7723846cc5db8e43a44d78cf21f6efa"> 2692</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE                               (0x400FF000u)</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gac485358099728ddae050db37924dd6b7"> 2694</a></span>&#160;<span class="preprocessor">#define GPIOA                                    ((GPIO_Type *)GPIOA_BASE)</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gac944a89eb789000ece920c0f89cb6a68"> 2696</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE                               (0x400FF040u)</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga68b66ac73be4c836db878a42e1fea3cd"> 2698</a></span>&#160;<span class="preprocessor">#define GPIOB                                    ((GPIO_Type *)GPIOB_BASE)</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga26f267dc35338eef219544c51f1e6b3f"> 2700</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE                               (0x400FF080u)</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;</div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga2dca03332d620196ba943bc2346eaa08"> 2702</a></span>&#160;<span class="preprocessor">#define GPIOC                                    ((GPIO_Type *)GPIOC_BASE)</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga1a93ab27129f04064089616910c296ec"> 2704</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE                               (0x400FF0C0u)</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 2706</a></span>&#160;<span class="preprocessor">#define GPIOD                                    ((GPIO_Type *)GPIOD_BASE)</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab487b1983d936c4fee3e9e88b95aad9d"> 2708</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE                               (0x400FF100u)</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 2710</a></span>&#160;<span class="preprocessor">#define GPIOE                                    ((GPIO_Type *)GPIOE_BASE)</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 2712</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { GPIOA_BASE, GPIOB_BASE, GPIOC_BASE, GPIOD_BASE, GPIOE_BASE }</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;</div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 2714</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA, GPIOB, GPIOC, GPIOD, GPIOE }</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html"> 2731</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#acb6a1bc3db8fa6148894140daa6b97e1"> 2732</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#acb6a1bc3db8fa6148894140daa6b97e1">A1</a>;                                 </div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a59168eda4690de8b4b61d6b940d010a6"> 2733</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a59168eda4690de8b4b61d6b940d010a6">F</a>;                                  </div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ad54aa92be9fc988e74d55d2d3daae8ad"> 2734</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a0542ffc7618a0893938748eef9c87474"> 2735</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a0542ffc7618a0893938748eef9c87474">S</a>;                                  </div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a6c0edcafd91c3baa698617799de6ec35"> 2736</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a6c0edcafd91c3baa698617799de6ec35">D</a>;                                  </div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a4f920936a8fc32483b3ebd9b0674b450"> 2737</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a1150d16f9855062058c3b12511dcd188"> 2738</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a1150d16f9855062058c3b12511dcd188">FLT</a>;                                </div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae9dab8ef1aad113e4a4f83a1dc78e357"> 2739</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#ae9dab8ef1aad113e4a4f83a1dc78e357">RA</a>;                                 </div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a7da5c460cfe30d313f3f057de44ae6b6"> 2740</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a7da5c460cfe30d313f3f057de44ae6b6">SMB</a>;                                </div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae8436760942c43a7f6b6b8561803dfd7"> 2741</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#ae8436760942c43a7f6b6b8561803dfd7">A2</a>;                                 </div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae84d7b4597381d16c807ac8c0f77b12c"> 2742</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#ae84d7b4597381d16c807ac8c0f77b12c">SLTH</a>;                               </div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae154cfc39aa9ad234093c3a7a469a27d"> 2743</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#ae154cfc39aa9ad234093c3a7a469a27d">SLTL</a>;                               </div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aafdaf251d5cfeb18803536542a880459"> 2744</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#aafdaf251d5cfeb18803536542a880459">S2</a>;                                 </div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           (0xFEU)</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          (1U)</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 2762</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_A1_AD_SHIFT)) &amp; I2C_A1_AD_MASK)</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           (0x3FU)</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          (0U)</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 2771</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_F_ICR_SHIFT)) &amp; I2C_F_ICR_MASK)</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          (0xC0U)</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         (6U)</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 2780</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_F_MULT_SHIFT)) &amp; I2C_F_MULT_MASK)</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        (0x1U)</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       (0U)</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae8283d400fa6719b68eabf9129d5cec7"> 2797</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_DMAEN_SHIFT)) &amp; I2C_C1_DMAEN_MASK)</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         (0x2U)</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        (1U)</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga171df40460d773ec95fa8963897b51d3"> 2804</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_WUEN_SHIFT)) &amp; I2C_C1_WUEN_MASK)</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         (0x4U)</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        (2U)</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga31b0a3b7726742ff59778fbccb84dd28"> 2809</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_RSTA_SHIFT)) &amp; I2C_C1_RSTA_MASK)</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         (0x8U)</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        (3U)</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1105e55df739d9220eb67be155865d76"> 2818</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_TXAK_SHIFT)) &amp; I2C_C1_TXAK_MASK)</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           (0x10U)</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          (4U)</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3cf0fe9237b0694a666d258ce536b1ea"> 2825</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_TX_SHIFT)) &amp; I2C_C1_TX_MASK)</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          (0x20U)</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         (5U)</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga987507041611f0627a5a9b291146bb7b"> 2832</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_MST_SHIFT)) &amp; I2C_C1_MST_MASK)</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        (0x40U)</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       (6U)</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6dbf8bbd7e2cbe7c2db10407d1195bcc"> 2839</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_IICIE_SHIFT)) &amp; I2C_C1_IICIE_MASK)</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        (0x80U)</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       (7U)</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7ea496e9a5688b0501f72e3163624e63"> 2846</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_IICEN_SHIFT)) &amp; I2C_C1_IICEN_MASK)</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          (0x1U)</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         (0U)</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8aacd2266555789c7840411ebcc2fb42"> 2857</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_RXAK_SHIFT)) &amp; I2C_S_RXAK_MASK)</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         (0x2U)</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        (1U)</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1a977ca499ff9150e08cbd671628a2c2"> 2864</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_IICIF_SHIFT)) &amp; I2C_S_IICIF_MASK)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           (0x4U)</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          (2U)</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3c251f26dc02eecdb65829e45b9830d1"> 2871</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_SRW_SHIFT)) &amp; I2C_S_SRW_MASK)</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           (0x8U)</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          (3U)</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga47a3e85124417d95a731713c96785054"> 2878</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_RAM_SHIFT)) &amp; I2C_S_RAM_MASK)</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          (0x10U)</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         (4U)</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1b03d34de44807673dd516609532885d"> 2885</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_ARBL_SHIFT)) &amp; I2C_S_ARBL_MASK)</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          (0x20U)</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         (5U)</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf7db23b8eb1d0b696c31f5061e7e5c34"> 2892</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_BUSY_SHIFT)) &amp; I2C_S_BUSY_MASK)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          (0x40U)</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         (6U)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad09259671dff856203dcd5e547a2e53a"> 2899</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_IAAS_SHIFT)) &amp; I2C_S_IAAS_MASK)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           (0x80U)</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          (7U)</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad01c50b9058e88ffc519e7ffae8c76fc"> 2906</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_TCF_SHIFT)) &amp; I2C_S_TCF_MASK)</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          (0xFFU)</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         (0U)</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;</div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 2915</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_D_DATA_SHIFT)) &amp; I2C_D_DATA_MASK)</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           (0x7U)</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          (0U)</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;</div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 2924</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_AD_SHIFT)) &amp; I2C_C2_AD_MASK)</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         (0x8U)</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        (3U)</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaecaecedb471207c255fe346e6158cdef"> 2931</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_RMEN_SHIFT)) &amp; I2C_C2_RMEN_MASK)</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         (0x10U)</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        (4U)</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7ca1ec1871481fc75fb503d94403e577"> 2938</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_SBRC_SHIFT)) &amp; I2C_C2_SBRC_MASK)</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         (0x20U)</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        (5U)</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9304dab45ed8b48ddb4556d285a24111"> 2945</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_HDRS_SHIFT)) &amp; I2C_C2_HDRS_MASK)</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        (0x40U)</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       (6U)</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d010148d4874ad1f38fe8270015e7f8"> 2952</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_ADEXT_SHIFT)) &amp; I2C_C2_ADEXT_MASK)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        (0x80U)</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       (7U)</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;</div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae5c83ddb6e61d570ef28b79fbdcff1bc"> 2959</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_GCAEN_SHIFT)) &amp; I2C_C2_GCAEN_MASK)</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         (0xFU)</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        (0U)</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a184e93601a1086484b0ac2752cab00"> 2969</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_FLT_SHIFT)) &amp; I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_MASK                      (0x10U)</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_SHIFT                     (4U)</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa827d7e187b279eb296a11df6a520da9"> 2976</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_STARTF_SHIFT)) &amp; I2C_FLT_STARTF_MASK)</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_MASK                        (0x20U)</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_SHIFT                       (5U)</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;</div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1002a3d1769dd5ddacefa1140f8003c0"> 2983</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_SSIE_SHIFT)) &amp; I2C_FLT_SSIE_MASK)</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       (0x40U)</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      (6U)</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa7638f8d630f1911fcf5d5d3441ea4fb"> 2990</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_STOPF_SHIFT)) &amp; I2C_FLT_STOPF_MASK)</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        (0x80U)</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       (7U)</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8b71d53a5730c117133239d8245be98f"> 2997</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_SHEN_SHIFT)) &amp; I2C_FLT_SHEN_MASK)</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          (0xFEU)</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         (1U)</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae2a3d76c69fe5e8947660274f6744031"> 3006</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_RA_RAD_SHIFT)) &amp; I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     (0x1U)</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    (0U)</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac8955a8d2c42508c67b42709dd15219c"> 3017</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF2IE_SHIFT)) &amp; I2C_SMB_SHTF2IE_MASK)</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       (0x2U)</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      (1U)</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;</div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad70d76892456fd348b7fdc155b42d0d6"> 3024</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF2_SHIFT)) &amp; I2C_SMB_SHTF2_MASK)</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       (0x4U)</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      (2U)</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1f9be41fbf54c218799bc986a2be0d3f"> 3031</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF1_SHIFT)) &amp; I2C_SMB_SHTF1_MASK)</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        (0x8U)</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       (3U)</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;</div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacdc4b251c48d9987a5183ac3b0e6b0c1"> 3038</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SLTF_SHIFT)) &amp; I2C_SMB_SLTF_MASK)</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      (0x10U)</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     (4U)</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf627ce545902545010418f2bb533794c"> 3045</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_TCKSEL_SHIFT)) &amp; I2C_SMB_TCKSEL_MASK)</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     (0x20U)</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    (5U)</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga574c5e9e1437e408ccbeb4251048f6db"> 3052</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SIICAEN_SHIFT)) &amp; I2C_SMB_SIICAEN_MASK)</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     (0x40U)</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    (6U)</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacdf113efefeedc42ad08327c80f5d154"> 3059</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_ALERTEN_SHIFT)) &amp; I2C_SMB_ALERTEN_MASK)</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        (0x80U)</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       (7U)</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a9f868ed9fe09aa6c3964ccaa1f2be8"> 3066</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_FACK_SHIFT)) &amp; I2C_SMB_FACK_MASK)</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          (0xFEU)</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         (1U)</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 3075</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_A2_SAD_SHIFT)) &amp; I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       (0xFFU)</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      (0U)</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 3084</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SLTH_SSLT_SHIFT)) &amp; I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       (0xFFU)</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      (0U)</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab7bec69c829adac299ed11bd66411507"> 3093</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SLTL_SSLT_SHIFT)) &amp; I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define I2C_S2_EMPTY_MASK                        (0x1U)</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define I2C_S2_EMPTY_SHIFT                       (0U)</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9452e33468f61916ec9b601564dcad53"> 3104</a></span>&#160;<span class="preprocessor">#define I2C_S2_EMPTY(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S2_EMPTY_SHIFT)) &amp; I2C_S2_EMPTY_MASK)</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define I2C_S2_ERROR_MASK                        (0x2U)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define I2C_S2_ERROR_SHIFT                       (1U)</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacb63cd2afab181a0256ec7731002eb3f"> 3111</a></span>&#160;<span class="preprocessor">#define I2C_S2_ERROR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S2_ERROR_SHIFT)) &amp; I2C_S2_ERROR_MASK)</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939"> 3122</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga86abb2e8858d177c04e60c41e9242045"> 3124</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gacd72dbffb1738ca87c838545c4eb85a3"> 3126</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gab45d257574da6fe1f091cc45b7eda6cc"> 3128</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 3130</a></span>&#160;<span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE, I2C1_BASE }</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;</div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gaee17f364d6d1712b62774e6c33dea554"> 3132</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0, I2C1 }</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gaa8773ffc80a322ac3833d4ad1853185a"> 3134</a></span>&#160;<span class="preprocessor">#define I2C_IRQS                                 { I2C0_IRQn, I2C1_IRQn }</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">   -- LCD Peripheral Access Layer</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html"> 3151</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#aae092d9d07574afe1fbc79c8bf7f7c19"> 3152</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type.html#aae092d9d07574afe1fbc79c8bf7f7c19">GCR</a>;                               </div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#a2ac50357d1ebac2949d27bfc4855e6a4"> 3153</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type.html#a2ac50357d1ebac2949d27bfc4855e6a4">AR</a>;                                </div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#aaae4fdf0b16483015bdf37fefd65a3ae"> 3154</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type.html#aaae4fdf0b16483015bdf37fefd65a3ae">FDCR</a>;                              </div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#a60e603662731cb78500abe693fa249ee"> 3155</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type.html#a60e603662731cb78500abe693fa249ee">FDSR</a>;                              </div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#aad6a2a460a8c1f3dc80dcf4b62535de7"> 3156</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PEN[2];                            </div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#a3027e062c8f29fc0875cebed5d54d586"> 3157</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BPEN[2];                           </div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x20 */</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#af794dc38bc12d5df18f48d0c1cce9369"> 3159</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WF8B[64];                           </div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="struct_l_c_d___type.html#a41cb7fd96eed5cdaed3bb04468d3e4dc"> 3160</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WF[16];                            </div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;  };</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;} <a class="code" href="struct_l_c_d___type.html">LCD_Type</a>;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">   -- LCD Register Masks</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define LCD_GCR_DUTY_MASK                        (0x7U)</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define LCD_GCR_DUTY_SHIFT                       (0U)</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad0fe18f0426550b751847c53c6001ad0"> 3187</a></span>&#160;<span class="preprocessor">#define LCD_GCR_DUTY(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_DUTY_SHIFT)) &amp; LCD_GCR_DUTY_MASK)</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define LCD_GCR_LCLK_MASK                        (0x38U)</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define LCD_GCR_LCLK_SHIFT                       (3U)</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;</div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad5ef726850edb2285d0367439584caf9"> 3192</a></span>&#160;<span class="preprocessor">#define LCD_GCR_LCLK(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_LCLK_SHIFT)) &amp; LCD_GCR_LCLK_MASK)</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define LCD_GCR_SOURCE_MASK                      (0x40U)</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define LCD_GCR_SOURCE_SHIFT                     (6U)</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga010f1fad0d7b8b19bbb3036ee0cc3e4e"> 3199</a></span>&#160;<span class="preprocessor">#define LCD_GCR_SOURCE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_SOURCE_SHIFT)) &amp; LCD_GCR_SOURCE_MASK)</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define LCD_GCR_LCDEN_MASK                       (0x80U)</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define LCD_GCR_LCDEN_SHIFT                      (7U)</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;</div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaed261526c974392b05f0058f37715115"> 3211</a></span>&#160;<span class="preprocessor">#define LCD_GCR_LCDEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_LCDEN_SHIFT)) &amp; LCD_GCR_LCDEN_MASK)</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define LCD_GCR_LCDSTP_MASK                      (0x100U)</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define LCD_GCR_LCDSTP_SHIFT                     (8U)</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3da256567bdc2ea993e87b41c77519ad"> 3218</a></span>&#160;<span class="preprocessor">#define LCD_GCR_LCDSTP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_LCDSTP_SHIFT)) &amp; LCD_GCR_LCDSTP_MASK)</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define LCD_GCR_LCDDOZE_MASK                     (0x200U)</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define LCD_GCR_LCDDOZE_SHIFT                    (9U)</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9ce69bb16d8909752627ff272e54f04c"> 3225</a></span>&#160;<span class="preprocessor">#define LCD_GCR_LCDDOZE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_LCDDOZE_SHIFT)) &amp; LCD_GCR_LCDDOZE_MASK)</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define LCD_GCR_FFR_MASK                         (0x400U)</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define LCD_GCR_FFR_SHIFT                        (10U)</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga28eaf433f3b25642f60fac018acbe931"> 3232</a></span>&#160;<span class="preprocessor">#define LCD_GCR_FFR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_FFR_SHIFT)) &amp; LCD_GCR_FFR_MASK)</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define LCD_GCR_ALTSOURCE_MASK                   (0x800U)</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define LCD_GCR_ALTSOURCE_SHIFT                  (11U)</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga28bbaae02f178c61462be49fb192d739"> 3239</a></span>&#160;<span class="preprocessor">#define LCD_GCR_ALTSOURCE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_ALTSOURCE_SHIFT)) &amp; LCD_GCR_ALTSOURCE_MASK)</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define LCD_GCR_ALTDIV_MASK                      (0x3000U)</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define LCD_GCR_ALTDIV_SHIFT                     (12U)</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;</div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8a8c93b25daec718584baccbd676c321"> 3248</a></span>&#160;<span class="preprocessor">#define LCD_GCR_ALTDIV(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_ALTDIV_SHIFT)) &amp; LCD_GCR_ALTDIV_MASK)</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define LCD_GCR_FDCIEN_MASK                      (0x4000U)</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define LCD_GCR_FDCIEN_SHIFT                     (14U)</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga33c0e7bd704db87ba442cf4bae81c3f0"> 3255</a></span>&#160;<span class="preprocessor">#define LCD_GCR_FDCIEN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_FDCIEN_SHIFT)) &amp; LCD_GCR_FDCIEN_MASK)</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define LCD_GCR_PADSAFE_MASK                     (0x8000U)</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define LCD_GCR_PADSAFE_SHIFT                    (15U)</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;</div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae466e099ab72f027cbc5cb8b766d38dd"> 3262</a></span>&#160;<span class="preprocessor">#define LCD_GCR_PADSAFE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_PADSAFE_SHIFT)) &amp; LCD_GCR_PADSAFE_MASK)</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define LCD_GCR_VSUPPLY_MASK                     (0x20000U)</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define LCD_GCR_VSUPPLY_SHIFT                    (17U)</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadbb66ca5a52a767f250a4e19963a63c4"> 3269</a></span>&#160;<span class="preprocessor">#define LCD_GCR_VSUPPLY(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_VSUPPLY_SHIFT)) &amp; LCD_GCR_VSUPPLY_MASK)</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define LCD_GCR_LADJ_MASK                        (0x300000U)</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define LCD_GCR_LADJ_SHIFT                       (20U)</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga34115244778fcf534a7e21977bd3fa16"> 3274</a></span>&#160;<span class="preprocessor">#define LCD_GCR_LADJ(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_LADJ_SHIFT)) &amp; LCD_GCR_LADJ_MASK)</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define LCD_GCR_CPSEL_MASK                       (0x800000U)</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define LCD_GCR_CPSEL_SHIFT                      (23U)</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;</div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8b28ba7a8890a0ca6f89811818464a20"> 3281</a></span>&#160;<span class="preprocessor">#define LCD_GCR_CPSEL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_CPSEL_SHIFT)) &amp; LCD_GCR_CPSEL_MASK)</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define LCD_GCR_RVTRIM_MASK                      (0xF000000U)</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define LCD_GCR_RVTRIM_SHIFT                     (24U)</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9d4b8fb65a0fdeaf376f836a73b57acd"> 3286</a></span>&#160;<span class="preprocessor">#define LCD_GCR_RVTRIM(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_RVTRIM_SHIFT)) &amp; LCD_GCR_RVTRIM_MASK)</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define LCD_GCR_RVEN_MASK                        (0x80000000U)</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define LCD_GCR_RVEN_SHIFT                       (31U)</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa1886273b942ce49538cb0faf1b84157"> 3293</a></span>&#160;<span class="preprocessor">#define LCD_GCR_RVEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_GCR_RVEN_SHIFT)) &amp; LCD_GCR_RVEN_MASK)</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define LCD_AR_BRATE_MASK                        (0x7U)</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define LCD_AR_BRATE_SHIFT                       (0U)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4bbb07b1b8c4fdc1a3e2f288dfb175c5"> 3302</a></span>&#160;<span class="preprocessor">#define LCD_AR_BRATE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_AR_BRATE_SHIFT)) &amp; LCD_AR_BRATE_MASK)</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define LCD_AR_BMODE_MASK                        (0x8U)</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define LCD_AR_BMODE_SHIFT                       (3U)</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga21d5ff695521b7d5ece68ecdba7197dc"> 3309</a></span>&#160;<span class="preprocessor">#define LCD_AR_BMODE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_AR_BMODE_SHIFT)) &amp; LCD_AR_BMODE_MASK)</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define LCD_AR_BLANK_MASK                        (0x20U)</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define LCD_AR_BLANK_SHIFT                       (5U)</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaddb3c12611117cec2809a945580fe79c"> 3316</a></span>&#160;<span class="preprocessor">#define LCD_AR_BLANK(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_AR_BLANK_SHIFT)) &amp; LCD_AR_BLANK_MASK)</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define LCD_AR_ALT_MASK                          (0x40U)</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define LCD_AR_ALT_SHIFT                         (6U)</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga09e9d6878e8f3aa4257420b5518fbc2e"> 3323</a></span>&#160;<span class="preprocessor">#define LCD_AR_ALT(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_AR_ALT_SHIFT)) &amp; LCD_AR_ALT_MASK)</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define LCD_AR_BLINK_MASK                        (0x80U)</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define LCD_AR_BLINK_SHIFT                       (7U)</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;</div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaee9bb35ff38106b967d8df3b16323eb6"> 3330</a></span>&#160;<span class="preprocessor">#define LCD_AR_BLINK(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_AR_BLINK_SHIFT)) &amp; LCD_AR_BLINK_MASK)</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDPINID_MASK                    (0x3FU)</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDPINID_SHIFT                   (0U)</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga56754107dabbd2e5da1cbd78b122d018"> 3342</a></span>&#160;<span class="preprocessor">#define LCD_FDCR_FDPINID(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_FDCR_FDPINID_SHIFT)) &amp; LCD_FDCR_FDPINID_MASK)</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDBPEN_MASK                     (0x40U)</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDBPEN_SHIFT                    (6U)</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;</div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2e92c1bcd6b4ac2f5dac6100bc367d33"> 3349</a></span>&#160;<span class="preprocessor">#define LCD_FDCR_FDBPEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_FDCR_FDBPEN_SHIFT)) &amp; LCD_FDCR_FDBPEN_MASK)</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDEN_MASK                       (0x80U)</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDEN_SHIFT                      (7U)</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga98b2d9e953005094ac808bbe9c137a7c"> 3356</a></span>&#160;<span class="preprocessor">#define LCD_FDCR_FDEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_FDCR_FDEN_SHIFT)) &amp; LCD_FDCR_FDEN_MASK)</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDSWW_MASK                      (0xE00U)</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDSWW_SHIFT                     (9U)</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeecd76fc5322cc9973bf3718fd24703f"> 3369</a></span>&#160;<span class="preprocessor">#define LCD_FDCR_FDSWW(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_FDCR_FDSWW_SHIFT)) &amp; LCD_FDCR_FDSWW_MASK)</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDPRS_MASK                      (0x7000U)</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define LCD_FDCR_FDPRS_SHIFT                     (12U)</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6ddf228277a15a0dd6c5aca40bc8eb8d"> 3382</a></span>&#160;<span class="preprocessor">#define LCD_FDCR_FDPRS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_FDCR_FDPRS_SHIFT)) &amp; LCD_FDCR_FDPRS_MASK)</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define LCD_FDSR_FDCNT_MASK                      (0xFFU)</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define LCD_FDSR_FDCNT_SHIFT                     (0U)</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad867c389be4985f16cb6cb21753a669d"> 3396</a></span>&#160;<span class="preprocessor">#define LCD_FDSR_FDCNT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_FDSR_FDCNT_SHIFT)) &amp; LCD_FDSR_FDCNT_MASK)</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define LCD_FDSR_FDCF_MASK                       (0x8000U)</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define LCD_FDSR_FDCF_SHIFT                      (15U)</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;</div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga069055227b872c08a245054865210e55"> 3403</a></span>&#160;<span class="preprocessor">#define LCD_FDSR_FDCF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_FDSR_FDCF_SHIFT)) &amp; LCD_FDSR_FDCF_MASK)</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define LCD_PEN_PEN_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define LCD_PEN_PEN_SHIFT                        (0U)</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;</div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga191d435cb8df5921d7d7b19096cac840"> 3414</a></span>&#160;<span class="preprocessor">#define LCD_PEN_PEN(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_PEN_PEN_SHIFT)) &amp; LCD_PEN_PEN_MASK)</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment">/* The count of LCD_PEN */</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define LCD_PEN_COUNT                            (2U)</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define LCD_BPEN_BPEN_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define LCD_BPEN_BPEN_SHIFT                      (0U)</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1d513a2026cfd5f572511697a878e72a"> 3428</a></span>&#160;<span class="preprocessor">#define LCD_BPEN_BPEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_BPEN_BPEN_SHIFT)) &amp; LCD_BPEN_BPEN_MASK)</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">/* The count of LCD_BPEN */</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define LCD_BPEN_COUNT                           (2U)</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD0_MASK                    (0x1U)</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD0_SHIFT                   (0U)</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3e2945a60064c292b41d89b520fe4be1"> 3442</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD0_SHIFT)) &amp; LCD_WF8B_BPALCD0_MASK)</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD1_MASK                    (0x1U)</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD1_SHIFT                   (0U)</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;</div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf5d33068ac4a73bd0aaebbf97fe85ef7"> 3449</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD1_SHIFT)) &amp; LCD_WF8B_BPALCD1_MASK)</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD2_MASK                    (0x1U)</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD2_SHIFT                   (0U)</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;</div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa9c9c10dcd6d9e24181b128d3cb014f6"> 3456</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD2_SHIFT)) &amp; LCD_WF8B_BPALCD2_MASK)</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD3_MASK                    (0x1U)</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD3_SHIFT                   (0U)</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3663606c3a33dc5911316ca93f2db647"> 3463</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD3_SHIFT)) &amp; LCD_WF8B_BPALCD3_MASK)</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD4_MASK                    (0x1U)</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD4_SHIFT                   (0U)</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga86551e383bfcd24ead9c106fd34def14"> 3470</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD4_SHIFT)) &amp; LCD_WF8B_BPALCD4_MASK)</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD5_MASK                    (0x1U)</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD5_SHIFT                   (0U)</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;</div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac20d91250acccaf04aed8525754269ee"> 3477</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD5_SHIFT)) &amp; LCD_WF8B_BPALCD5_MASK)</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD6_MASK                    (0x1U)</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD6_SHIFT                   (0U)</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac04f41192ba85a46062281c3bd191be4"> 3484</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD6_SHIFT)) &amp; LCD_WF8B_BPALCD6_MASK)</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD7_MASK                    (0x1U)</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD7_SHIFT                   (0U)</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;</div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2bf4dabf530eafd8071e1bcef299bddf"> 3491</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD7_SHIFT)) &amp; LCD_WF8B_BPALCD7_MASK)</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD8_MASK                    (0x1U)</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD8_SHIFT                   (0U)</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;</div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafa5d308090953ca40a89783e6e80e45a"> 3498</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD8_SHIFT)) &amp; LCD_WF8B_BPALCD8_MASK)</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD9_MASK                    (0x1U)</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD9_SHIFT                   (0U)</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacd96d3605398db83ce7d3a61558ecc34"> 3505</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD9_SHIFT)) &amp; LCD_WF8B_BPALCD9_MASK)</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD10_MASK                   (0x1U)</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD10_SHIFT                  (0U)</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9a7b70b1589c4cc0a7a6a42cd1d3c695"> 3512</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD10_SHIFT)) &amp; LCD_WF8B_BPALCD10_MASK)</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD11_MASK                   (0x1U)</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD11_SHIFT                  (0U)</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;</div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga47940cf8fa506d20ad826e5c17ded074"> 3519</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD11_SHIFT)) &amp; LCD_WF8B_BPALCD11_MASK)</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD12_MASK                   (0x1U)</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD12_SHIFT                  (0U)</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2df0b6992ae6bfe3ed611bdb4df323d0"> 3526</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD12_SHIFT)) &amp; LCD_WF8B_BPALCD12_MASK)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD13_MASK                   (0x1U)</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD13_SHIFT                  (0U)</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;</div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacba91c0fde6b2743e584a8c398eaaac0"> 3533</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD13_SHIFT)) &amp; LCD_WF8B_BPALCD13_MASK)</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD14_MASK                   (0x1U)</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD14_SHIFT                  (0U)</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;</div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5a6c6914ff2e8b500e3f175668611964"> 3540</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD14_SHIFT)) &amp; LCD_WF8B_BPALCD14_MASK)</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD15_MASK                   (0x1U)</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD15_SHIFT                  (0U)</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;</div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5f19440097ac5e3be2278ef21aa5e0f9"> 3547</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD15_SHIFT)) &amp; LCD_WF8B_BPALCD15_MASK)</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD16_MASK                   (0x1U)</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD16_SHIFT                  (0U)</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;</div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae3743224953bf1c079b27211415b9efe"> 3554</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD16_SHIFT)) &amp; LCD_WF8B_BPALCD16_MASK)</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD17_MASK                   (0x1U)</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD17_SHIFT                  (0U)</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf4d428c79d56a0a53e8d1cc004f4449f"> 3561</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD17_SHIFT)) &amp; LCD_WF8B_BPALCD17_MASK)</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD18_MASK                   (0x1U)</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD18_SHIFT                  (0U)</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;</div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3e036b014e39cd770287d24fe313efab"> 3568</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD18_SHIFT)) &amp; LCD_WF8B_BPALCD18_MASK)</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD19_MASK                   (0x1U)</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD19_SHIFT                  (0U)</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9004d4eede906f2a83c656ba074ea0de"> 3575</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD19_SHIFT)) &amp; LCD_WF8B_BPALCD19_MASK)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD20_MASK                   (0x1U)</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD20_SHIFT                  (0U)</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;</div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga92f0f3825953fb4b3bee9be6fe2a20b8"> 3582</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD20_SHIFT)) &amp; LCD_WF8B_BPALCD20_MASK)</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD21_MASK                   (0x1U)</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD21_SHIFT                  (0U)</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga58ca0aae4cf1d67d189f139b5162609b"> 3589</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD21_SHIFT)) &amp; LCD_WF8B_BPALCD21_MASK)</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD22_MASK                   (0x1U)</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD22_SHIFT                  (0U)</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;</div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5fa7539d81fa380410e44753d88e4e60"> 3596</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD22_SHIFT)) &amp; LCD_WF8B_BPALCD22_MASK)</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD23_MASK                   (0x1U)</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD23_SHIFT                  (0U)</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gade89af16890338aca8dc4989f4895dc3"> 3603</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD23_SHIFT)) &amp; LCD_WF8B_BPALCD23_MASK)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD24_MASK                   (0x1U)</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD24_SHIFT                  (0U)</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga48b07f19210f3169c227061ff1eec56a"> 3610</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD24_SHIFT)) &amp; LCD_WF8B_BPALCD24_MASK)</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD25_MASK                   (0x1U)</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD25_SHIFT                  (0U)</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;</div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf02933cbcea8540c316fa36cf2285930"> 3617</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD25_SHIFT)) &amp; LCD_WF8B_BPALCD25_MASK)</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD26_MASK                   (0x1U)</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD26_SHIFT                  (0U)</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;</div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6f71cd6a312466b1d9677abf1425a1d9"> 3624</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD26_SHIFT)) &amp; LCD_WF8B_BPALCD26_MASK)</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD27_MASK                   (0x1U)</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD27_SHIFT                  (0U)</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;</div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0d57138c27956bc4557abc1b106c7c37"> 3631</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD27_SHIFT)) &amp; LCD_WF8B_BPALCD27_MASK)</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD28_MASK                   (0x1U)</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD28_SHIFT                  (0U)</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;</div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga84b3821be2f1330ed06608334eb7479b"> 3638</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD28_SHIFT)) &amp; LCD_WF8B_BPALCD28_MASK)</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD29_MASK                   (0x1U)</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD29_SHIFT                  (0U)</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;</div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaba4fdf16517bd5a2c9e1adee9e7e845d"> 3645</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD29_SHIFT)) &amp; LCD_WF8B_BPALCD29_MASK)</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD30_MASK                   (0x1U)</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD30_SHIFT                  (0U)</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga07975bbcbbf45785e59a45edf4653f30"> 3652</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD30_SHIFT)) &amp; LCD_WF8B_BPALCD30_MASK)</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD31_MASK                   (0x1U)</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD31_SHIFT                  (0U)</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaebe43bbefed9b120e7119658a29e7737"> 3659</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD31_SHIFT)) &amp; LCD_WF8B_BPALCD31_MASK)</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD32_MASK                   (0x1U)</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD32_SHIFT                  (0U)</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1975d90f0dd7e155e266c3681f32491a"> 3666</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD32_SHIFT)) &amp; LCD_WF8B_BPALCD32_MASK)</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD33_MASK                   (0x1U)</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD33_SHIFT                  (0U)</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;</div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5ab252d6ba1a8daf234067a9df8fab2f"> 3673</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD33_SHIFT)) &amp; LCD_WF8B_BPALCD33_MASK)</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD34_MASK                   (0x1U)</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD34_SHIFT                  (0U)</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6b4e5af0f4351913dc19c693d9f9ac99"> 3680</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD34_SHIFT)) &amp; LCD_WF8B_BPALCD34_MASK)</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD35_MASK                   (0x1U)</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD35_SHIFT                  (0U)</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;</div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaca1d078277a6363305fb0893119eeef6"> 3687</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD35_SHIFT)) &amp; LCD_WF8B_BPALCD35_MASK)</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD36_MASK                   (0x1U)</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD36_SHIFT                  (0U)</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;</div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga83d3d1e0933ba55f932bb72063fb90bf"> 3694</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD36_SHIFT)) &amp; LCD_WF8B_BPALCD36_MASK)</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD37_MASK                   (0x1U)</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD37_SHIFT                  (0U)</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaca491618e89db2c68c8c1422e09ef560"> 3701</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD37_SHIFT)) &amp; LCD_WF8B_BPALCD37_MASK)</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD38_MASK                   (0x1U)</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD38_SHIFT                  (0U)</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;</div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabc81746cecf32c5925fce1e8bfd6558e"> 3708</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD38_SHIFT)) &amp; LCD_WF8B_BPALCD38_MASK)</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD39_MASK                   (0x1U)</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD39_SHIFT                  (0U)</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2af90293f9f8c1f73daa61c2cb6fc050"> 3715</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD39_SHIFT)) &amp; LCD_WF8B_BPALCD39_MASK)</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD40_MASK                   (0x1U)</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD40_SHIFT                  (0U)</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;</div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga88c0e9c7dfa18c879ca7b9e47b053400"> 3722</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD40_SHIFT)) &amp; LCD_WF8B_BPALCD40_MASK)</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD41_MASK                   (0x1U)</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD41_SHIFT                  (0U)</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;</div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4f255564b4b77df9f88d2964ad2966fc"> 3729</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD41_SHIFT)) &amp; LCD_WF8B_BPALCD41_MASK)</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD42_MASK                   (0x1U)</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD42_SHIFT                  (0U)</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;</div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5fe50134ec5d34b6635ddec222865ccf"> 3736</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD42_SHIFT)) &amp; LCD_WF8B_BPALCD42_MASK)</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD43_MASK                   (0x1U)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD43_SHIFT                  (0U)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;</div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga999f6d8b33527e2d6ec2562663fd98e7"> 3743</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD43_SHIFT)) &amp; LCD_WF8B_BPALCD43_MASK)</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD44_MASK                   (0x1U)</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD44_SHIFT                  (0U)</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab8dd8281e94c598fa91f564025bf53d2"> 3750</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD44_SHIFT)) &amp; LCD_WF8B_BPALCD44_MASK)</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD45_MASK                   (0x1U)</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD45_SHIFT                  (0U)</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;</div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac12a0fef932d72e99ebb084fc0a66594"> 3757</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD45_SHIFT)) &amp; LCD_WF8B_BPALCD45_MASK)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD46_MASK                   (0x1U)</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD46_SHIFT                  (0U)</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;</div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7b123e739bea8a0077fe198158fa2c8f"> 3764</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD46_SHIFT)) &amp; LCD_WF8B_BPALCD46_MASK)</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD47_MASK                   (0x1U)</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD47_SHIFT                  (0U)</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3b15f9cae591d1a2d52ced6acdef0ee9"> 3771</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD47_SHIFT)) &amp; LCD_WF8B_BPALCD47_MASK)</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD48_MASK                   (0x1U)</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD48_SHIFT                  (0U)</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;</div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9a4f9f4b65831ab77b11ea3173b08434"> 3778</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD48_SHIFT)) &amp; LCD_WF8B_BPALCD48_MASK)</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD49_MASK                   (0x1U)</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD49_SHIFT                  (0U)</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;</div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga11fa2775ced5762610881918c98e9430"> 3785</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD49_SHIFT)) &amp; LCD_WF8B_BPALCD49_MASK)</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD50_MASK                   (0x1U)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD50_SHIFT                  (0U)</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;</div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1a9aae2556d0eec947e5b35d51721c02"> 3792</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD50_SHIFT)) &amp; LCD_WF8B_BPALCD50_MASK)</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD51_MASK                   (0x1U)</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD51_SHIFT                  (0U)</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;</div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1f923151d411f81963ea90db3bbb46eb"> 3799</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD51_SHIFT)) &amp; LCD_WF8B_BPALCD51_MASK)</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD52_MASK                   (0x1U)</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD52_SHIFT                  (0U)</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaaeda0832ff84310277d23a0518cdb5b9"> 3806</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD52_SHIFT)) &amp; LCD_WF8B_BPALCD52_MASK)</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD53_MASK                   (0x1U)</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD53_SHIFT                  (0U)</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa4900c5f0912a4840ca65c5f8f4a4480"> 3813</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD53_SHIFT)) &amp; LCD_WF8B_BPALCD53_MASK)</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD54_MASK                   (0x1U)</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD54_SHIFT                  (0U)</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga85f92bf4b2dedfbdbe680df83584930d"> 3820</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD54_SHIFT)) &amp; LCD_WF8B_BPALCD54_MASK)</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD55_MASK                   (0x1U)</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD55_SHIFT                  (0U)</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;</div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga308e48b669d0a3bcecb3a2ded06218a9"> 3827</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD55_SHIFT)) &amp; LCD_WF8B_BPALCD55_MASK)</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD56_MASK                   (0x1U)</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD56_SHIFT                  (0U)</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;</div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2a0504c76634b96f1bc20fffe3dcc89e"> 3834</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD56_SHIFT)) &amp; LCD_WF8B_BPALCD56_MASK)</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD57_MASK                   (0x1U)</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD57_SHIFT                  (0U)</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;</div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9e2d22a826975f82d91c4b177a3a6ee6"> 3841</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD57_SHIFT)) &amp; LCD_WF8B_BPALCD57_MASK)</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD58_MASK                   (0x1U)</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD58_SHIFT                  (0U)</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;</div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae9a5df061f5ec06206cd402d49ca0cc2"> 3848</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD58_SHIFT)) &amp; LCD_WF8B_BPALCD58_MASK)</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD59_MASK                   (0x1U)</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD59_SHIFT                  (0U)</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacd4ff9acb52c179197c4f34db02de162"> 3855</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD59_SHIFT)) &amp; LCD_WF8B_BPALCD59_MASK)</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD60_MASK                   (0x1U)</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD60_SHIFT                  (0U)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3991eaee2e057126be16370599e79b67"> 3862</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD60_SHIFT)) &amp; LCD_WF8B_BPALCD60_MASK)</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD61_MASK                   (0x1U)</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD61_SHIFT                  (0U)</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;</div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1f476bdf127e8823f588fb2df7b4fae6"> 3869</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD61_SHIFT)) &amp; LCD_WF8B_BPALCD61_MASK)</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD62_MASK                   (0x1U)</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD62_SHIFT                  (0U)</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga776cd24b9c626554031f6b7dce64cc85"> 3876</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD62_SHIFT)) &amp; LCD_WF8B_BPALCD62_MASK)</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD63_MASK                   (0x1U)</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD63_SHIFT                  (0U)</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabe126bd48235f9ab2bf91adf6bafc683"> 3883</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPALCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPALCD63_SHIFT)) &amp; LCD_WF8B_BPALCD63_MASK)</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD0_MASK                    (0x2U)</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD0_SHIFT                   (1U)</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga853799f0142436a16ba87da87ab59533"> 3890</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD0_SHIFT)) &amp; LCD_WF8B_BPBLCD0_MASK)</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD1_MASK                    (0x2U)</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD1_SHIFT                   (1U)</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;</div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga00c05674889fdf3b62c3cf37ade5fc6e"> 3897</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD1_SHIFT)) &amp; LCD_WF8B_BPBLCD1_MASK)</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD2_MASK                    (0x2U)</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD2_SHIFT                   (1U)</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac8698829493b48da6b438fb514bc50d1"> 3904</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD2_SHIFT)) &amp; LCD_WF8B_BPBLCD2_MASK)</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD3_MASK                    (0x2U)</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD3_SHIFT                   (1U)</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4c6729300fa3e2422485d737c3511ce5"> 3911</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD3_SHIFT)) &amp; LCD_WF8B_BPBLCD3_MASK)</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD4_MASK                    (0x2U)</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD4_SHIFT                   (1U)</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9debfda22c53ac21df8b21e1a0cf645f"> 3918</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD4_SHIFT)) &amp; LCD_WF8B_BPBLCD4_MASK)</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD5_MASK                    (0x2U)</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD5_SHIFT                   (1U)</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac93978ff8d73e305d23d31a8b00db019"> 3925</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD5_SHIFT)) &amp; LCD_WF8B_BPBLCD5_MASK)</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD6_MASK                    (0x2U)</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD6_SHIFT                   (1U)</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;</div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad162c117bed1a8bd06c207860f435be1"> 3932</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD6_SHIFT)) &amp; LCD_WF8B_BPBLCD6_MASK)</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD7_MASK                    (0x2U)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD7_SHIFT                   (1U)</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;</div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeeb5ac88f512ffe73bfe91d69b88cb02"> 3939</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD7_SHIFT)) &amp; LCD_WF8B_BPBLCD7_MASK)</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD8_MASK                    (0x2U)</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD8_SHIFT                   (1U)</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;</div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7d36cf2b1acaa184a7714922fd101587"> 3946</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD8_SHIFT)) &amp; LCD_WF8B_BPBLCD8_MASK)</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD9_MASK                    (0x2U)</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD9_SHIFT                   (1U)</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5342010882067a3239aa8579d5564411"> 3953</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD9_SHIFT)) &amp; LCD_WF8B_BPBLCD9_MASK)</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD10_MASK                   (0x2U)</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD10_SHIFT                  (1U)</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;</div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga39e76e231209a6e316b7659c088bdbf9"> 3960</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD10_SHIFT)) &amp; LCD_WF8B_BPBLCD10_MASK)</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD11_MASK                   (0x2U)</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD11_SHIFT                  (1U)</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;</div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0dc8ca4085f80f7979d2d81a81cfa261"> 3967</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD11_SHIFT)) &amp; LCD_WF8B_BPBLCD11_MASK)</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD12_MASK                   (0x2U)</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD12_SHIFT                  (1U)</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;</div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa0ee8750f8e061c968899a3dce120bad"> 3974</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD12_SHIFT)) &amp; LCD_WF8B_BPBLCD12_MASK)</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD13_MASK                   (0x2U)</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD13_SHIFT                  (1U)</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;</div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab01726d96d2d06ca602d70c17d0b4efb"> 3981</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD13_SHIFT)) &amp; LCD_WF8B_BPBLCD13_MASK)</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD14_MASK                   (0x2U)</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD14_SHIFT                  (1U)</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac0034f40eae09658e616803b25f16ba2"> 3988</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD14_SHIFT)) &amp; LCD_WF8B_BPBLCD14_MASK)</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD15_MASK                   (0x2U)</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD15_SHIFT                  (1U)</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;</div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga716082681aeaac90e25d240cb1e3d198"> 3995</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD15_SHIFT)) &amp; LCD_WF8B_BPBLCD15_MASK)</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD16_MASK                   (0x2U)</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD16_SHIFT                  (1U)</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;</div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga56b8c483ec590a4a02aa0ee3766522e8"> 4002</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD16_SHIFT)) &amp; LCD_WF8B_BPBLCD16_MASK)</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD17_MASK                   (0x2U)</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD17_SHIFT                  (1U)</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;</div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad7de88e10fbb47711338630e9324bac5"> 4009</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD17_SHIFT)) &amp; LCD_WF8B_BPBLCD17_MASK)</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD18_MASK                   (0x2U)</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD18_SHIFT                  (1U)</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;</div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad3cf5afb971550f0bf80c60225a9178c"> 4016</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD18_SHIFT)) &amp; LCD_WF8B_BPBLCD18_MASK)</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD19_MASK                   (0x2U)</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD19_SHIFT                  (1U)</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaac5458643f7bc5ef9775734a90e59150"> 4023</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD19_SHIFT)) &amp; LCD_WF8B_BPBLCD19_MASK)</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD20_MASK                   (0x2U)</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD20_SHIFT                  (1U)</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;</div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga69d6cd5bf035882c5338cce0957fcdd6"> 4030</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD20_SHIFT)) &amp; LCD_WF8B_BPBLCD20_MASK)</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD21_MASK                   (0x2U)</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD21_SHIFT                  (1U)</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;</div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad3fa7111494e79f99c1ac803b888f337"> 4037</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD21_SHIFT)) &amp; LCD_WF8B_BPBLCD21_MASK)</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD22_MASK                   (0x2U)</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD22_SHIFT                  (1U)</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;</div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae479adfd5a8e33e6b4093b768f948d82"> 4044</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD22_SHIFT)) &amp; LCD_WF8B_BPBLCD22_MASK)</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD23_MASK                   (0x2U)</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD23_SHIFT                  (1U)</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga933f350a47db2a687440308feace256f"> 4051</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD23_SHIFT)) &amp; LCD_WF8B_BPBLCD23_MASK)</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD24_MASK                   (0x2U)</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD24_SHIFT                  (1U)</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;</div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga95c31c575089e56c3054b18cec3cced7"> 4058</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD24_SHIFT)) &amp; LCD_WF8B_BPBLCD24_MASK)</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD25_MASK                   (0x2U)</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD25_SHIFT                  (1U)</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;</div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0ac34d0b5f88535e8cfc33522ca2cc78"> 4065</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD25_SHIFT)) &amp; LCD_WF8B_BPBLCD25_MASK)</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD26_MASK                   (0x2U)</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD26_SHIFT                  (1U)</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;</div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga00b8a630a60c5df0fe28cfec002ba1a6"> 4072</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD26_SHIFT)) &amp; LCD_WF8B_BPBLCD26_MASK)</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD27_MASK                   (0x2U)</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD27_SHIFT                  (1U)</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;</div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4228ef5d8f09b12d8fc294a429d4b891"> 4079</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD27_SHIFT)) &amp; LCD_WF8B_BPBLCD27_MASK)</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD28_MASK                   (0x2U)</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD28_SHIFT                  (1U)</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;</div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab144cf82a3cfcfcb47bc06ac71f6f4c2"> 4086</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD28_SHIFT)) &amp; LCD_WF8B_BPBLCD28_MASK)</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD29_MASK                   (0x2U)</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD29_SHIFT                  (1U)</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;</div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadb288a4df4dc22f31400431f92fde626"> 4093</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD29_SHIFT)) &amp; LCD_WF8B_BPBLCD29_MASK)</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD30_MASK                   (0x2U)</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD30_SHIFT                  (1U)</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;</div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa376284817033c7fd22ef514eab8bb0f"> 4100</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD30_SHIFT)) &amp; LCD_WF8B_BPBLCD30_MASK)</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD31_MASK                   (0x2U)</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD31_SHIFT                  (1U)</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;</div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0e3c3f94c1972ca08648948fcf04889a"> 4107</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD31_SHIFT)) &amp; LCD_WF8B_BPBLCD31_MASK)</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD32_MASK                   (0x2U)</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD32_SHIFT                  (1U)</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;</div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf8790b1f9b3410db38ccc9165d8b1db3"> 4114</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD32_SHIFT)) &amp; LCD_WF8B_BPBLCD32_MASK)</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD33_MASK                   (0x2U)</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD33_SHIFT                  (1U)</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;</div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga92be5768681cd1b0ab8135ab30ef8559"> 4121</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD33_SHIFT)) &amp; LCD_WF8B_BPBLCD33_MASK)</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD34_MASK                   (0x2U)</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD34_SHIFT                  (1U)</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga034409615ff200c1689e1b0199969b09"> 4128</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD34_SHIFT)) &amp; LCD_WF8B_BPBLCD34_MASK)</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD35_MASK                   (0x2U)</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD35_SHIFT                  (1U)</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;</div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2d474016165be468800b4bea24594169"> 4135</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD35_SHIFT)) &amp; LCD_WF8B_BPBLCD35_MASK)</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD36_MASK                   (0x2U)</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD36_SHIFT                  (1U)</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;</div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0299218b1b55c24144867bf4a0aede5a"> 4142</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD36_SHIFT)) &amp; LCD_WF8B_BPBLCD36_MASK)</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD37_MASK                   (0x2U)</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD37_SHIFT                  (1U)</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;</div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3a3850143d01c5dbba2b689e59908a86"> 4149</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD37_SHIFT)) &amp; LCD_WF8B_BPBLCD37_MASK)</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD38_MASK                   (0x2U)</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD38_SHIFT                  (1U)</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga89023cbe8c0c4eec3da9884e939134c0"> 4156</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD38_SHIFT)) &amp; LCD_WF8B_BPBLCD38_MASK)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD39_MASK                   (0x2U)</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD39_SHIFT                  (1U)</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;</div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga40bd8826a592d3fbc068b9562e76792a"> 4163</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD39_SHIFT)) &amp; LCD_WF8B_BPBLCD39_MASK)</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD40_MASK                   (0x2U)</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD40_SHIFT                  (1U)</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0b38b30a6466db6abcbeb7934b37345b"> 4170</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD40_SHIFT)) &amp; LCD_WF8B_BPBLCD40_MASK)</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD41_MASK                   (0x2U)</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD41_SHIFT                  (1U)</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;</div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7e6df4a00a817aa5f6180793e03adc40"> 4177</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD41_SHIFT)) &amp; LCD_WF8B_BPBLCD41_MASK)</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD42_MASK                   (0x2U)</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD42_SHIFT                  (1U)</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;</div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacec86540406ae7f740f6758062638611"> 4184</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD42_SHIFT)) &amp; LCD_WF8B_BPBLCD42_MASK)</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD43_MASK                   (0x2U)</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD43_SHIFT                  (1U)</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;</div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga536de5f3a77f5c793f63eacdfe81c8e2"> 4191</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD43_SHIFT)) &amp; LCD_WF8B_BPBLCD43_MASK)</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD44_MASK                   (0x2U)</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD44_SHIFT                  (1U)</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga18a05f8484c3cd0cc283da10480cd30a"> 4198</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD44_SHIFT)) &amp; LCD_WF8B_BPBLCD44_MASK)</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD45_MASK                   (0x2U)</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD45_SHIFT                  (1U)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;</div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga812c86c82e89ebc6320da40c276152db"> 4205</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD45_SHIFT)) &amp; LCD_WF8B_BPBLCD45_MASK)</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD46_MASK                   (0x2U)</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD46_SHIFT                  (1U)</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;</div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1eb19c000483ac5626948d6cb8fefaa9"> 4212</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD46_SHIFT)) &amp; LCD_WF8B_BPBLCD46_MASK)</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD47_MASK                   (0x2U)</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD47_SHIFT                  (1U)</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa55968f36ccf2c63e369be17ca106163"> 4219</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD47_SHIFT)) &amp; LCD_WF8B_BPBLCD47_MASK)</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD48_MASK                   (0x2U)</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD48_SHIFT                  (1U)</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;</div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0ed05417afada105c4e7ce025d1ae010"> 4226</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD48_SHIFT)) &amp; LCD_WF8B_BPBLCD48_MASK)</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD49_MASK                   (0x2U)</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD49_SHIFT                  (1U)</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;</div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8eac7967fef246dd59aa216597b5b244"> 4233</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD49_SHIFT)) &amp; LCD_WF8B_BPBLCD49_MASK)</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD50_MASK                   (0x2U)</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD50_SHIFT                  (1U)</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;</div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga30727b4dd3eb9b5d19f18ee03b8d6139"> 4240</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD50_SHIFT)) &amp; LCD_WF8B_BPBLCD50_MASK)</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD51_MASK                   (0x2U)</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD51_SHIFT                  (1U)</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;</div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8b805267605c45b4e719ab6466398dc3"> 4247</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD51_SHIFT)) &amp; LCD_WF8B_BPBLCD51_MASK)</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD52_MASK                   (0x2U)</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD52_SHIFT                  (1U)</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;</div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad7d002d3679036993cbcc58e52115afd"> 4254</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD52_SHIFT)) &amp; LCD_WF8B_BPBLCD52_MASK)</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD53_MASK                   (0x2U)</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD53_SHIFT                  (1U)</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;</div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0436dd0f3d3854f3c286782750a434ca"> 4261</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD53_SHIFT)) &amp; LCD_WF8B_BPBLCD53_MASK)</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD54_MASK                   (0x2U)</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD54_SHIFT                  (1U)</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga619783ca59734c0c79a0ceb428a44f62"> 4268</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD54_SHIFT)) &amp; LCD_WF8B_BPBLCD54_MASK)</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD55_MASK                   (0x2U)</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD55_SHIFT                  (1U)</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaaf69f0067371e8e66e34fb2092a9764d"> 4275</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD55_SHIFT)) &amp; LCD_WF8B_BPBLCD55_MASK)</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD56_MASK                   (0x2U)</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD56_SHIFT                  (1U)</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;</div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaaf75c8c12e47e9bff7d764f2de2e9b0b"> 4282</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD56_SHIFT)) &amp; LCD_WF8B_BPBLCD56_MASK)</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD57_MASK                   (0x2U)</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD57_SHIFT                  (1U)</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;</div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac244ee4f3b507d8d35d93f0344c37832"> 4289</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD57_SHIFT)) &amp; LCD_WF8B_BPBLCD57_MASK)</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD58_MASK                   (0x2U)</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD58_SHIFT                  (1U)</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;</div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5a3f94fb71d78a7b088d07aae77f2b47"> 4296</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD58_SHIFT)) &amp; LCD_WF8B_BPBLCD58_MASK)</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD59_MASK                   (0x2U)</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD59_SHIFT                  (1U)</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;</div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac4db65567407081e441ecf92136fa588"> 4303</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD59_SHIFT)) &amp; LCD_WF8B_BPBLCD59_MASK)</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD60_MASK                   (0x2U)</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD60_SHIFT                  (1U)</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;</div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga382daa2c3510b2581a4c75a2964b61b7"> 4310</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD60_SHIFT)) &amp; LCD_WF8B_BPBLCD60_MASK)</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD61_MASK                   (0x2U)</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD61_SHIFT                  (1U)</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;</div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga95b8ac96b91f6ec7988513015636fe34"> 4317</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD61_SHIFT)) &amp; LCD_WF8B_BPBLCD61_MASK)</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD62_MASK                   (0x2U)</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD62_SHIFT                  (1U)</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;</div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga42340e05654c67546743cb9801320980"> 4324</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD62_SHIFT)) &amp; LCD_WF8B_BPBLCD62_MASK)</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD63_MASK                   (0x2U)</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD63_SHIFT                  (1U)</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;</div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaba48f47436530efdbb920a0a9178ff4b"> 4331</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPBLCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPBLCD63_SHIFT)) &amp; LCD_WF8B_BPBLCD63_MASK)</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD0_MASK                    (0x4U)</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD0_SHIFT                   (2U)</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;</div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacc82e71e7f7ab6dfdcf31cbf3e5f317f"> 4338</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD0_SHIFT)) &amp; LCD_WF8B_BPCLCD0_MASK)</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD1_MASK                    (0x4U)</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD1_SHIFT                   (2U)</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9bfad0885bc44fa403a91eb8f4ab00b0"> 4345</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD1_SHIFT)) &amp; LCD_WF8B_BPCLCD1_MASK)</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD2_MASK                    (0x4U)</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD2_SHIFT                   (2U)</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;</div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga12da9f14b93803b4dc1bca9113e87df0"> 4352</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD2_SHIFT)) &amp; LCD_WF8B_BPCLCD2_MASK)</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD3_MASK                    (0x4U)</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD3_SHIFT                   (2U)</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;</div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafa9de2ec291484308d0f92def4f23b2b"> 4359</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD3_SHIFT)) &amp; LCD_WF8B_BPCLCD3_MASK)</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD4_MASK                    (0x4U)</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD4_SHIFT                   (2U)</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;</div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga531a47f8c37b0fc5ce94260075a829a0"> 4366</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD4_SHIFT)) &amp; LCD_WF8B_BPCLCD4_MASK)</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD5_MASK                    (0x4U)</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD5_SHIFT                   (2U)</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;</div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga587b23485f8cfc0346d9f230a12a734a"> 4373</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD5_SHIFT)) &amp; LCD_WF8B_BPCLCD5_MASK)</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD6_MASK                    (0x4U)</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD6_SHIFT                   (2U)</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;</div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae72bc6b240535a0eb8d34ffe2d37b464"> 4380</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD6_SHIFT)) &amp; LCD_WF8B_BPCLCD6_MASK)</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD7_MASK                    (0x4U)</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD7_SHIFT                   (2U)</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5352e95c9e237774b6c5927ce1c12f4c"> 4387</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD7_SHIFT)) &amp; LCD_WF8B_BPCLCD7_MASK)</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD8_MASK                    (0x4U)</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD8_SHIFT                   (2U)</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;</div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5d94cc410c58293f7d39f829bd593f61"> 4394</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD8_SHIFT)) &amp; LCD_WF8B_BPCLCD8_MASK)</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD9_MASK                    (0x4U)</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD9_SHIFT                   (2U)</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;</div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga984872136adc7d7de3abb015615275f2"> 4401</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD9_SHIFT)) &amp; LCD_WF8B_BPCLCD9_MASK)</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD10_MASK                   (0x4U)</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD10_SHIFT                  (2U)</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaba979c95de30d95d024f767d4b277cd8"> 4408</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD10_SHIFT)) &amp; LCD_WF8B_BPCLCD10_MASK)</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD11_MASK                   (0x4U)</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD11_SHIFT                  (2U)</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;</div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae8d8c0b1c178dc1354caa16f71c621eb"> 4415</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD11_SHIFT)) &amp; LCD_WF8B_BPCLCD11_MASK)</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD12_MASK                   (0x4U)</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD12_SHIFT                  (2U)</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;</div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae33a4af61b3cf4b6ae235c9f35676a3c"> 4422</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD12_SHIFT)) &amp; LCD_WF8B_BPCLCD12_MASK)</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD13_MASK                   (0x4U)</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD13_SHIFT                  (2U)</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab68a881e2bcb5068b094ffb1c2ceeb6b"> 4429</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD13_SHIFT)) &amp; LCD_WF8B_BPCLCD13_MASK)</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD14_MASK                   (0x4U)</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD14_SHIFT                  (2U)</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;</div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga49887f69151881f3c44e6d013227186d"> 4436</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD14_SHIFT)) &amp; LCD_WF8B_BPCLCD14_MASK)</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD15_MASK                   (0x4U)</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD15_SHIFT                  (2U)</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;</div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2a4210af90fcbd4d2356d8b6ace188b8"> 4443</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD15_SHIFT)) &amp; LCD_WF8B_BPCLCD15_MASK)</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD16_MASK                   (0x4U)</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD16_SHIFT                  (2U)</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga17154d1bc6e927b2e2040a9af30fc83a"> 4450</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD16_SHIFT)) &amp; LCD_WF8B_BPCLCD16_MASK)</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD17_MASK                   (0x4U)</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD17_SHIFT                  (2U)</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;</div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga135cfba23b022ffa2440f21f75b4a777"> 4457</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD17_SHIFT)) &amp; LCD_WF8B_BPCLCD17_MASK)</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD18_MASK                   (0x4U)</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD18_SHIFT                  (2U)</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;</div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8a1fa5498168670682d4b7e02cec0f89"> 4464</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD18_SHIFT)) &amp; LCD_WF8B_BPCLCD18_MASK)</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD19_MASK                   (0x4U)</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD19_SHIFT                  (2U)</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;</div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaec7ac69dd0e8132a8bd4ca53c3ca9aa6"> 4471</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD19_SHIFT)) &amp; LCD_WF8B_BPCLCD19_MASK)</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD20_MASK                   (0x4U)</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD20_SHIFT                  (2U)</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;</div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga93dee8293e74866468442e9f9292f207"> 4478</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD20_SHIFT)) &amp; LCD_WF8B_BPCLCD20_MASK)</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD21_MASK                   (0x4U)</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD21_SHIFT                  (2U)</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;</div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacdabb14d6e34b6e9bb1c41c508316cb6"> 4485</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD21_SHIFT)) &amp; LCD_WF8B_BPCLCD21_MASK)</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD22_MASK                   (0x4U)</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD22_SHIFT                  (2U)</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;</div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa457d77b3e31b1683f0955c48549c7a5"> 4492</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD22_SHIFT)) &amp; LCD_WF8B_BPCLCD22_MASK)</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD23_MASK                   (0x4U)</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD23_SHIFT                  (2U)</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;</div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7ff958b5036f340e95a5ded860ed798b"> 4499</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD23_SHIFT)) &amp; LCD_WF8B_BPCLCD23_MASK)</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD24_MASK                   (0x4U)</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD24_SHIFT                  (2U)</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;</div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga197f8e2c074ad22c98bd85c0a453e63a"> 4506</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD24_SHIFT)) &amp; LCD_WF8B_BPCLCD24_MASK)</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD25_MASK                   (0x4U)</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD25_SHIFT                  (2U)</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3165a24de5a4c90c5fc36e5e61b87a06"> 4513</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD25_SHIFT)) &amp; LCD_WF8B_BPCLCD25_MASK)</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD26_MASK                   (0x4U)</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD26_SHIFT                  (2U)</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;</div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5da2e2c03dee4332d0d2579ba467f13c"> 4520</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD26_SHIFT)) &amp; LCD_WF8B_BPCLCD26_MASK)</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD27_MASK                   (0x4U)</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD27_SHIFT                  (2U)</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;</div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaecfb6459500438d9c5e1212ef46c81f1"> 4527</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD27_SHIFT)) &amp; LCD_WF8B_BPCLCD27_MASK)</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD28_MASK                   (0x4U)</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD28_SHIFT                  (2U)</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;</div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4334a6355c8b69d7dd310e618e9e9970"> 4534</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD28_SHIFT)) &amp; LCD_WF8B_BPCLCD28_MASK)</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD29_MASK                   (0x4U)</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD29_SHIFT                  (2U)</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;</div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7a3bbaccb396c7bb4bf8e1e7e34523d3"> 4541</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD29_SHIFT)) &amp; LCD_WF8B_BPCLCD29_MASK)</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD30_MASK                   (0x4U)</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD30_SHIFT                  (2U)</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5c1b22a7184261c3a166c86133e2538e"> 4548</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD30_SHIFT)) &amp; LCD_WF8B_BPCLCD30_MASK)</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD31_MASK                   (0x4U)</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD31_SHIFT                  (2U)</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;</div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga74fcd3a6fe4dae503db76d376b95a217"> 4555</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD31_SHIFT)) &amp; LCD_WF8B_BPCLCD31_MASK)</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD32_MASK                   (0x4U)</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD32_SHIFT                  (2U)</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;</div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadcf1a239027f3f2cda23d1aba6513b6d"> 4562</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD32_SHIFT)) &amp; LCD_WF8B_BPCLCD32_MASK)</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD33_MASK                   (0x4U)</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD33_SHIFT                  (2U)</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga63ee0a99f6633294bbfaa69bfe5acccb"> 4569</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD33_SHIFT)) &amp; LCD_WF8B_BPCLCD33_MASK)</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD34_MASK                   (0x4U)</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD34_SHIFT                  (2U)</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;</div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4bf04afe8994eb25419bf2eb0537e5e1"> 4576</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD34_SHIFT)) &amp; LCD_WF8B_BPCLCD34_MASK)</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD35_MASK                   (0x4U)</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD35_SHIFT                  (2U)</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;</div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae7aa61469b48604f2970e5d83aa9d923"> 4583</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD35_SHIFT)) &amp; LCD_WF8B_BPCLCD35_MASK)</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD36_MASK                   (0x4U)</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD36_SHIFT                  (2U)</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;</div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab520ef61c131abdd85c6c94ba3d3797a"> 4590</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD36_SHIFT)) &amp; LCD_WF8B_BPCLCD36_MASK)</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD37_MASK                   (0x4U)</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD37_SHIFT                  (2U)</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga24541ddf06338f39b8dd0953ed731b25"> 4597</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD37_SHIFT)) &amp; LCD_WF8B_BPCLCD37_MASK)</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD38_MASK                   (0x4U)</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD38_SHIFT                  (2U)</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;</div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabbad747c30affac9a779555b8dc37d1f"> 4604</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD38_SHIFT)) &amp; LCD_WF8B_BPCLCD38_MASK)</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD39_MASK                   (0x4U)</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD39_SHIFT                  (2U)</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;</div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga38ffbbdb15e031cb2db26bf88a430908"> 4611</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD39_SHIFT)) &amp; LCD_WF8B_BPCLCD39_MASK)</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD40_MASK                   (0x4U)</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD40_SHIFT                  (2U)</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeab5dfd716202551e47d04985c3b7f8b"> 4618</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD40_SHIFT)) &amp; LCD_WF8B_BPCLCD40_MASK)</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD41_MASK                   (0x4U)</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD41_SHIFT                  (2U)</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;</div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa7092453d2ef0dd872af0f05e23d2f82"> 4625</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD41_SHIFT)) &amp; LCD_WF8B_BPCLCD41_MASK)</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD42_MASK                   (0x4U)</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD42_SHIFT                  (2U)</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;</div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac1cb150c76331c6e3c1988594bf21000"> 4632</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD42_SHIFT)) &amp; LCD_WF8B_BPCLCD42_MASK)</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD43_MASK                   (0x4U)</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD43_SHIFT                  (2U)</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;</div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5b1f5b23cde73b20d15ac4b0538b14e7"> 4639</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD43_SHIFT)) &amp; LCD_WF8B_BPCLCD43_MASK)</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD44_MASK                   (0x4U)</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD44_SHIFT                  (2U)</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga09a8d3d9d99a9366e37322ecb4182a46"> 4646</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD44_SHIFT)) &amp; LCD_WF8B_BPCLCD44_MASK)</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD45_MASK                   (0x4U)</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD45_SHIFT                  (2U)</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9f247677f4f48807e297eef96373fec6"> 4653</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD45_SHIFT)) &amp; LCD_WF8B_BPCLCD45_MASK)</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD46_MASK                   (0x4U)</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD46_SHIFT                  (2U)</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;</div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga355ac447ced49b370a01ef3937776905"> 4660</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD46_SHIFT)) &amp; LCD_WF8B_BPCLCD46_MASK)</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD47_MASK                   (0x4U)</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD47_SHIFT                  (2U)</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;</div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga856ce145fc5743d04e2472b4e1b17860"> 4667</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD47_SHIFT)) &amp; LCD_WF8B_BPCLCD47_MASK)</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD48_MASK                   (0x4U)</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD48_SHIFT                  (2U)</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;</div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga12ca966379a82b9c20e8459e013f3dea"> 4674</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD48_SHIFT)) &amp; LCD_WF8B_BPCLCD48_MASK)</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD49_MASK                   (0x4U)</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD49_SHIFT                  (2U)</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;</div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8fe93def1f63eb89366be32579d88183"> 4681</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD49_SHIFT)) &amp; LCD_WF8B_BPCLCD49_MASK)</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD50_MASK                   (0x4U)</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD50_SHIFT                  (2U)</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga65bc753c067867a483989980f0d07511"> 4688</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD50_SHIFT)) &amp; LCD_WF8B_BPCLCD50_MASK)</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD51_MASK                   (0x4U)</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD51_SHIFT                  (2U)</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad2aa0a5caf62b3f9ac8243c2208ad47c"> 4695</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD51_SHIFT)) &amp; LCD_WF8B_BPCLCD51_MASK)</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD52_MASK                   (0x4U)</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD52_SHIFT                  (2U)</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;</div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga87392f3ca05b66643be653d81e8544c4"> 4702</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD52_SHIFT)) &amp; LCD_WF8B_BPCLCD52_MASK)</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD53_MASK                   (0x4U)</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD53_SHIFT                  (2U)</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5597dd7f0875b70e4727031cf7f00793"> 4709</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD53_SHIFT)) &amp; LCD_WF8B_BPCLCD53_MASK)</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD54_MASK                   (0x4U)</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD54_SHIFT                  (2U)</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;</div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga07d3b72f4a24690a02f0c0285f1cb4ed"> 4716</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD54_SHIFT)) &amp; LCD_WF8B_BPCLCD54_MASK)</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD55_MASK                   (0x4U)</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD55_SHIFT                  (2U)</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;</div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4dc04cfe06112861ce7377fec178ed7e"> 4723</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD55_SHIFT)) &amp; LCD_WF8B_BPCLCD55_MASK)</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD56_MASK                   (0x4U)</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD56_SHIFT                  (2U)</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;</div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab17546ca8fe74228d7ab2caec7c0528d"> 4730</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD56_SHIFT)) &amp; LCD_WF8B_BPCLCD56_MASK)</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD57_MASK                   (0x4U)</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD57_SHIFT                  (2U)</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf28e665e0f27343cbdd1a22de188e6a9"> 4737</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD57_SHIFT)) &amp; LCD_WF8B_BPCLCD57_MASK)</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD58_MASK                   (0x4U)</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD58_SHIFT                  (2U)</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;</div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf9ea21afcbfb4ba500e98da53a391281"> 4744</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD58_SHIFT)) &amp; LCD_WF8B_BPCLCD58_MASK)</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD59_MASK                   (0x4U)</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD59_SHIFT                  (2U)</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;</div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9923947dcfa016ff6ff420465b30e850"> 4751</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD59_SHIFT)) &amp; LCD_WF8B_BPCLCD59_MASK)</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD60_MASK                   (0x4U)</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD60_SHIFT                  (2U)</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;</div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac8b8ccfd9ffd4277ff56973b01795816"> 4758</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD60_SHIFT)) &amp; LCD_WF8B_BPCLCD60_MASK)</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD61_MASK                   (0x4U)</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD61_SHIFT                  (2U)</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;</div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga32535ac1161cd79a5053ec5d1f126e14"> 4765</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD61_SHIFT)) &amp; LCD_WF8B_BPCLCD61_MASK)</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD62_MASK                   (0x4U)</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD62_SHIFT                  (2U)</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacd8fe214affdc745eff8813b838086ef"> 4772</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD62_SHIFT)) &amp; LCD_WF8B_BPCLCD62_MASK)</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD63_MASK                   (0x4U)</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD63_SHIFT                  (2U)</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;</div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab200a92b5ecaf342d57072d7f2af25a1"> 4779</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPCLCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPCLCD63_SHIFT)) &amp; LCD_WF8B_BPCLCD63_MASK)</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD0_MASK                    (0x8U)</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD0_SHIFT                   (3U)</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;</div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabc0b0fe29bbacda459115dfaa4f5bbc0"> 4786</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD0_SHIFT)) &amp; LCD_WF8B_BPDLCD0_MASK)</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD1_MASK                    (0x8U)</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD1_SHIFT                   (3U)</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga468267fc1e8304e81ee365b95c0b293c"> 4793</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD1_SHIFT)) &amp; LCD_WF8B_BPDLCD1_MASK)</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD2_MASK                    (0x8U)</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD2_SHIFT                   (3U)</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;</div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5eeb21b13bb87156dcff22930a815548"> 4800</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD2_SHIFT)) &amp; LCD_WF8B_BPDLCD2_MASK)</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD3_MASK                    (0x8U)</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD3_SHIFT                   (3U)</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;</div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga41da1cba6f7a1739f47825e36f42cf46"> 4807</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD3_SHIFT)) &amp; LCD_WF8B_BPDLCD3_MASK)</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD4_MASK                    (0x8U)</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD4_SHIFT                   (3U)</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga48f69d4c5b06b97ba37883a7dfb5d689"> 4814</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD4_SHIFT)) &amp; LCD_WF8B_BPDLCD4_MASK)</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD5_MASK                    (0x8U)</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD5_SHIFT                   (3U)</span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeabc03914dbd4912d2695b2c92b6088f"> 4821</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD5_SHIFT)) &amp; LCD_WF8B_BPDLCD5_MASK)</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD6_MASK                    (0x8U)</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD6_SHIFT                   (3U)</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad5eaee30e379f61d8a0677b7be362db9"> 4828</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD6_SHIFT)) &amp; LCD_WF8B_BPDLCD6_MASK)</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD7_MASK                    (0x8U)</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD7_SHIFT                   (3U)</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;</div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga73b9ad06bf416bce23b9004aef5e73cd"> 4835</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD7_SHIFT)) &amp; LCD_WF8B_BPDLCD7_MASK)</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD8_MASK                    (0x8U)</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD8_SHIFT                   (3U)</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;</div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0cbe330e3e3385555475015dc5f0e35b"> 4842</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD8_SHIFT)) &amp; LCD_WF8B_BPDLCD8_MASK)</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD9_MASK                    (0x8U)</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD9_SHIFT                   (3U)</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;</div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadb4f3761a44bf6f22b7d5991b8483531"> 4849</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD9_SHIFT)) &amp; LCD_WF8B_BPDLCD9_MASK)</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD10_MASK                   (0x8U)</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD10_SHIFT                  (3U)</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;</div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae19389fd2ce1c9257f35cabc527179e9"> 4856</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD10_SHIFT)) &amp; LCD_WF8B_BPDLCD10_MASK)</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD11_MASK                   (0x8U)</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD11_SHIFT                  (3U)</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;</div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga33f5c2221aca435cd5f0d8b08ee83c9e"> 4863</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD11_SHIFT)) &amp; LCD_WF8B_BPDLCD11_MASK)</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD12_MASK                   (0x8U)</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD12_SHIFT                  (3U)</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;</div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaaabcb4d08ce00a2f9600d92296e868f3"> 4870</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD12_SHIFT)) &amp; LCD_WF8B_BPDLCD12_MASK)</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD13_MASK                   (0x8U)</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD13_SHIFT                  (3U)</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;</div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae47226b45ad0ea611f8707d64648e093"> 4877</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD13_SHIFT)) &amp; LCD_WF8B_BPDLCD13_MASK)</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD14_MASK                   (0x8U)</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD14_SHIFT                  (3U)</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;</div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5c0fee748a388706f33fdf3e93e25e55"> 4884</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD14_SHIFT)) &amp; LCD_WF8B_BPDLCD14_MASK)</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD15_MASK                   (0x8U)</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD15_SHIFT                  (3U)</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;</div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0948f2042ac5e08f1bb5fb76b2141945"> 4891</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD15_SHIFT)) &amp; LCD_WF8B_BPDLCD15_MASK)</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD16_MASK                   (0x8U)</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD16_SHIFT                  (3U)</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;</div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3110eda09f77f6fe096251d1ff578eb6"> 4898</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD16_SHIFT)) &amp; LCD_WF8B_BPDLCD16_MASK)</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD17_MASK                   (0x8U)</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD17_SHIFT                  (3U)</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;</div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9b7bffabf0da92a230fce1ecd427c379"> 4905</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD17_SHIFT)) &amp; LCD_WF8B_BPDLCD17_MASK)</span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD18_MASK                   (0x8U)</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD18_SHIFT                  (3U)</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;</div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3c2b643df878994c3a19c8bd6744a107"> 4912</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD18_SHIFT)) &amp; LCD_WF8B_BPDLCD18_MASK)</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD19_MASK                   (0x8U)</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD19_SHIFT                  (3U)</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;</div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3b0a927007b933497a732bed62c22916"> 4919</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD19_SHIFT)) &amp; LCD_WF8B_BPDLCD19_MASK)</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD20_MASK                   (0x8U)</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD20_SHIFT                  (3U)</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;</div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga114147fea65d4d84f05fd38474251b22"> 4926</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD20_SHIFT)) &amp; LCD_WF8B_BPDLCD20_MASK)</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD21_MASK                   (0x8U)</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD21_SHIFT                  (3U)</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8389ac682db7f39b0f9914197eac99d8"> 4933</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD21_SHIFT)) &amp; LCD_WF8B_BPDLCD21_MASK)</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD22_MASK                   (0x8U)</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD22_SHIFT                  (3U)</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;</div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga67e70eaa6c8b5105c1c5918a7a0cccc7"> 4940</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD22_SHIFT)) &amp; LCD_WF8B_BPDLCD22_MASK)</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD23_MASK                   (0x8U)</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD23_SHIFT                  (3U)</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;</div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga27fb85109ae0625a49b1c5364eaefc45"> 4947</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD23_SHIFT)) &amp; LCD_WF8B_BPDLCD23_MASK)</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD24_MASK                   (0x8U)</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD24_SHIFT                  (3U)</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;</div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab33afab615c341f816727552f20d185d"> 4954</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD24_SHIFT)) &amp; LCD_WF8B_BPDLCD24_MASK)</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD25_MASK                   (0x8U)</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD25_SHIFT                  (3U)</span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;</div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga793f350e54420ead2feea14669b29ba6"> 4961</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD25_SHIFT)) &amp; LCD_WF8B_BPDLCD25_MASK)</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD26_MASK                   (0x8U)</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD26_SHIFT                  (3U)</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;</div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga187cd8fc41dd184a32966e38bd1cdd91"> 4968</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD26_SHIFT)) &amp; LCD_WF8B_BPDLCD26_MASK)</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD27_MASK                   (0x8U)</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD27_SHIFT                  (3U)</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;</div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaec6ded932cc6396305f79b85a8c8816a"> 4975</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD27_SHIFT)) &amp; LCD_WF8B_BPDLCD27_MASK)</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD28_MASK                   (0x8U)</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD28_SHIFT                  (3U)</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;</div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga41c8f102cd16c8fb92783c346b98fc2b"> 4982</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD28_SHIFT)) &amp; LCD_WF8B_BPDLCD28_MASK)</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD29_MASK                   (0x8U)</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD29_SHIFT                  (3U)</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;</div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae833b9ea2d67d54e023936d4ca09e2c8"> 4989</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD29_SHIFT)) &amp; LCD_WF8B_BPDLCD29_MASK)</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD30_MASK                   (0x8U)</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD30_SHIFT                  (3U)</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadd7a7d4a0f64a542fc05a20e12f50494"> 4996</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD30_SHIFT)) &amp; LCD_WF8B_BPDLCD30_MASK)</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD31_MASK                   (0x8U)</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD31_SHIFT                  (3U)</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;</div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3a886eda6a74b53097e72757363a4e1b"> 5003</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD31_SHIFT)) &amp; LCD_WF8B_BPDLCD31_MASK)</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD32_MASK                   (0x8U)</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD32_SHIFT                  (3U)</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;</div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga084231f0112da1e0947fdb6fbcb89865"> 5010</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD32_SHIFT)) &amp; LCD_WF8B_BPDLCD32_MASK)</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD33_MASK                   (0x8U)</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD33_SHIFT                  (3U)</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;</div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa99b01d455c132a01504efd7b75e408a"> 5017</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD33_SHIFT)) &amp; LCD_WF8B_BPDLCD33_MASK)</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD34_MASK                   (0x8U)</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD34_SHIFT                  (3U)</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;</div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaac7e7a753d8a87344788396eaae17995"> 5024</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD34_SHIFT)) &amp; LCD_WF8B_BPDLCD34_MASK)</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD35_MASK                   (0x8U)</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD35_SHIFT                  (3U)</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;</div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga11840137c63fe38aa91e54c2b13cf02d"> 5031</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD35_SHIFT)) &amp; LCD_WF8B_BPDLCD35_MASK)</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD36_MASK                   (0x8U)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD36_SHIFT                  (3U)</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;</div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga034fe06d59b2a48bf26fa62c6167f002"> 5038</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD36_SHIFT)) &amp; LCD_WF8B_BPDLCD36_MASK)</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD37_MASK                   (0x8U)</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD37_SHIFT                  (3U)</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;</div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaafbbb8f01266ef50806fdaf3860aa65e"> 5045</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD37_SHIFT)) &amp; LCD_WF8B_BPDLCD37_MASK)</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD38_MASK                   (0x8U)</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD38_SHIFT                  (3U)</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;</div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3f116af961d75f4d65e2433292d9b02c"> 5052</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD38_SHIFT)) &amp; LCD_WF8B_BPDLCD38_MASK)</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD39_MASK                   (0x8U)</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD39_SHIFT                  (3U)</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;</div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafc51427b3173d1eca5a530960a53399f"> 5059</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD39_SHIFT)) &amp; LCD_WF8B_BPDLCD39_MASK)</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD40_MASK                   (0x8U)</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD40_SHIFT                  (3U)</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;</div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0b47d55715f9bf59ec608bafcbc0cfc6"> 5066</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD40_SHIFT)) &amp; LCD_WF8B_BPDLCD40_MASK)</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD41_MASK                   (0x8U)</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD41_SHIFT                  (3U)</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;</div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8e6d2d0ceafaa9f6d310fb4bec3a2f51"> 5073</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD41_SHIFT)) &amp; LCD_WF8B_BPDLCD41_MASK)</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD42_MASK                   (0x8U)</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD42_SHIFT                  (3U)</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;</div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga129713c1e71d8582bc8ea926926f283a"> 5080</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD42_SHIFT)) &amp; LCD_WF8B_BPDLCD42_MASK)</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD43_MASK                   (0x8U)</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD43_SHIFT                  (3U)</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;</div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf14224234fcab2ad49527a287f1870ab"> 5087</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD43_SHIFT)) &amp; LCD_WF8B_BPDLCD43_MASK)</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD44_MASK                   (0x8U)</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD44_SHIFT                  (3U)</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;</div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae025bf66deaa1add3f4e4d6f802dc693"> 5094</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD44_SHIFT)) &amp; LCD_WF8B_BPDLCD44_MASK)</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD45_MASK                   (0x8U)</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD45_SHIFT                  (3U)</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga417decbecf7d97aadbfe585682a71887"> 5101</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD45_SHIFT)) &amp; LCD_WF8B_BPDLCD45_MASK)</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD46_MASK                   (0x8U)</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD46_SHIFT                  (3U)</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;</div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga76b18289cebde5807759536f9eb0e87d"> 5108</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD46_SHIFT)) &amp; LCD_WF8B_BPDLCD46_MASK)</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD47_MASK                   (0x8U)</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD47_SHIFT                  (3U)</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;</div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0d8a3aaadfe1105a3ce85071ff250e04"> 5115</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD47_SHIFT)) &amp; LCD_WF8B_BPDLCD47_MASK)</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD48_MASK                   (0x8U)</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD48_SHIFT                  (3U)</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafaaeda37967075c76b6aa4af9a32085a"> 5122</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD48_SHIFT)) &amp; LCD_WF8B_BPDLCD48_MASK)</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD49_MASK                   (0x8U)</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD49_SHIFT                  (3U)</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga58c8f598e1090dbd27c526cd308ee9a3"> 5129</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD49_SHIFT)) &amp; LCD_WF8B_BPDLCD49_MASK)</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD50_MASK                   (0x8U)</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD50_SHIFT                  (3U)</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;</div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa477fd4ef7a69ad607015f09ba263ddd"> 5136</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD50_SHIFT)) &amp; LCD_WF8B_BPDLCD50_MASK)</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD51_MASK                   (0x8U)</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD51_SHIFT                  (3U)</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;</div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaca7ed4e0463f204c7fc72cfcd3a81bac"> 5143</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD51_SHIFT)) &amp; LCD_WF8B_BPDLCD51_MASK)</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD52_MASK                   (0x8U)</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD52_SHIFT                  (3U)</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;</div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga27e85b0d25257b45c832f8ba211aece7"> 5150</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD52_SHIFT)) &amp; LCD_WF8B_BPDLCD52_MASK)</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD53_MASK                   (0x8U)</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD53_SHIFT                  (3U)</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;</div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeab19f3ac97b42351032d6d49cf5322c"> 5157</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD53_SHIFT)) &amp; LCD_WF8B_BPDLCD53_MASK)</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD54_MASK                   (0x8U)</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD54_SHIFT                  (3U)</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;</div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga01d6ad648cc164e485c0c15631ec2d22"> 5164</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD54_SHIFT)) &amp; LCD_WF8B_BPDLCD54_MASK)</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD55_MASK                   (0x8U)</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD55_SHIFT                  (3U)</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;</div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga525426d6c51ee0d74ddab72b85eb5081"> 5171</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD55_SHIFT)) &amp; LCD_WF8B_BPDLCD55_MASK)</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD56_MASK                   (0x8U)</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD56_SHIFT                  (3U)</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;</div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga846aa13ea92e8437f565fd52e84c65e1"> 5178</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD56_SHIFT)) &amp; LCD_WF8B_BPDLCD56_MASK)</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD57_MASK                   (0x8U)</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD57_SHIFT                  (3U)</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;</div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad5fa2ae9f75d99a6b592241697bed01b"> 5185</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD57_SHIFT)) &amp; LCD_WF8B_BPDLCD57_MASK)</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD58_MASK                   (0x8U)</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD58_SHIFT                  (3U)</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac4dc5530b2e9dd00dab3b5ed72d060c8"> 5192</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD58_SHIFT)) &amp; LCD_WF8B_BPDLCD58_MASK)</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD59_MASK                   (0x8U)</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD59_SHIFT                  (3U)</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;</div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae0a157af3a75d46e1e14904c3b36d37e"> 5199</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD59_SHIFT)) &amp; LCD_WF8B_BPDLCD59_MASK)</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD60_MASK                   (0x8U)</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD60_SHIFT                  (3U)</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae921ec88494a31eff0632ad23ebe3a80"> 5206</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD60_SHIFT)) &amp; LCD_WF8B_BPDLCD60_MASK)</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD61_MASK                   (0x8U)</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD61_SHIFT                  (3U)</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;</div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabf1f9853c9561a677c47e05c04d3c59c"> 5213</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD61_SHIFT)) &amp; LCD_WF8B_BPDLCD61_MASK)</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD62_MASK                   (0x8U)</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD62_SHIFT                  (3U)</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;</div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf1b5a004482694c20b1f0de7588b6187"> 5220</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD62_SHIFT)) &amp; LCD_WF8B_BPDLCD62_MASK)</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD63_MASK                   (0x8U)</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD63_SHIFT                  (3U)</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;</div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae73797eff1302c9fa1c0db3b62272b2d"> 5227</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPDLCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPDLCD63_SHIFT)) &amp; LCD_WF8B_BPDLCD63_MASK)</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD0_MASK                    (0x10U)</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD0_SHIFT                   (4U)</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;</div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaba49c43ce4452f7ea446f027430d4474"> 5234</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD0_SHIFT)) &amp; LCD_WF8B_BPELCD0_MASK)</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD1_MASK                    (0x10U)</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD1_SHIFT                   (4U)</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;</div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad73279c3ad3ccb598316f712f88a68cc"> 5241</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD1_SHIFT)) &amp; LCD_WF8B_BPELCD1_MASK)</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD2_MASK                    (0x10U)</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD2_SHIFT                   (4U)</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;</div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae25e277a431c664ad8ee2e6f0c292132"> 5248</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD2_SHIFT)) &amp; LCD_WF8B_BPELCD2_MASK)</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD3_MASK                    (0x10U)</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD3_SHIFT                   (4U)</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;</div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae09c99fe7ca53a0650cf5742b1d41710"> 5255</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD3_SHIFT)) &amp; LCD_WF8B_BPELCD3_MASK)</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD4_MASK                    (0x10U)</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD4_SHIFT                   (4U)</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;</div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1a8198f4ff82c8b138baa40b49d33a82"> 5262</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD4_SHIFT)) &amp; LCD_WF8B_BPELCD4_MASK)</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD5_MASK                    (0x10U)</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD5_SHIFT                   (4U)</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;</div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4134d22ec171d35977c8f2174aaef4e9"> 5269</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD5_SHIFT)) &amp; LCD_WF8B_BPELCD5_MASK)</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD6_MASK                    (0x10U)</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD6_SHIFT                   (4U)</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;</div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafa277cae590ebb5e112ccf9e12546ea2"> 5276</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD6_SHIFT)) &amp; LCD_WF8B_BPELCD6_MASK)</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD7_MASK                    (0x10U)</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD7_SHIFT                   (4U)</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;</div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga80703c184a46c016b72365ac4df61058"> 5283</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD7_SHIFT)) &amp; LCD_WF8B_BPELCD7_MASK)</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD8_MASK                    (0x10U)</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD8_SHIFT                   (4U)</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;</div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0c110d8bc98ddeaeb8706635f899dbac"> 5290</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD8_SHIFT)) &amp; LCD_WF8B_BPELCD8_MASK)</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD9_MASK                    (0x10U)</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD9_SHIFT                   (4U)</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;</div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa35c18525dab90c859d68ddf4d6f9b03"> 5297</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD9_SHIFT)) &amp; LCD_WF8B_BPELCD9_MASK)</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD10_MASK                   (0x10U)</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD10_SHIFT                  (4U)</span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;</div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga643b2437f21baee238608b20e70db5ac"> 5304</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD10_SHIFT)) &amp; LCD_WF8B_BPELCD10_MASK)</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD11_MASK                   (0x10U)</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD11_SHIFT                  (4U)</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2d5a09c1942d484864ad7cb94101822f"> 5311</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD11_SHIFT)) &amp; LCD_WF8B_BPELCD11_MASK)</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD12_MASK                   (0x10U)</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD12_SHIFT                  (4U)</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;</div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1e3ca9a29cccc259a4173f62ae2c5a4d"> 5318</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD12_SHIFT)) &amp; LCD_WF8B_BPELCD12_MASK)</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD13_MASK                   (0x10U)</span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD13_SHIFT                  (4U)</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;</div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga429b07c5183ba542a99e727f9cb7f6e3"> 5325</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD13_SHIFT)) &amp; LCD_WF8B_BPELCD13_MASK)</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD14_MASK                   (0x10U)</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD14_SHIFT                  (4U)</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;</div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf5a8ff1dc83a2c355c23617650d08214"> 5332</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD14_SHIFT)) &amp; LCD_WF8B_BPELCD14_MASK)</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD15_MASK                   (0x10U)</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD15_SHIFT                  (4U)</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;</div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga77e3775ad75f029405971d1cc1ebd342"> 5339</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD15_SHIFT)) &amp; LCD_WF8B_BPELCD15_MASK)</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD16_MASK                   (0x10U)</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD16_SHIFT                  (4U)</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;</div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4afa8472dbdf4660dcadfd90173b2d0e"> 5346</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD16_SHIFT)) &amp; LCD_WF8B_BPELCD16_MASK)</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD17_MASK                   (0x10U)</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD17_SHIFT                  (4U)</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;</div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac4b3e8039000f3b33f511e7c9c2c71cd"> 5353</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD17_SHIFT)) &amp; LCD_WF8B_BPELCD17_MASK)</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD18_MASK                   (0x10U)</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD18_SHIFT                  (4U)</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;</div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabb7cd8a759d7c77d027ec2fa9b0dabe0"> 5360</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD18_SHIFT)) &amp; LCD_WF8B_BPELCD18_MASK)</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD19_MASK                   (0x10U)</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD19_SHIFT                  (4U)</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;</div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga15fe1f12a7d49c93a026d731af64ea31"> 5367</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD19_SHIFT)) &amp; LCD_WF8B_BPELCD19_MASK)</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD20_MASK                   (0x10U)</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD20_SHIFT                  (4U)</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;</div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae004455ba01ee34ecaf668bb30d044c3"> 5374</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD20_SHIFT)) &amp; LCD_WF8B_BPELCD20_MASK)</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD21_MASK                   (0x10U)</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD21_SHIFT                  (4U)</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;</div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0ab7295dc62b14b8a99516fc96702506"> 5381</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD21_SHIFT)) &amp; LCD_WF8B_BPELCD21_MASK)</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD22_MASK                   (0x10U)</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD22_SHIFT                  (4U)</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;</div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaaac9fe77fb27df86beb576ed136d1960"> 5388</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD22_SHIFT)) &amp; LCD_WF8B_BPELCD22_MASK)</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD23_MASK                   (0x10U)</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD23_SHIFT                  (4U)</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;</div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga888b582d60744f293d821709c9d64183"> 5395</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD23_SHIFT)) &amp; LCD_WF8B_BPELCD23_MASK)</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD24_MASK                   (0x10U)</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD24_SHIFT                  (4U)</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;</div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaae29eee548f2c8abf766bd63f93ffb19"> 5402</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD24_SHIFT)) &amp; LCD_WF8B_BPELCD24_MASK)</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD25_MASK                   (0x10U)</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD25_SHIFT                  (4U)</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;</div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6c035ddef36ad06a965753fa63b98367"> 5409</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD25_SHIFT)) &amp; LCD_WF8B_BPELCD25_MASK)</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD26_MASK                   (0x10U)</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD26_SHIFT                  (4U)</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;</div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab1838d1cd7a62e64df5502d6ceea8bdc"> 5416</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD26_SHIFT)) &amp; LCD_WF8B_BPELCD26_MASK)</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD27_MASK                   (0x10U)</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD27_SHIFT                  (4U)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;</div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab61fa5534c7fddf2f2e6b1875935eabe"> 5423</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD27_SHIFT)) &amp; LCD_WF8B_BPELCD27_MASK)</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD28_MASK                   (0x10U)</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD28_SHIFT                  (4U)</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;</div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac90100eac72b5f03725682c37f918f96"> 5430</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD28_SHIFT)) &amp; LCD_WF8B_BPELCD28_MASK)</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD29_MASK                   (0x10U)</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD29_SHIFT                  (4U)</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;</div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5b25f90c291331d392ea3eaa5a4372a1"> 5437</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD29_SHIFT)) &amp; LCD_WF8B_BPELCD29_MASK)</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD30_MASK                   (0x10U)</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD30_SHIFT                  (4U)</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;</div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad1ea5794d8ee2c1ce2bd19cd49ed801a"> 5444</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD30_SHIFT)) &amp; LCD_WF8B_BPELCD30_MASK)</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD31_MASK                   (0x10U)</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD31_SHIFT                  (4U)</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;</div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga66d7c37b42564a2b31849b09e21eb3c5"> 5451</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD31_SHIFT)) &amp; LCD_WF8B_BPELCD31_MASK)</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD32_MASK                   (0x10U)</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD32_SHIFT                  (4U)</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;</div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga13023f221cb4f3abedecdb159a7e000f"> 5458</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD32_SHIFT)) &amp; LCD_WF8B_BPELCD32_MASK)</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD33_MASK                   (0x10U)</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD33_SHIFT                  (4U)</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;</div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadf349957f51c1e016eef5a3caed355e3"> 5465</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD33_SHIFT)) &amp; LCD_WF8B_BPELCD33_MASK)</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD34_MASK                   (0x10U)</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD34_SHIFT                  (4U)</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;</div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga00292cc061a1f3b50ec5542caf941c95"> 5472</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD34_SHIFT)) &amp; LCD_WF8B_BPELCD34_MASK)</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD35_MASK                   (0x10U)</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD35_SHIFT                  (4U)</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;</div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac35dc2d0e50c7e5c7c7eab577061c878"> 5479</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD35_SHIFT)) &amp; LCD_WF8B_BPELCD35_MASK)</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD36_MASK                   (0x10U)</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD36_SHIFT                  (4U)</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;</div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga925e26f4e7e5e9b7e5f9f7acb52671b6"> 5486</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD36_SHIFT)) &amp; LCD_WF8B_BPELCD36_MASK)</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD37_MASK                   (0x10U)</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD37_SHIFT                  (4U)</span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;</div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac07da1740818cab690054228038405e2"> 5493</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD37_SHIFT)) &amp; LCD_WF8B_BPELCD37_MASK)</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD38_MASK                   (0x10U)</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD38_SHIFT                  (4U)</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;</div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2c8c60414d55c14fd220d3e3b52a0ffd"> 5500</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD38_SHIFT)) &amp; LCD_WF8B_BPELCD38_MASK)</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD39_MASK                   (0x10U)</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD39_SHIFT                  (4U)</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;</div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa96d2ea04aeb5510f5de39c17fd648ef"> 5507</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD39_SHIFT)) &amp; LCD_WF8B_BPELCD39_MASK)</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD40_MASK                   (0x10U)</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD40_SHIFT                  (4U)</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;</div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacafe8a74051e26e25be851c9e6d145b2"> 5514</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD40_SHIFT)) &amp; LCD_WF8B_BPELCD40_MASK)</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD41_MASK                   (0x10U)</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD41_SHIFT                  (4U)</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;</div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf934c2b196efc72dd2d7b2e9da78d7e6"> 5521</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD41_SHIFT)) &amp; LCD_WF8B_BPELCD41_MASK)</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD42_MASK                   (0x10U)</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD42_SHIFT                  (4U)</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;</div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9fc513891d909ebff7e63534c8e05e31"> 5528</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD42_SHIFT)) &amp; LCD_WF8B_BPELCD42_MASK)</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD43_MASK                   (0x10U)</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD43_SHIFT                  (4U)</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;</div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7b2cec4a4e90dbfaa60657a875221b81"> 5535</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD43_SHIFT)) &amp; LCD_WF8B_BPELCD43_MASK)</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD44_MASK                   (0x10U)</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD44_SHIFT                  (4U)</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;</div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1bcffad21c85bf22455ea5937c34411c"> 5542</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD44_SHIFT)) &amp; LCD_WF8B_BPELCD44_MASK)</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD45_MASK                   (0x10U)</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD45_SHIFT                  (4U)</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;</div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeac46dc4c7ceae71de18711f01d0f59c"> 5549</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD45_SHIFT)) &amp; LCD_WF8B_BPELCD45_MASK)</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD46_MASK                   (0x10U)</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD46_SHIFT                  (4U)</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;</div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac7a1791ffc1f00e60404e36d0ed12c08"> 5556</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD46_SHIFT)) &amp; LCD_WF8B_BPELCD46_MASK)</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD47_MASK                   (0x10U)</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD47_SHIFT                  (4U)</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;</div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7809c8d8074a4349626a17bd3b59d2f1"> 5563</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD47_SHIFT)) &amp; LCD_WF8B_BPELCD47_MASK)</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD48_MASK                   (0x10U)</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD48_SHIFT                  (4U)</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;</div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga18d4ed87a7f3e39f2f496b3e493bd49d"> 5570</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD48_SHIFT)) &amp; LCD_WF8B_BPELCD48_MASK)</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD49_MASK                   (0x10U)</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD49_SHIFT                  (4U)</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;</div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga53f2448ef471667b1ddf1141eca60b72"> 5577</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD49_SHIFT)) &amp; LCD_WF8B_BPELCD49_MASK)</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD50_MASK                   (0x10U)</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD50_SHIFT                  (4U)</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;</div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9686648319ee8f69bc48e7f9c84135d2"> 5584</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD50_SHIFT)) &amp; LCD_WF8B_BPELCD50_MASK)</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD51_MASK                   (0x10U)</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD51_SHIFT                  (4U)</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;</div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga67b84d91f270f5bfc95e112a2322db15"> 5591</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD51_SHIFT)) &amp; LCD_WF8B_BPELCD51_MASK)</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD52_MASK                   (0x10U)</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD52_SHIFT                  (4U)</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;</div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1ba127a9154ce522844fd7d8f3c16c4b"> 5598</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD52_SHIFT)) &amp; LCD_WF8B_BPELCD52_MASK)</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD53_MASK                   (0x10U)</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD53_SHIFT                  (4U)</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;</div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga18d1a5f688478e7e87f2be3f2a4ab8b8"> 5605</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD53_SHIFT)) &amp; LCD_WF8B_BPELCD53_MASK)</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD54_MASK                   (0x10U)</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD54_SHIFT                  (4U)</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;</div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga54ebe3e5936d83d8e33c7e9e94835d74"> 5612</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD54_SHIFT)) &amp; LCD_WF8B_BPELCD54_MASK)</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD55_MASK                   (0x10U)</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD55_SHIFT                  (4U)</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;</div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae8c1e900c86be1f05e94ccc71d3e639b"> 5619</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD55_SHIFT)) &amp; LCD_WF8B_BPELCD55_MASK)</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD56_MASK                   (0x10U)</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD56_SHIFT                  (4U)</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8ee8f6cb871a6263d1181127dd0e640f"> 5626</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD56_SHIFT)) &amp; LCD_WF8B_BPELCD56_MASK)</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD57_MASK                   (0x10U)</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD57_SHIFT                  (4U)</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;</div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga34c4459cee28411447528fcad6b0dd76"> 5633</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD57_SHIFT)) &amp; LCD_WF8B_BPELCD57_MASK)</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD58_MASK                   (0x10U)</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD58_SHIFT                  (4U)</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;</div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2f1591e0f02c326b269cdd018d026fb2"> 5640</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD58_SHIFT)) &amp; LCD_WF8B_BPELCD58_MASK)</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD59_MASK                   (0x10U)</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD59_SHIFT                  (4U)</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;</div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga55d1d35ab849794062ab810986265fbb"> 5647</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD59_SHIFT)) &amp; LCD_WF8B_BPELCD59_MASK)</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD60_MASK                   (0x10U)</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD60_SHIFT                  (4U)</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacc34b8749a8fec88b40638c6bf744a1d"> 5654</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD60_SHIFT)) &amp; LCD_WF8B_BPELCD60_MASK)</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD61_MASK                   (0x10U)</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD61_SHIFT                  (4U)</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;</div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga35911f7c2a190ef1d553af7114c26e8b"> 5661</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD61_SHIFT)) &amp; LCD_WF8B_BPELCD61_MASK)</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD62_MASK                   (0x10U)</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD62_SHIFT                  (4U)</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;</div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga76b16fb361a9f5e5c201748172b9932c"> 5668</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD62_SHIFT)) &amp; LCD_WF8B_BPELCD62_MASK)</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD63_MASK                   (0x10U)</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD63_SHIFT                  (4U)</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga70e5912f2d47e4b85121e458f557333e"> 5675</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPELCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPELCD63_SHIFT)) &amp; LCD_WF8B_BPELCD63_MASK)</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD0_MASK                    (0x20U)</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD0_SHIFT                   (5U)</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;</div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaba24ac6137da33f58d7426424d0102cc"> 5682</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD0_SHIFT)) &amp; LCD_WF8B_BPFLCD0_MASK)</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD1_MASK                    (0x20U)</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD1_SHIFT                   (5U)</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;</div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabb057b3897f4747887dd3e42bd49fc31"> 5689</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD1_SHIFT)) &amp; LCD_WF8B_BPFLCD1_MASK)</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD2_MASK                    (0x20U)</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD2_SHIFT                   (5U)</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac554df748ae32d997c529b63f86bf6df"> 5696</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD2_SHIFT)) &amp; LCD_WF8B_BPFLCD2_MASK)</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD3_MASK                    (0x20U)</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD3_SHIFT                   (5U)</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;</div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga80f40abeaad14478ddfe4fe82ab74623"> 5703</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD3_SHIFT)) &amp; LCD_WF8B_BPFLCD3_MASK)</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD4_MASK                    (0x20U)</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD4_SHIFT                   (5U)</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;</div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7d62cf4e7765d21ead823b7ab84effc5"> 5710</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD4_SHIFT)) &amp; LCD_WF8B_BPFLCD4_MASK)</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD5_MASK                    (0x20U)</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD5_SHIFT                   (5U)</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;</div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5de569009700942cfd05e87c397f0100"> 5717</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD5_SHIFT)) &amp; LCD_WF8B_BPFLCD5_MASK)</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD6_MASK                    (0x20U)</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD6_SHIFT                   (5U)</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;</div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2915ac6dd4ec635d9fb69ed0d88602eb"> 5724</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD6_SHIFT)) &amp; LCD_WF8B_BPFLCD6_MASK)</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD7_MASK                    (0x20U)</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD7_SHIFT                   (5U)</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;</div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabe22c71771c83cc0893e0608c7ea43aa"> 5731</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD7_SHIFT)) &amp; LCD_WF8B_BPFLCD7_MASK)</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD8_MASK                    (0x20U)</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD8_SHIFT                   (5U)</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;</div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga87c86aacbcf9e19fefebaee3470f0620"> 5738</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD8_SHIFT)) &amp; LCD_WF8B_BPFLCD8_MASK)</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD9_MASK                    (0x20U)</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD9_SHIFT                   (5U)</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3bd542fd196b210de576a8d335b38baf"> 5745</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD9_SHIFT)) &amp; LCD_WF8B_BPFLCD9_MASK)</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD10_MASK                   (0x20U)</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD10_SHIFT                  (5U)</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;</div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga45b55f4cda92b38dc7ba1ab7ca399e45"> 5752</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD10_SHIFT)) &amp; LCD_WF8B_BPFLCD10_MASK)</span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD11_MASK                   (0x20U)</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD11_SHIFT                  (5U)</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab4dac3f24e277b1d84e5bcd9962d5fd3"> 5759</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD11_SHIFT)) &amp; LCD_WF8B_BPFLCD11_MASK)</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD12_MASK                   (0x20U)</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD12_SHIFT                  (5U)</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;</div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga68ab994c661f817fb2168e84a1cebb23"> 5766</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD12_SHIFT)) &amp; LCD_WF8B_BPFLCD12_MASK)</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD13_MASK                   (0x20U)</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD13_SHIFT                  (5U)</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;</div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf4b9703bd3ff290e694a88be57f4baa6"> 5773</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD13_SHIFT)) &amp; LCD_WF8B_BPFLCD13_MASK)</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD14_MASK                   (0x20U)</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD14_SHIFT                  (5U)</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;</div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4e5f7ccc966301f07bbd40aea00dd7eb"> 5780</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD14_SHIFT)) &amp; LCD_WF8B_BPFLCD14_MASK)</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD15_MASK                   (0x20U)</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD15_SHIFT                  (5U)</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;</div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafbe4c1140e1410655fa2e956d5983e89"> 5787</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD15_SHIFT)) &amp; LCD_WF8B_BPFLCD15_MASK)</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD16_MASK                   (0x20U)</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD16_SHIFT                  (5U)</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;</div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaff272649271916c3d70bc7883fb91709"> 5794</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD16_SHIFT)) &amp; LCD_WF8B_BPFLCD16_MASK)</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD17_MASK                   (0x20U)</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD17_SHIFT                  (5U)</span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;</div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga66a5941d9c4160169fe21018bf35fbdd"> 5801</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD17_SHIFT)) &amp; LCD_WF8B_BPFLCD17_MASK)</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD18_MASK                   (0x20U)</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD18_SHIFT                  (5U)</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;</div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabae0c9f1ec6b8fd6de44eec6ffe71923"> 5808</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD18_SHIFT)) &amp; LCD_WF8B_BPFLCD18_MASK)</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD19_MASK                   (0x20U)</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD19_SHIFT                  (5U)</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;</div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafd12fc09915a02b1ad63c6e4fc96b66b"> 5815</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD19_SHIFT)) &amp; LCD_WF8B_BPFLCD19_MASK)</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD20_MASK                   (0x20U)</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD20_SHIFT                  (5U)</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;</div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga41cf18c723d795c739b746942d7562fc"> 5822</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD20_SHIFT)) &amp; LCD_WF8B_BPFLCD20_MASK)</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD21_MASK                   (0x20U)</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD21_SHIFT                  (5U)</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;</div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga297f0724bb9aef9aad80f40f549e9243"> 5829</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD21_SHIFT)) &amp; LCD_WF8B_BPFLCD21_MASK)</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD22_MASK                   (0x20U)</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD22_SHIFT                  (5U)</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;</div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga443b931e32d85e2515658d6844490724"> 5836</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD22_SHIFT)) &amp; LCD_WF8B_BPFLCD22_MASK)</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD23_MASK                   (0x20U)</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD23_SHIFT                  (5U)</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;</div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac574d72fd40b532265d052a0f0175059"> 5843</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD23_SHIFT)) &amp; LCD_WF8B_BPFLCD23_MASK)</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD24_MASK                   (0x20U)</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD24_SHIFT                  (5U)</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;</div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf507202c304fba2ac118c04579ed8013"> 5850</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD24_SHIFT)) &amp; LCD_WF8B_BPFLCD24_MASK)</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD25_MASK                   (0x20U)</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD25_SHIFT                  (5U)</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;</div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga24a154fd395ed6eb6c93bd94c111e436"> 5857</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD25_SHIFT)) &amp; LCD_WF8B_BPFLCD25_MASK)</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD26_MASK                   (0x20U)</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD26_SHIFT                  (5U)</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;</div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab239f892f632333965b1cde1b7bff77c"> 5864</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD26_SHIFT)) &amp; LCD_WF8B_BPFLCD26_MASK)</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD27_MASK                   (0x20U)</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD27_SHIFT                  (5U)</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;</div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae28254e651db043fa6f486d875ca13a2"> 5871</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD27_SHIFT)) &amp; LCD_WF8B_BPFLCD27_MASK)</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD28_MASK                   (0x20U)</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD28_SHIFT                  (5U)</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;</div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7a461ed414bdcb289c7ab6765e6199ae"> 5878</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD28_SHIFT)) &amp; LCD_WF8B_BPFLCD28_MASK)</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD29_MASK                   (0x20U)</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD29_SHIFT                  (5U)</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;</div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaac4b74693d394e87d747ff76ac29759e"> 5885</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD29_SHIFT)) &amp; LCD_WF8B_BPFLCD29_MASK)</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD30_MASK                   (0x20U)</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD30_SHIFT                  (5U)</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;</div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac7d49689b0c92765c0e05230188754d1"> 5892</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD30_SHIFT)) &amp; LCD_WF8B_BPFLCD30_MASK)</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD31_MASK                   (0x20U)</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD31_SHIFT                  (5U)</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5f61f1054507e03617fe4a1997986ca9"> 5899</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD31_SHIFT)) &amp; LCD_WF8B_BPFLCD31_MASK)</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD32_MASK                   (0x20U)</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD32_SHIFT                  (5U)</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga47aed1c5f76d0cc049be8ead2892b868"> 5906</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD32_SHIFT)) &amp; LCD_WF8B_BPFLCD32_MASK)</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD33_MASK                   (0x20U)</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD33_SHIFT                  (5U)</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;</div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf5959c10ad03d0af355949fb019bf9d6"> 5913</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD33_SHIFT)) &amp; LCD_WF8B_BPFLCD33_MASK)</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD34_MASK                   (0x20U)</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD34_SHIFT                  (5U)</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;</div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9fc31f2ee1fa5532c0a25f27d031dd99"> 5920</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD34_SHIFT)) &amp; LCD_WF8B_BPFLCD34_MASK)</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD35_MASK                   (0x20U)</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD35_SHIFT                  (5U)</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga11272a0e42a0641f6449095f1718b353"> 5927</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD35_SHIFT)) &amp; LCD_WF8B_BPFLCD35_MASK)</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD36_MASK                   (0x20U)</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD36_SHIFT                  (5U)</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;</div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga03aaa8b1c3f5af53fcf92daaf19bc1cc"> 5934</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD36_SHIFT)) &amp; LCD_WF8B_BPFLCD36_MASK)</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD37_MASK                   (0x20U)</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD37_SHIFT                  (5U)</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;</div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0675839d10962e879259a23751989e57"> 5941</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD37_SHIFT)) &amp; LCD_WF8B_BPFLCD37_MASK)</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD38_MASK                   (0x20U)</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD38_SHIFT                  (5U)</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;</div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga32df7e287f9ee0cb66e77cb77ab013a8"> 5948</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD38_SHIFT)) &amp; LCD_WF8B_BPFLCD38_MASK)</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD39_MASK                   (0x20U)</span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD39_SHIFT                  (5U)</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;</div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga943a0f082a5417151636ef09d77fcb54"> 5955</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD39_SHIFT)) &amp; LCD_WF8B_BPFLCD39_MASK)</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD40_MASK                   (0x20U)</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD40_SHIFT                  (5U)</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;</div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga71bdda280aeb955e75e047db42150e52"> 5962</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD40_SHIFT)) &amp; LCD_WF8B_BPFLCD40_MASK)</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD41_MASK                   (0x20U)</span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD41_SHIFT                  (5U)</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;</div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4bcc6cc1b533ed943e11b1216ab6e131"> 5969</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD41_SHIFT)) &amp; LCD_WF8B_BPFLCD41_MASK)</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD42_MASK                   (0x20U)</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD42_SHIFT                  (5U)</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;</div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga359bb61c758d697e88fc86b11e61b441"> 5976</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD42_SHIFT)) &amp; LCD_WF8B_BPFLCD42_MASK)</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD43_MASK                   (0x20U)</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD43_SHIFT                  (5U)</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;</div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab18c7132cf80e5981ae87b7d8d15d5ec"> 5983</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD43_SHIFT)) &amp; LCD_WF8B_BPFLCD43_MASK)</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD44_MASK                   (0x20U)</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD44_SHIFT                  (5U)</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;</div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaee2b6bfdead6c5cf4a5575b93b1ebb6d"> 5990</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD44_SHIFT)) &amp; LCD_WF8B_BPFLCD44_MASK)</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD45_MASK                   (0x20U)</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD45_SHIFT                  (5U)</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;</div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga216612661c654f9c5ea9a8d44da05ff0"> 5997</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD45_SHIFT)) &amp; LCD_WF8B_BPFLCD45_MASK)</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD46_MASK                   (0x20U)</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD46_SHIFT                  (5U)</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;</div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga80e00680d0303738470ef7b1556a69ed"> 6004</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD46_SHIFT)) &amp; LCD_WF8B_BPFLCD46_MASK)</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD47_MASK                   (0x20U)</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD47_SHIFT                  (5U)</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;</div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga88a252858cb956f0a463cef204421cc8"> 6011</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD47_SHIFT)) &amp; LCD_WF8B_BPFLCD47_MASK)</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD48_MASK                   (0x20U)</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD48_SHIFT                  (5U)</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;</div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4a4dbde3a65f75b856597349efb0d212"> 6018</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD48_SHIFT)) &amp; LCD_WF8B_BPFLCD48_MASK)</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD49_MASK                   (0x20U)</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD49_SHIFT                  (5U)</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;</div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2f062dc2e9411f94a34b85bbd7ce455c"> 6025</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD49_SHIFT)) &amp; LCD_WF8B_BPFLCD49_MASK)</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD50_MASK                   (0x20U)</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD50_SHIFT                  (5U)</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;</div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5ef9ed38390961a0745ac567ef00c2b2"> 6032</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD50_SHIFT)) &amp; LCD_WF8B_BPFLCD50_MASK)</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD51_MASK                   (0x20U)</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD51_SHIFT                  (5U)</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;</div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga286de6e3487b7890e32d8c92f20d260e"> 6039</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD51_SHIFT)) &amp; LCD_WF8B_BPFLCD51_MASK)</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD52_MASK                   (0x20U)</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD52_SHIFT                  (5U)</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaef23f8023f1b92575dbc4c3eb997d546"> 6046</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD52_SHIFT)) &amp; LCD_WF8B_BPFLCD52_MASK)</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD53_MASK                   (0x20U)</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD53_SHIFT                  (5U)</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6fdc2394f3e716144cbdf104aac4a99a"> 6053</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD53_SHIFT)) &amp; LCD_WF8B_BPFLCD53_MASK)</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD54_MASK                   (0x20U)</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD54_SHIFT                  (5U)</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;</div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga23d1b4d53fea051826124cfcc19f1767"> 6060</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD54_SHIFT)) &amp; LCD_WF8B_BPFLCD54_MASK)</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD55_MASK                   (0x20U)</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD55_SHIFT                  (5U)</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;</div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3efca9d8267b305105b4940e2ee9a464"> 6067</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD55_SHIFT)) &amp; LCD_WF8B_BPFLCD55_MASK)</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD56_MASK                   (0x20U)</span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD56_SHIFT                  (5U)</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;</div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0888284de168a9a08b63f7646191c095"> 6074</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD56_SHIFT)) &amp; LCD_WF8B_BPFLCD56_MASK)</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD57_MASK                   (0x20U)</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD57_SHIFT                  (5U)</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;</div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga57cc915ad4b8afa8e3996c89c53f85e4"> 6081</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD57_SHIFT)) &amp; LCD_WF8B_BPFLCD57_MASK)</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD58_MASK                   (0x20U)</span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD58_SHIFT                  (5U)</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac1e2fe7b024d8fed034be7afa6eaccdf"> 6088</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD58_SHIFT)) &amp; LCD_WF8B_BPFLCD58_MASK)</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD59_MASK                   (0x20U)</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD59_SHIFT                  (5U)</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;</div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4156112b7b97bad9af6e38263ab011cd"> 6095</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD59_SHIFT)) &amp; LCD_WF8B_BPFLCD59_MASK)</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD60_MASK                   (0x20U)</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD60_SHIFT                  (5U)</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;</div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae6dd1a5766cd575a0d5e1be05faf4960"> 6102</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD60_SHIFT)) &amp; LCD_WF8B_BPFLCD60_MASK)</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD61_MASK                   (0x20U)</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD61_SHIFT                  (5U)</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;</div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeeba8236106e1fb846b3c0b4fc0456dd"> 6109</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD61_SHIFT)) &amp; LCD_WF8B_BPFLCD61_MASK)</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD62_MASK                   (0x20U)</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD62_SHIFT                  (5U)</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;</div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8c9b883d44076e67b1f073ba4afded4f"> 6116</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD62_SHIFT)) &amp; LCD_WF8B_BPFLCD62_MASK)</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD63_MASK                   (0x20U)</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD63_SHIFT                  (5U)</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;</div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad04762c6bb804d2a9645b93147e72ab4"> 6123</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPFLCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPFLCD63_SHIFT)) &amp; LCD_WF8B_BPFLCD63_MASK)</span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD0_MASK                    (0x40U)</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD0_SHIFT                   (6U)</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;</div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaedecd272263011a2ac0b15b4b3907026"> 6130</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD0_SHIFT)) &amp; LCD_WF8B_BPGLCD0_MASK)</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD1_MASK                    (0x40U)</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD1_SHIFT                   (6U)</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;</div><div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4005f5d95481c96c7ef59aacb6a1bcc3"> 6137</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD1_SHIFT)) &amp; LCD_WF8B_BPGLCD1_MASK)</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD2_MASK                    (0x40U)</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD2_SHIFT                   (6U)</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;</div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1cb7b96906d5887efd9d1af31697fe98"> 6144</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD2_SHIFT)) &amp; LCD_WF8B_BPGLCD2_MASK)</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD3_MASK                    (0x40U)</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD3_SHIFT                   (6U)</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;</div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gace04e6fd98d48ea280f5446a7d7be581"> 6151</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD3_SHIFT)) &amp; LCD_WF8B_BPGLCD3_MASK)</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD4_MASK                    (0x40U)</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD4_SHIFT                   (6U)</span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;</div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabc48e6122be02b257fa56386875002f7"> 6158</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD4_SHIFT)) &amp; LCD_WF8B_BPGLCD4_MASK)</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD5_MASK                    (0x40U)</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD5_SHIFT                   (6U)</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2d5646d75e6ba04fc2a8f35f08cf2ca9"> 6165</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD5_SHIFT)) &amp; LCD_WF8B_BPGLCD5_MASK)</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD6_MASK                    (0x40U)</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD6_SHIFT                   (6U)</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;</div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabd0c98dec93744f35a379e9135d2b924"> 6172</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD6_SHIFT)) &amp; LCD_WF8B_BPGLCD6_MASK)</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD7_MASK                    (0x40U)</span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD7_SHIFT                   (6U)</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;</div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga08a3c1bffa94be448a88cab9fc74c40d"> 6179</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD7_SHIFT)) &amp; LCD_WF8B_BPGLCD7_MASK)</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD8_MASK                    (0x40U)</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD8_SHIFT                   (6U)</span></div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;</div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad01564e1b65baff1f36f01feb95381bb"> 6186</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD8_SHIFT)) &amp; LCD_WF8B_BPGLCD8_MASK)</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD9_MASK                    (0x40U)</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD9_SHIFT                   (6U)</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;</div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga96a4b10928c9a7d7db88dba4c0499103"> 6193</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD9_SHIFT)) &amp; LCD_WF8B_BPGLCD9_MASK)</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD10_MASK                   (0x40U)</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD10_SHIFT                  (6U)</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;</div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaea2c1d78689a4d3e42a73d5658e0a8cf"> 6200</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD10_SHIFT)) &amp; LCD_WF8B_BPGLCD10_MASK)</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD11_MASK                   (0x40U)</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD11_SHIFT                  (6U)</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;</div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga17bf17a13cd5f2d18c58022bae4ed3b7"> 6207</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD11_SHIFT)) &amp; LCD_WF8B_BPGLCD11_MASK)</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD12_MASK                   (0x40U)</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD12_SHIFT                  (6U)</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;</div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6bbab80777ac3cc2d0715151e5ec5b14"> 6214</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD12_SHIFT)) &amp; LCD_WF8B_BPGLCD12_MASK)</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD13_MASK                   (0x40U)</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD13_SHIFT                  (6U)</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;</div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga70dd167c8549c0dfdc90a5dbf4166e90"> 6221</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD13_SHIFT)) &amp; LCD_WF8B_BPGLCD13_MASK)</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD14_MASK                   (0x40U)</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD14_SHIFT                  (6U)</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;</div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8234ee346079ea4110406f5353b9a089"> 6228</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD14_SHIFT)) &amp; LCD_WF8B_BPGLCD14_MASK)</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD15_MASK                   (0x40U)</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD15_SHIFT                  (6U)</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;</div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga497fe60750fb89cbdd2a292127afbde3"> 6235</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD15_SHIFT)) &amp; LCD_WF8B_BPGLCD15_MASK)</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD16_MASK                   (0x40U)</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD16_SHIFT                  (6U)</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;</div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5196e3e8f6a47d5537be4b1ca5437791"> 6242</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD16_SHIFT)) &amp; LCD_WF8B_BPGLCD16_MASK)</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD17_MASK                   (0x40U)</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD17_SHIFT                  (6U)</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;</div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2340b91b4f9deaf3f905cedbcced222b"> 6249</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD17_SHIFT)) &amp; LCD_WF8B_BPGLCD17_MASK)</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD18_MASK                   (0x40U)</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD18_SHIFT                  (6U)</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;</div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0fde5f03112784931cbfc7e6ddfc6827"> 6256</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD18_SHIFT)) &amp; LCD_WF8B_BPGLCD18_MASK)</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD19_MASK                   (0x40U)</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD19_SHIFT                  (6U)</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;</div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6a94333ff40304e2d6aa6c456a9ed41b"> 6263</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD19_SHIFT)) &amp; LCD_WF8B_BPGLCD19_MASK)</span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD20_MASK                   (0x40U)</span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD20_SHIFT                  (6U)</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;</div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga223f219b5b255aeb69b3b03d9ff1bdce"> 6270</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD20_SHIFT)) &amp; LCD_WF8B_BPGLCD20_MASK)</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD21_MASK                   (0x40U)</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD21_SHIFT                  (6U)</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;</div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6caf06fd0c92593e4498e1a63e500f0f"> 6277</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD21_SHIFT)) &amp; LCD_WF8B_BPGLCD21_MASK)</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD22_MASK                   (0x40U)</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD22_SHIFT                  (6U)</span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;</div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabbc67bce879c562a590452505f67afa3"> 6284</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD22_SHIFT)) &amp; LCD_WF8B_BPGLCD22_MASK)</span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD23_MASK                   (0x40U)</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD23_SHIFT                  (6U)</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;</div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga725c1ec8a0687c74c83f426bbf341b21"> 6291</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD23_SHIFT)) &amp; LCD_WF8B_BPGLCD23_MASK)</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD24_MASK                   (0x40U)</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD24_SHIFT                  (6U)</span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;</div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga153118ea20d25fee555a5ab45c0ece7e"> 6298</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD24_SHIFT)) &amp; LCD_WF8B_BPGLCD24_MASK)</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD25_MASK                   (0x40U)</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD25_SHIFT                  (6U)</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;</div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2d42d1420742ebb5d18fe15827156428"> 6305</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD25_SHIFT)) &amp; LCD_WF8B_BPGLCD25_MASK)</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD26_MASK                   (0x40U)</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD26_SHIFT                  (6U)</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;</div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga24f399db5e8e8b5c69a629fcea556657"> 6312</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD26_SHIFT)) &amp; LCD_WF8B_BPGLCD26_MASK)</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD27_MASK                   (0x40U)</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD27_SHIFT                  (6U)</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;</div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3ae50b01fcd0dfc3d19a35bf9935962b"> 6319</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD27_SHIFT)) &amp; LCD_WF8B_BPGLCD27_MASK)</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD28_MASK                   (0x40U)</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD28_SHIFT                  (6U)</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;</div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadf94654bcde816018ea00a026571a176"> 6326</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD28_SHIFT)) &amp; LCD_WF8B_BPGLCD28_MASK)</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD29_MASK                   (0x40U)</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD29_SHIFT                  (6U)</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;</div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga26ffb61088810ae585de6f9a22ceb527"> 6333</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD29_SHIFT)) &amp; LCD_WF8B_BPGLCD29_MASK)</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD30_MASK                   (0x40U)</span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD30_SHIFT                  (6U)</span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;</div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabc7fc201ac91eccd9ded78240a34021f"> 6340</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD30_SHIFT)) &amp; LCD_WF8B_BPGLCD30_MASK)</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD31_MASK                   (0x40U)</span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD31_SHIFT                  (6U)</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;</div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga539d847100c06067dfc841034b3342bb"> 6347</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD31_SHIFT)) &amp; LCD_WF8B_BPGLCD31_MASK)</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD32_MASK                   (0x40U)</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD32_SHIFT                  (6U)</span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;</div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6f10b6ea978dd7820782ed21d282b0e3"> 6354</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD32_SHIFT)) &amp; LCD_WF8B_BPGLCD32_MASK)</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD33_MASK                   (0x40U)</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD33_SHIFT                  (6U)</span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;</div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab2937878b1d799e6597ba7f200e52012"> 6361</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD33_SHIFT)) &amp; LCD_WF8B_BPGLCD33_MASK)</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD34_MASK                   (0x40U)</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD34_SHIFT                  (6U)</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;</div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga65b9dfe39ad502eb80a2dff385da7f30"> 6368</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD34_SHIFT)) &amp; LCD_WF8B_BPGLCD34_MASK)</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD35_MASK                   (0x40U)</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD35_SHIFT                  (6U)</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;</div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8d764a5557ee179266c081e518a34d05"> 6375</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD35_SHIFT)) &amp; LCD_WF8B_BPGLCD35_MASK)</span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD36_MASK                   (0x40U)</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD36_SHIFT                  (6U)</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;</div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga13c031f5c4e3140153accb4a1059f413"> 6382</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD36_SHIFT)) &amp; LCD_WF8B_BPGLCD36_MASK)</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD37_MASK                   (0x40U)</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD37_SHIFT                  (6U)</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;</div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga458267a1ad10b4614f44fb181513342f"> 6389</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD37_SHIFT)) &amp; LCD_WF8B_BPGLCD37_MASK)</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD38_MASK                   (0x40U)</span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD38_SHIFT                  (6U)</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;</div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga0cf17484c48e93fc7cea8138ec817e6d"> 6396</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD38_SHIFT)) &amp; LCD_WF8B_BPGLCD38_MASK)</span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD39_MASK                   (0x40U)</span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD39_SHIFT                  (6U)</span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;</div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga89d8a7e3c14236b54712c0159389e57e"> 6403</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD39_SHIFT)) &amp; LCD_WF8B_BPGLCD39_MASK)</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD40_MASK                   (0x40U)</span></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD40_SHIFT                  (6U)</span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;</div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga44d9859d9d8536e20d442c8b37456856"> 6410</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD40_SHIFT)) &amp; LCD_WF8B_BPGLCD40_MASK)</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD41_MASK                   (0x40U)</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD41_SHIFT                  (6U)</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;</div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga292c179588002cc2a7a2bf6c5106c8da"> 6417</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD41_SHIFT)) &amp; LCD_WF8B_BPGLCD41_MASK)</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD42_MASK                   (0x40U)</span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD42_SHIFT                  (6U)</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;</div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga109a958b4cc38b3cdf391ea1db40eda6"> 6424</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD42_SHIFT)) &amp; LCD_WF8B_BPGLCD42_MASK)</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD43_MASK                   (0x40U)</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD43_SHIFT                  (6U)</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga70b9ac38212e2ac46c64e7bf7e59c94a"> 6431</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD43_SHIFT)) &amp; LCD_WF8B_BPGLCD43_MASK)</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD44_MASK                   (0x40U)</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD44_SHIFT                  (6U)</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;</div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac1303550b1a6cefa28352ee336c7d1db"> 6438</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD44_SHIFT)) &amp; LCD_WF8B_BPGLCD44_MASK)</span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD45_MASK                   (0x40U)</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD45_SHIFT                  (6U)</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;</div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1a47f71e636fbf9a65b1b141900e62e6"> 6445</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD45_SHIFT)) &amp; LCD_WF8B_BPGLCD45_MASK)</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD46_MASK                   (0x40U)</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD46_SHIFT                  (6U)</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;</div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab6847eeb340fd18503494a0fcf282900"> 6452</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD46_SHIFT)) &amp; LCD_WF8B_BPGLCD46_MASK)</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD47_MASK                   (0x40U)</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD47_SHIFT                  (6U)</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga24f764736da02c2e71c341e740ce5a87"> 6459</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD47_SHIFT)) &amp; LCD_WF8B_BPGLCD47_MASK)</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD48_MASK                   (0x40U)</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD48_SHIFT                  (6U)</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;</div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8f79ef12cff1cebc7e4c23f3fcce3aed"> 6466</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD48_SHIFT)) &amp; LCD_WF8B_BPGLCD48_MASK)</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD49_MASK                   (0x40U)</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD49_SHIFT                  (6U)</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;</div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga79db4567cb05de282c5b980628fda229"> 6473</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD49_SHIFT)) &amp; LCD_WF8B_BPGLCD49_MASK)</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD50_MASK                   (0x40U)</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD50_SHIFT                  (6U)</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;</div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacc87ea3b29f290d8dd92499abfd3f91d"> 6480</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD50_SHIFT)) &amp; LCD_WF8B_BPGLCD50_MASK)</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD51_MASK                   (0x40U)</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD51_SHIFT                  (6U)</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;</div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa599e08ca0ed8856a9e3b9decd768ed9"> 6487</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD51_SHIFT)) &amp; LCD_WF8B_BPGLCD51_MASK)</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD52_MASK                   (0x40U)</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD52_SHIFT                  (6U)</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;</div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga2cd29c703aa3437cc7ef267a7e9cd55b"> 6494</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD52_SHIFT)) &amp; LCD_WF8B_BPGLCD52_MASK)</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD53_MASK                   (0x40U)</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD53_SHIFT                  (6U)</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;</div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga42cc68f5e50828b85803487f0d23c4e2"> 6501</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD53_SHIFT)) &amp; LCD_WF8B_BPGLCD53_MASK)</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD54_MASK                   (0x40U)</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD54_SHIFT                  (6U)</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;</div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf3639f36afa430cfdf023fd49230fc8c"> 6508</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD54_SHIFT)) &amp; LCD_WF8B_BPGLCD54_MASK)</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD55_MASK                   (0x40U)</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD55_SHIFT                  (6U)</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;</div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab854be5c5cf8ea72ed6127c5937b3a40"> 6515</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD55_SHIFT)) &amp; LCD_WF8B_BPGLCD55_MASK)</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD56_MASK                   (0x40U)</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD56_SHIFT                  (6U)</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;</div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga477254f25e5bad7351f2e157bf0a5e57"> 6522</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD56_SHIFT)) &amp; LCD_WF8B_BPGLCD56_MASK)</span></div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD57_MASK                   (0x40U)</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD57_SHIFT                  (6U)</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;</div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacf1704ac6de66c824d0e4004999309cb"> 6529</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD57_SHIFT)) &amp; LCD_WF8B_BPGLCD57_MASK)</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD58_MASK                   (0x40U)</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD58_SHIFT                  (6U)</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;</div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5874b55c86b8cc40b7506a4a69ffbacf"> 6536</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD58_SHIFT)) &amp; LCD_WF8B_BPGLCD58_MASK)</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD59_MASK                   (0x40U)</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD59_SHIFT                  (6U)</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;</div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1276eff98cf991dd9ad893a406e66d13"> 6543</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD59_SHIFT)) &amp; LCD_WF8B_BPGLCD59_MASK)</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD60_MASK                   (0x40U)</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD60_SHIFT                  (6U)</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;</div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf9b7a4bd2c6a3a7d5c363d8c5b78607d"> 6550</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD60_SHIFT)) &amp; LCD_WF8B_BPGLCD60_MASK)</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD61_MASK                   (0x40U)</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD61_SHIFT                  (6U)</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;</div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaf92738da58d4e5c5547fbdd79da01ab3"> 6557</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD61_SHIFT)) &amp; LCD_WF8B_BPGLCD61_MASK)</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD62_MASK                   (0x40U)</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD62_SHIFT                  (6U)</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;</div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac61be2de885efe6809b52ad04a10c644"> 6564</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD62_SHIFT)) &amp; LCD_WF8B_BPGLCD62_MASK)</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD63_MASK                   (0x40U)</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD63_SHIFT                  (6U)</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;</div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga066a4fe11e58f1b6bc6164b1254f1118"> 6571</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPGLCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPGLCD63_SHIFT)) &amp; LCD_WF8B_BPGLCD63_MASK)</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD0_MASK                    (0x80U)</span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD0_SHIFT                   (7U)</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;</div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga440251718273ccacfcff7794ada1b096"> 6578</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD0(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD0_SHIFT)) &amp; LCD_WF8B_BPHLCD0_MASK)</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD1_MASK                    (0x80U)</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD1_SHIFT                   (7U)</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;</div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac991ab51c214f11b114d696b948f439f"> 6585</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD1(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD1_SHIFT)) &amp; LCD_WF8B_BPHLCD1_MASK)</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD2_MASK                    (0x80U)</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD2_SHIFT                   (7U)</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;</div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga27760c7bf390dcbb10556f971be895ba"> 6592</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD2_SHIFT)) &amp; LCD_WF8B_BPHLCD2_MASK)</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD3_MASK                    (0x80U)</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD3_SHIFT                   (7U)</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;</div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga416a7e9cc40bcd79cbf8bc20ee168881"> 6599</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD3(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD3_SHIFT)) &amp; LCD_WF8B_BPHLCD3_MASK)</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD4_MASK                    (0x80U)</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD4_SHIFT                   (7U)</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;</div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga16ea350b70721d0cffb599cccff9395c"> 6606</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD4(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD4_SHIFT)) &amp; LCD_WF8B_BPHLCD4_MASK)</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD5_MASK                    (0x80U)</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD5_SHIFT                   (7U)</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;</div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae23ca680e5ac178091e4147c620e8f69"> 6613</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD5_SHIFT)) &amp; LCD_WF8B_BPHLCD5_MASK)</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD6_MASK                    (0x80U)</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD6_SHIFT                   (7U)</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;</div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga1d6ed36c43e4c0acfc3e1361e01e2bd0"> 6620</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD6(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD6_SHIFT)) &amp; LCD_WF8B_BPHLCD6_MASK)</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD7_MASK                    (0x80U)</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD7_SHIFT                   (7U)</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;</div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga325de1d7c97a584fea9af28a54c2262e"> 6627</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD7(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD7_SHIFT)) &amp; LCD_WF8B_BPHLCD7_MASK)</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD8_MASK                    (0x80U)</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD8_SHIFT                   (7U)</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;</div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3ebc9c97c0c4ee7b5b81bb731caee13b"> 6634</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD8_SHIFT)) &amp; LCD_WF8B_BPHLCD8_MASK)</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD9_MASK                    (0x80U)</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD9_SHIFT                   (7U)</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;</div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac4ec0deef3e98f878a23b1fc9acd05d4"> 6641</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD9(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD9_SHIFT)) &amp; LCD_WF8B_BPHLCD9_MASK)</span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD10_MASK                   (0x80U)</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD10_SHIFT                  (7U)</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;</div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga921ddec93ff29ec2269f692a92e07220"> 6648</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD10(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD10_SHIFT)) &amp; LCD_WF8B_BPHLCD10_MASK)</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD11_MASK                   (0x80U)</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD11_SHIFT                  (7U)</span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;</div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gabed1dc212f36df5307daf4835393e433"> 6655</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD11(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD11_SHIFT)) &amp; LCD_WF8B_BPHLCD11_MASK)</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD12_MASK                   (0x80U)</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD12_SHIFT                  (7U)</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;</div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga295809f699f263dbaf5200f8214e5309"> 6662</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD12(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD12_SHIFT)) &amp; LCD_WF8B_BPHLCD12_MASK)</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD13_MASK                   (0x80U)</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD13_SHIFT                  (7U)</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;</div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaabf24cf235a41a4a37e4150063a07191"> 6669</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD13(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD13_SHIFT)) &amp; LCD_WF8B_BPHLCD13_MASK)</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD14_MASK                   (0x80U)</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD14_SHIFT                  (7U)</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;</div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga76f2e918e7b0e99a7ca8af11d92c4bd4"> 6676</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD14(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD14_SHIFT)) &amp; LCD_WF8B_BPHLCD14_MASK)</span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD15_MASK                   (0x80U)</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD15_SHIFT                  (7U)</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;</div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad5d986a608ebc2c79b21ef3f5206837c"> 6683</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD15(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD15_SHIFT)) &amp; LCD_WF8B_BPHLCD15_MASK)</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD16_MASK                   (0x80U)</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD16_SHIFT                  (7U)</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;</div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6dc96fd83d85d840972972dbb5343805"> 6690</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD16_SHIFT)) &amp; LCD_WF8B_BPHLCD16_MASK)</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD17_MASK                   (0x80U)</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD17_SHIFT                  (7U)</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;</div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafa29c4f00008e12e29bd773fcf80f6fa"> 6697</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD17(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD17_SHIFT)) &amp; LCD_WF8B_BPHLCD17_MASK)</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD18_MASK                   (0x80U)</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD18_SHIFT                  (7U)</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;</div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga9d0fbd0fd1a4d6a544cef240b5284201"> 6704</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD18(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD18_SHIFT)) &amp; LCD_WF8B_BPHLCD18_MASK)</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD19_MASK                   (0x80U)</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD19_SHIFT                  (7U)</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;</div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga60738d98c7862a0e3ca44c1ccccb3dc6"> 6711</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD19(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD19_SHIFT)) &amp; LCD_WF8B_BPHLCD19_MASK)</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD20_MASK                   (0x80U)</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD20_SHIFT                  (7U)</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;</div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5da65c74a01dc2f6c84039cef4f7d9cf"> 6718</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD20(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD20_SHIFT)) &amp; LCD_WF8B_BPHLCD20_MASK)</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD21_MASK                   (0x80U)</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD21_SHIFT                  (7U)</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;</div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaab0319ef62d1c9af452cba0408007bb0"> 6725</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD21(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD21_SHIFT)) &amp; LCD_WF8B_BPHLCD21_MASK)</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD22_MASK                   (0x80U)</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD22_SHIFT                  (7U)</span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;</div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaed021870625d22f9c81604808f24d66a"> 6732</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD22(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD22_SHIFT)) &amp; LCD_WF8B_BPHLCD22_MASK)</span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD23_MASK                   (0x80U)</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD23_SHIFT                  (7U)</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;</div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga392674f732b25b4985971f57f0efa161"> 6739</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD23(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD23_SHIFT)) &amp; LCD_WF8B_BPHLCD23_MASK)</span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD24_MASK                   (0x80U)</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD24_SHIFT                  (7U)</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;</div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6c24b56be0bbc0d0689087dca0385d17"> 6746</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD24(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD24_SHIFT)) &amp; LCD_WF8B_BPHLCD24_MASK)</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD25_MASK                   (0x80U)</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD25_SHIFT                  (7U)</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;</div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga96d5f1527197e81a04b559277218b236"> 6753</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD25(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD25_SHIFT)) &amp; LCD_WF8B_BPHLCD25_MASK)</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD26_MASK                   (0x80U)</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD26_SHIFT                  (7U)</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;</div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga3987b0ba29f2a601d1e1f604e3999315"> 6760</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD26(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD26_SHIFT)) &amp; LCD_WF8B_BPHLCD26_MASK)</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD27_MASK                   (0x80U)</span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD27_SHIFT                  (7U)</span></div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;</div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gacc39f0c27380f44f415dbc53bfda3670"> 6767</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD27(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD27_SHIFT)) &amp; LCD_WF8B_BPHLCD27_MASK)</span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD28_MASK                   (0x80U)</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD28_SHIFT                  (7U)</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;</div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7932449b4b54b66ff823252130d45b5a"> 6774</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD28(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD28_SHIFT)) &amp; LCD_WF8B_BPHLCD28_MASK)</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD29_MASK                   (0x80U)</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD29_SHIFT                  (7U)</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;</div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafc0043334415a5edb6f2df5554ced925"> 6781</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD29(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD29_SHIFT)) &amp; LCD_WF8B_BPHLCD29_MASK)</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD30_MASK                   (0x80U)</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD30_SHIFT                  (7U)</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;</div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga252c785abe992b6092a4673d1c1256db"> 6788</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD30(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD30_SHIFT)) &amp; LCD_WF8B_BPHLCD30_MASK)</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD31_MASK                   (0x80U)</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD31_SHIFT                  (7U)</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;</div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae33e6d206061308e46d065bc1b0f8e28"> 6795</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD31(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD31_SHIFT)) &amp; LCD_WF8B_BPHLCD31_MASK)</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD32_MASK                   (0x80U)</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD32_SHIFT                  (7U)</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;</div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gada404335435bd721569884c70e1c58a8"> 6802</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD32(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD32_SHIFT)) &amp; LCD_WF8B_BPHLCD32_MASK)</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD33_MASK                   (0x80U)</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD33_SHIFT                  (7U)</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;</div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga88eeea16c0e14d15b47ee0343170a542"> 6809</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD33(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD33_SHIFT)) &amp; LCD_WF8B_BPHLCD33_MASK)</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD34_MASK                   (0x80U)</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD34_SHIFT                  (7U)</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;</div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6c90210fe34a3e294afd0e49a65cb70f"> 6816</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD34(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD34_SHIFT)) &amp; LCD_WF8B_BPHLCD34_MASK)</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD35_MASK                   (0x80U)</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD35_SHIFT                  (7U)</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;</div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga87debe51cbeb795a5cfbd9965aacc2a2"> 6823</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD35(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD35_SHIFT)) &amp; LCD_WF8B_BPHLCD35_MASK)</span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD36_MASK                   (0x80U)</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD36_SHIFT                  (7U)</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;</div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7187cc4c1019bcf49ae27025ff581183"> 6830</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD36(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD36_SHIFT)) &amp; LCD_WF8B_BPHLCD36_MASK)</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD37_MASK                   (0x80U)</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD37_SHIFT                  (7U)</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;</div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafae60eaccd1c283535ddbf73fa27ccb4"> 6837</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD37(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD37_SHIFT)) &amp; LCD_WF8B_BPHLCD37_MASK)</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD38_MASK                   (0x80U)</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD38_SHIFT                  (7U)</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;</div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaa66791086761a58211241f78f542918c"> 6844</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD38(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD38_SHIFT)) &amp; LCD_WF8B_BPHLCD38_MASK)</span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD39_MASK                   (0x80U)</span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD39_SHIFT                  (7U)</span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;</div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadc3ccb4548a363d7afd83c4f4a364a66"> 6851</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD39(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD39_SHIFT)) &amp; LCD_WF8B_BPHLCD39_MASK)</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD40_MASK                   (0x80U)</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD40_SHIFT                  (7U)</span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;</div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae6f81924ea97a1a1da0e2331bcbef11d"> 6858</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD40(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD40_SHIFT)) &amp; LCD_WF8B_BPHLCD40_MASK)</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD41_MASK                   (0x80U)</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD41_SHIFT                  (7U)</span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;</div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaeca5790c9c1e8edccd2d954f6a388b62"> 6865</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD41(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD41_SHIFT)) &amp; LCD_WF8B_BPHLCD41_MASK)</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD42_MASK                   (0x80U)</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD42_SHIFT                  (7U)</span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;</div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga18fce523463d979a28c48e57b47e0092"> 6872</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD42(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD42_SHIFT)) &amp; LCD_WF8B_BPHLCD42_MASK)</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD43_MASK                   (0x80U)</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD43_SHIFT                  (7U)</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;</div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga4fb34ff1eeb4164d524427de40a2e883"> 6879</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD43(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD43_SHIFT)) &amp; LCD_WF8B_BPHLCD43_MASK)</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD44_MASK                   (0x80U)</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD44_SHIFT                  (7U)</span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;</div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaff323230bd39ec1a0d5e8217ca10b883"> 6886</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD44(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD44_SHIFT)) &amp; LCD_WF8B_BPHLCD44_MASK)</span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD45_MASK                   (0x80U)</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD45_SHIFT                  (7U)</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;</div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7054693ad68d9af4c9fd3f2d83ba7698"> 6893</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD45(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD45_SHIFT)) &amp; LCD_WF8B_BPHLCD45_MASK)</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD46_MASK                   (0x80U)</span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD46_SHIFT                  (7U)</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;</div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga6d8a7c8455d2dcf53de017e0b22d50aa"> 6900</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD46(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD46_SHIFT)) &amp; LCD_WF8B_BPHLCD46_MASK)</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD47_MASK                   (0x80U)</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD47_SHIFT                  (7U)</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;</div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga8063d37dee34bf6fe6d6cb3dc6ae878c"> 6907</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD47(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD47_SHIFT)) &amp; LCD_WF8B_BPHLCD47_MASK)</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD48_MASK                   (0x80U)</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD48_SHIFT                  (7U)</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;</div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab318e48f54bd3eba78951e7931aaaff7"> 6914</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD48(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD48_SHIFT)) &amp; LCD_WF8B_BPHLCD48_MASK)</span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD49_MASK                   (0x80U)</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD49_SHIFT                  (7U)</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;</div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga5cc432cdfa2ededcb357452e48bfa737"> 6921</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD49(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD49_SHIFT)) &amp; LCD_WF8B_BPHLCD49_MASK)</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD50_MASK                   (0x80U)</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD50_SHIFT                  (7U)</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;</div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gad4ecb1020cfb29c34bdd6c35569ec79f"> 6928</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD50(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD50_SHIFT)) &amp; LCD_WF8B_BPHLCD50_MASK)</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD51_MASK                   (0x80U)</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD51_SHIFT                  (7U)</span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;</div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga98999116697cbda9f426e58014fd8028"> 6935</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD51(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD51_SHIFT)) &amp; LCD_WF8B_BPHLCD51_MASK)</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD52_MASK                   (0x80U)</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD52_SHIFT                  (7U)</span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;</div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga98b7fc65abc24e0bc211104f7a536e3b"> 6942</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD52(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD52_SHIFT)) &amp; LCD_WF8B_BPHLCD52_MASK)</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD53_MASK                   (0x80U)</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD53_SHIFT                  (7U)</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;</div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gafe93908f58c074f1819fdb5986cbe084"> 6949</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD53(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD53_SHIFT)) &amp; LCD_WF8B_BPHLCD53_MASK)</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD54_MASK                   (0x80U)</span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD54_SHIFT                  (7U)</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;</div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga52eb2674b27f9159a3c7a03b895bdd3d"> 6956</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD54(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD54_SHIFT)) &amp; LCD_WF8B_BPHLCD54_MASK)</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD55_MASK                   (0x80U)</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD55_SHIFT                  (7U)</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;</div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga7afbf35aac0ce869a8a940e3c72a12a6"> 6963</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD55(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD55_SHIFT)) &amp; LCD_WF8B_BPHLCD55_MASK)</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD56_MASK                   (0x80U)</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD56_SHIFT                  (7U)</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;</div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#ga944f50e5e5a36ae03333910a1da7335e"> 6970</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD56(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD56_SHIFT)) &amp; LCD_WF8B_BPHLCD56_MASK)</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD57_MASK                   (0x80U)</span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD57_SHIFT                  (7U)</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;</div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab7d197f1d6146a3c94b313e417453564"> 6977</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD57(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD57_SHIFT)) &amp; LCD_WF8B_BPHLCD57_MASK)</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD58_MASK                   (0x80U)</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD58_SHIFT                  (7U)</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;</div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gab8f730e47e6c2e7a9d00e93d39519a39"> 6984</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD58(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD58_SHIFT)) &amp; LCD_WF8B_BPHLCD58_MASK)</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD59_MASK                   (0x80U)</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD59_SHIFT                  (7U)</span></div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;</div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaaa0aa1851d10815a72902a947db99c7e"> 6991</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD59(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD59_SHIFT)) &amp; LCD_WF8B_BPHLCD59_MASK)</span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD60_MASK                   (0x80U)</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD60_SHIFT                  (7U)</span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;</div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gadb6714167a8eca3fbe535f6c89993791"> 6998</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD60(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD60_SHIFT)) &amp; LCD_WF8B_BPHLCD60_MASK)</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD61_MASK                   (0x80U)</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD61_SHIFT                  (7U)</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;</div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gaec4f368e8191212610cb5a050c4dd904"> 7005</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD61(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD61_SHIFT)) &amp; LCD_WF8B_BPHLCD61_MASK)</span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD62_MASK                   (0x80U)</span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD62_SHIFT                  (7U)</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;</div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gae531c9babe7f8f8b1f4589f7b39e8e0c"> 7012</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD62(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD62_SHIFT)) &amp; LCD_WF8B_BPHLCD62_MASK)</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD63_MASK                   (0x80U)</span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD63_SHIFT                  (7U)</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;</div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___l_c_d___register___masks.html#gac4e2dca80c0056a41892716be859bbef"> 7019</a></span>&#160;<span class="preprocessor">#define LCD_WF8B_BPHLCD63(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; LCD_WF8B_BPHLCD63_SHIFT)) &amp; LCD_WF8B_BPHLCD63_MASK)</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;</div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="comment">/* The count of LCD_WF8B */</span></div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">#define LCD_WF8B_COUNT                           (64U)</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;</div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">#define LCD_WF_WF0_MASK                          (0xFFU)</span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define LCD_WF_WF0_SHIFT                         (0U)</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define LCD_WF_WF0(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF0_SHIFT)) &amp; LCD_WF_WF0_MASK)</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define LCD_WF_WF4_MASK                          (0xFFU)</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor">#define LCD_WF_WF4_SHIFT                         (0U)</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define LCD_WF_WF4(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF4_SHIFT)) &amp; LCD_WF_WF4_MASK)</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define LCD_WF_WF8_MASK                          (0xFFU)</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define LCD_WF_WF8_SHIFT                         (0U)</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor">#define LCD_WF_WF8(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF8_SHIFT)) &amp; LCD_WF_WF8_MASK)</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define LCD_WF_WF12_MASK                         (0xFFU)</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#define LCD_WF_WF12_SHIFT                        (0U)</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define LCD_WF_WF12(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF12_SHIFT)) &amp; LCD_WF_WF12_MASK)</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define LCD_WF_WF16_MASK                         (0xFFU)</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define LCD_WF_WF16_SHIFT                        (0U)</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define LCD_WF_WF16(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF16_SHIFT)) &amp; LCD_WF_WF16_MASK)</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define LCD_WF_WF20_MASK                         (0xFFU)</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#define LCD_WF_WF20_SHIFT                        (0U)</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define LCD_WF_WF20(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF20_SHIFT)) &amp; LCD_WF_WF20_MASK)</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define LCD_WF_WF24_MASK                         (0xFFU)</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#define LCD_WF_WF24_SHIFT                        (0U)</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define LCD_WF_WF24(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF24_SHIFT)) &amp; LCD_WF_WF24_MASK)</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define LCD_WF_WF28_MASK                         (0xFFU)</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define LCD_WF_WF28_SHIFT                        (0U)</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define LCD_WF_WF28(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF28_SHIFT)) &amp; LCD_WF_WF28_MASK)</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define LCD_WF_WF32_MASK                         (0xFFU)</span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define LCD_WF_WF32_SHIFT                        (0U)</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define LCD_WF_WF32(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF32_SHIFT)) &amp; LCD_WF_WF32_MASK)</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define LCD_WF_WF36_MASK                         (0xFFU)</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define LCD_WF_WF36_SHIFT                        (0U)</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define LCD_WF_WF36(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF36_SHIFT)) &amp; LCD_WF_WF36_MASK)</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define LCD_WF_WF40_MASK                         (0xFFU)</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define LCD_WF_WF40_SHIFT                        (0U)</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define LCD_WF_WF40(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF40_SHIFT)) &amp; LCD_WF_WF40_MASK)</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define LCD_WF_WF44_MASK                         (0xFFU)</span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define LCD_WF_WF44_SHIFT                        (0U)</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define LCD_WF_WF44(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF44_SHIFT)) &amp; LCD_WF_WF44_MASK)</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define LCD_WF_WF48_MASK                         (0xFFU)</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define LCD_WF_WF48_SHIFT                        (0U)</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">#define LCD_WF_WF48(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF48_SHIFT)) &amp; LCD_WF_WF48_MASK)</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define LCD_WF_WF52_MASK                         (0xFFU)</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define LCD_WF_WF52_SHIFT                        (0U)</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define LCD_WF_WF52(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF52_SHIFT)) &amp; LCD_WF_WF52_MASK)</span></div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define LCD_WF_WF56_MASK                         (0xFFU)</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define LCD_WF_WF56_SHIFT                        (0U)</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define LCD_WF_WF56(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF56_SHIFT)) &amp; LCD_WF_WF56_MASK)</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define LCD_WF_WF60_MASK                         (0xFFU)</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define LCD_WF_WF60_SHIFT                        (0U)</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define LCD_WF_WF60(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF60_SHIFT)) &amp; LCD_WF_WF60_MASK)</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define LCD_WF_WF1_MASK                          (0xFF00U)</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define LCD_WF_WF1_SHIFT                         (8U)</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define LCD_WF_WF1(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF1_SHIFT)) &amp; LCD_WF_WF1_MASK)</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define LCD_WF_WF5_MASK                          (0xFF00U)</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define LCD_WF_WF5_SHIFT                         (8U)</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define LCD_WF_WF5(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF5_SHIFT)) &amp; LCD_WF_WF5_MASK)</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define LCD_WF_WF9_MASK                          (0xFF00U)</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define LCD_WF_WF9_SHIFT                         (8U)</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define LCD_WF_WF9(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF9_SHIFT)) &amp; LCD_WF_WF9_MASK)</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define LCD_WF_WF13_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define LCD_WF_WF13_SHIFT                        (8U)</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define LCD_WF_WF13(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF13_SHIFT)) &amp; LCD_WF_WF13_MASK)</span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define LCD_WF_WF17_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">#define LCD_WF_WF17_SHIFT                        (8U)</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define LCD_WF_WF17(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF17_SHIFT)) &amp; LCD_WF_WF17_MASK)</span></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define LCD_WF_WF21_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define LCD_WF_WF21_SHIFT                        (8U)</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define LCD_WF_WF21(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF21_SHIFT)) &amp; LCD_WF_WF21_MASK)</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define LCD_WF_WF25_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#define LCD_WF_WF25_SHIFT                        (8U)</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define LCD_WF_WF25(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF25_SHIFT)) &amp; LCD_WF_WF25_MASK)</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define LCD_WF_WF29_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#define LCD_WF_WF29_SHIFT                        (8U)</span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define LCD_WF_WF29(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF29_SHIFT)) &amp; LCD_WF_WF29_MASK)</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define LCD_WF_WF33_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor">#define LCD_WF_WF33_SHIFT                        (8U)</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define LCD_WF_WF33(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF33_SHIFT)) &amp; LCD_WF_WF33_MASK)</span></div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define LCD_WF_WF37_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor">#define LCD_WF_WF37_SHIFT                        (8U)</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define LCD_WF_WF37(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF37_SHIFT)) &amp; LCD_WF_WF37_MASK)</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define LCD_WF_WF41_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor">#define LCD_WF_WF41_SHIFT                        (8U)</span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define LCD_WF_WF41(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF41_SHIFT)) &amp; LCD_WF_WF41_MASK)</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define LCD_WF_WF45_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define LCD_WF_WF45_SHIFT                        (8U)</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define LCD_WF_WF45(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF45_SHIFT)) &amp; LCD_WF_WF45_MASK)</span></div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define LCD_WF_WF49_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor">#define LCD_WF_WF49_SHIFT                        (8U)</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define LCD_WF_WF49(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF49_SHIFT)) &amp; LCD_WF_WF49_MASK)</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define LCD_WF_WF53_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#define LCD_WF_WF53_SHIFT                        (8U)</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define LCD_WF_WF53(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF53_SHIFT)) &amp; LCD_WF_WF53_MASK)</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define LCD_WF_WF57_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define LCD_WF_WF57_SHIFT                        (8U)</span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define LCD_WF_WF57(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF57_SHIFT)) &amp; LCD_WF_WF57_MASK)</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define LCD_WF_WF61_MASK                         (0xFF00U)</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define LCD_WF_WF61_SHIFT                        (8U)</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define LCD_WF_WF61(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF61_SHIFT)) &amp; LCD_WF_WF61_MASK)</span></div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define LCD_WF_WF2_MASK                          (0xFF0000U)</span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define LCD_WF_WF2_SHIFT                         (16U)</span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define LCD_WF_WF2(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF2_SHIFT)) &amp; LCD_WF_WF2_MASK)</span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define LCD_WF_WF6_MASK                          (0xFF0000U)</span></div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor">#define LCD_WF_WF6_SHIFT                         (16U)</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define LCD_WF_WF6(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF6_SHIFT)) &amp; LCD_WF_WF6_MASK)</span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define LCD_WF_WF10_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor">#define LCD_WF_WF10_SHIFT                        (16U)</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define LCD_WF_WF10(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF10_SHIFT)) &amp; LCD_WF_WF10_MASK)</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define LCD_WF_WF14_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define LCD_WF_WF14_SHIFT                        (16U)</span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define LCD_WF_WF14(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF14_SHIFT)) &amp; LCD_WF_WF14_MASK)</span></div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define LCD_WF_WF18_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define LCD_WF_WF18_SHIFT                        (16U)</span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define LCD_WF_WF18(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF18_SHIFT)) &amp; LCD_WF_WF18_MASK)</span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor">#define LCD_WF_WF22_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define LCD_WF_WF22_SHIFT                        (16U)</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define LCD_WF_WF22(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF22_SHIFT)) &amp; LCD_WF_WF22_MASK)</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor">#define LCD_WF_WF26_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define LCD_WF_WF26_SHIFT                        (16U)</span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define LCD_WF_WF26(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF26_SHIFT)) &amp; LCD_WF_WF26_MASK)</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define LCD_WF_WF30_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define LCD_WF_WF30_SHIFT                        (16U)</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define LCD_WF_WF30(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF30_SHIFT)) &amp; LCD_WF_WF30_MASK)</span></div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define LCD_WF_WF34_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define LCD_WF_WF34_SHIFT                        (16U)</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define LCD_WF_WF34(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF34_SHIFT)) &amp; LCD_WF_WF34_MASK)</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define LCD_WF_WF38_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define LCD_WF_WF38_SHIFT                        (16U)</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define LCD_WF_WF38(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF38_SHIFT)) &amp; LCD_WF_WF38_MASK)</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor">#define LCD_WF_WF42_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define LCD_WF_WF42_SHIFT                        (16U)</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define LCD_WF_WF42(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF42_SHIFT)) &amp; LCD_WF_WF42_MASK)</span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define LCD_WF_WF46_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define LCD_WF_WF46_SHIFT                        (16U)</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#define LCD_WF_WF46(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF46_SHIFT)) &amp; LCD_WF_WF46_MASK)</span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define LCD_WF_WF50_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor">#define LCD_WF_WF50_SHIFT                        (16U)</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define LCD_WF_WF50(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF50_SHIFT)) &amp; LCD_WF_WF50_MASK)</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define LCD_WF_WF54_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#define LCD_WF_WF54_SHIFT                        (16U)</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define LCD_WF_WF54(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF54_SHIFT)) &amp; LCD_WF_WF54_MASK)</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define LCD_WF_WF58_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define LCD_WF_WF58_SHIFT                        (16U)</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define LCD_WF_WF58(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF58_SHIFT)) &amp; LCD_WF_WF58_MASK)</span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define LCD_WF_WF62_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor">#define LCD_WF_WF62_SHIFT                        (16U)</span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#define LCD_WF_WF62(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF62_SHIFT)) &amp; LCD_WF_WF62_MASK)</span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define LCD_WF_WF3_MASK                          (0xFF000000U)</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor">#define LCD_WF_WF3_SHIFT                         (24U)</span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define LCD_WF_WF3(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF3_SHIFT)) &amp; LCD_WF_WF3_MASK)</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define LCD_WF_WF7_MASK                          (0xFF000000U)</span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define LCD_WF_WF7_SHIFT                         (24U)</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define LCD_WF_WF7(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF7_SHIFT)) &amp; LCD_WF_WF7_MASK)</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define LCD_WF_WF11_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#define LCD_WF_WF11_SHIFT                        (24U)</span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">#define LCD_WF_WF11(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF11_SHIFT)) &amp; LCD_WF_WF11_MASK)</span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define LCD_WF_WF15_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define LCD_WF_WF15_SHIFT                        (24U)</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define LCD_WF_WF15(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF15_SHIFT)) &amp; LCD_WF_WF15_MASK)</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define LCD_WF_WF19_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define LCD_WF_WF19_SHIFT                        (24U)</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define LCD_WF_WF19(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF19_SHIFT)) &amp; LCD_WF_WF19_MASK)</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define LCD_WF_WF23_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define LCD_WF_WF23_SHIFT                        (24U)</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define LCD_WF_WF23(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF23_SHIFT)) &amp; LCD_WF_WF23_MASK)</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define LCD_WF_WF27_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor">#define LCD_WF_WF27_SHIFT                        (24U)</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">#define LCD_WF_WF27(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF27_SHIFT)) &amp; LCD_WF_WF27_MASK)</span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">#define LCD_WF_WF31_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">#define LCD_WF_WF31_SHIFT                        (24U)</span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define LCD_WF_WF31(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF31_SHIFT)) &amp; LCD_WF_WF31_MASK)</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define LCD_WF_WF35_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define LCD_WF_WF35_SHIFT                        (24U)</span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define LCD_WF_WF35(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF35_SHIFT)) &amp; LCD_WF_WF35_MASK)</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor">#define LCD_WF_WF39_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">#define LCD_WF_WF39_SHIFT                        (24U)</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define LCD_WF_WF39(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF39_SHIFT)) &amp; LCD_WF_WF39_MASK)</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor">#define LCD_WF_WF43_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define LCD_WF_WF43_SHIFT                        (24U)</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">#define LCD_WF_WF43(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF43_SHIFT)) &amp; LCD_WF_WF43_MASK)</span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define LCD_WF_WF47_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define LCD_WF_WF47_SHIFT                        (24U)</span></div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define LCD_WF_WF47(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF47_SHIFT)) &amp; LCD_WF_WF47_MASK)</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define LCD_WF_WF51_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define LCD_WF_WF51_SHIFT                        (24U)</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define LCD_WF_WF51(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF51_SHIFT)) &amp; LCD_WF_WF51_MASK)</span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define LCD_WF_WF55_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define LCD_WF_WF55_SHIFT                        (24U)</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor">#define LCD_WF_WF55(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF55_SHIFT)) &amp; LCD_WF_WF55_MASK)</span></div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define LCD_WF_WF59_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define LCD_WF_WF59_SHIFT                        (24U)</span></div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define LCD_WF_WF59(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF59_SHIFT)) &amp; LCD_WF_WF59_MASK)</span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define LCD_WF_WF63_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define LCD_WF_WF63_SHIFT                        (24U)</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define LCD_WF_WF63(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LCD_WF_WF63_SHIFT)) &amp; LCD_WF_WF63_MASK)</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;</div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment">/* The count of LCD_WF */</span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define LCD_WF_COUNT                             (16U)</span></div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;</div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160; <span class="comment">/* end of group LCD_Register_Masks */</span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;</div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;</div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="comment">/* LCD - Peripheral instance base addresses */</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___l_c_d___peripheral___access___layer.html#ga017749aad23300240ef5ac4c3d5ca750"> 7232</a></span>&#160;<span class="preprocessor">#define LCD_BASE                                 (0x40053000u)</span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;</div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___l_c_d___peripheral___access___layer.html#gabf2d80992dcfabfd1668184c3dff2733"> 7234</a></span>&#160;<span class="preprocessor">#define LCD                                      ((LCD_Type *)LCD_BASE)</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;</div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___l_c_d___peripheral___access___layer.html#ga9043c1e52ca2c0f619f41dddd86c080d"> 7236</a></span>&#160;<span class="preprocessor">#define LCD_BASE_ADDRS                           { LCD_BASE }</span></div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;</div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___l_c_d___peripheral___access___layer.html#gaad12448c57d0c01fa9ae38cd9216eae8"> 7238</a></span>&#160;<span class="preprocessor">#define LCD_BASE_PTRS                            { LCD }</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;</div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___l_c_d___peripheral___access___layer.html#gace1f0d7f12c2d06d48148889f08f3bc1"> 7240</a></span>&#160;<span class="preprocessor">#define LCD_LCD_IRQS                             { LCD_IRQn }</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160; <span class="comment">/* end of group LCD_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;</div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;</div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;</div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html"> 7257</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#aa97f1aae59ce6efd1a22b9ca279058f0"> 7258</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#aa97f1aae59ce6efd1a22b9ca279058f0">PE1</a>;                                </div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a995e13620d64851a128d6d2e03b6713e"> 7259</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a995e13620d64851a128d6d2e03b6713e">PE2</a>;                                </div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#ae66b179d39862bb7d0f8ba9b4c2c58a8"> 7260</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#ae66b179d39862bb7d0f8ba9b4c2c58a8">PE3</a>;                                </div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a7c081e6d23713bc4eec0ab17965a8dff"> 7261</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a7c081e6d23713bc4eec0ab17965a8dff">PE4</a>;                                </div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#aaafdc4eddd9d9e84f3175cf74e29f1b0"> 7262</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#aaafdc4eddd9d9e84f3175cf74e29f1b0">ME</a>;                                 </div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a07810538c8d6aba73ee3dd0c573256c7"> 7263</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a07810538c8d6aba73ee3dd0c573256c7">F1</a>;                                 </div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a8390d51184687794c312ac5148cc9e2b"> 7264</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a8390d51184687794c312ac5148cc9e2b">F2</a>;                                 </div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a9830952a98862ed103ad0cff61b77bb5"> 7265</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_l_l_w_u___type.html#a9830952a98862ed103ad0cff61b77bb5">F3</a>;                                 </div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#afbd6f1eb8283eca63c4ea3c3d657f149"> 7266</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#afbd6f1eb8283eca63c4ea3c3d657f149">FILT1</a>;                              </div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a5704aaa9940312ccd60ee44f31932094"> 7267</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a5704aaa9940312ccd60ee44f31932094">FILT2</a>;                              </div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;} <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a>;</div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;</div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;</div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      (0x3U)</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     (0U)</span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;</div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 7289</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE0_SHIFT)) &amp; LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      (0xCU)</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     (2U)</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;</div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab35a751adac37592806af18a4f6e3837"> 7298</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE1_SHIFT)) &amp; LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      (0x30U)</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     (4U)</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;</div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae6a462624a848afff074ae6e6da83cb0"> 7307</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE2_SHIFT)) &amp; LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      (0xC0U)</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     (6U)</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;</div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3dfb03917664cd276f352b77e95624b9"> 7316</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE3_SHIFT)) &amp; LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      (0x3U)</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     (0U)</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;</div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 7329</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE4_SHIFT)) &amp; LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      (0xCU)</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     (2U)</span></div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;</div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 7338</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE5_SHIFT)) &amp; LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      (0x30U)</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     (4U)</span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;</div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 7347</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE6_SHIFT)) &amp; LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      (0xC0U)</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     (6U)</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;</div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaecb28f5285444e1576a192260d5c3048"> 7356</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE7_SHIFT)) &amp; LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;</div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      (0x3U)</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     (0U)</span></div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;</div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad6e40b93385848a0a6dc1177f884107a"> 7369</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE8_SHIFT)) &amp; LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      (0xCU)</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     (2U)</span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;</div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 7378</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE9_SHIFT)) &amp; LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     (0x30U)</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    (4U)</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;</div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 7387</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE10_SHIFT)) &amp; LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     (0xC0U)</span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    (6U)</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;</div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 7396</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE11_SHIFT)) &amp; LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;</div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     (0x3U)</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    (0U)</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;</div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga433532e85a0db075b0e525c1483a27ad"> 7409</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE12_SHIFT)) &amp; LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     (0xCU)</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    (2U)</span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;</div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 7418</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE13_SHIFT)) &amp; LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     (0x30U)</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    (4U)</span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;</div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga376a97009729f8dde435a783deb148d8"> 7427</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE14_SHIFT)) &amp; LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     (0xC0U)</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    (6U)</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;</div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd015539f974ee2820707b9abf3787ba"> 7436</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE15_SHIFT)) &amp; LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;</div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       (0x1U)</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      (0U)</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;</div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga57e76f009f14fc197aa6bf7ce0e56f22"> 7447</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME0_SHIFT)) &amp; LLWU_ME_WUME0_MASK)</span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       (0x2U)</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      (1U)</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;</div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7537345eb6a634652141bd92b6e1c029"> 7454</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME1_SHIFT)) &amp; LLWU_ME_WUME1_MASK)</span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       (0x4U)</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      (2U)</span></div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;</div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaad5f38620081713700faa574d4756037"> 7461</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME2_SHIFT)) &amp; LLWU_ME_WUME2_MASK)</span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       (0x8U)</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      (3U)</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;</div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafd25630d6da4e8bd90c95a1b534bfe26"> 7468</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME3_SHIFT)) &amp; LLWU_ME_WUME3_MASK)</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       (0x10U)</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      (4U)</span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;</div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f426ee3d4121039991f556746934a66"> 7475</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME4_SHIFT)) &amp; LLWU_ME_WUME4_MASK)</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       (0x20U)</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      (5U)</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;</div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga57fe3b7c8697cae28d20ea2edd7502f6"> 7482</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME5_SHIFT)) &amp; LLWU_ME_WUME5_MASK)</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       (0x40U)</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      (6U)</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;</div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga92d72bda2b26242276060b869bae0fb4"> 7489</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME6_SHIFT)) &amp; LLWU_ME_WUME6_MASK)</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       (0x80U)</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      (7U)</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;</div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga01fde478dc65d018fd0b6f70e6a5540f"> 7496</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME7_SHIFT)) &amp; LLWU_ME_WUME7_MASK)</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;</div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        (0x1U)</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       (0U)</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;</div><div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadf947a1640b0c6ac4e501aec5b935154"> 7507</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF0_SHIFT)) &amp; LLWU_F1_WUF0_MASK)</span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        (0x2U)</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       (1U)</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;</div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga550c62884c90b1a85c2fa07d1bfdcd48"> 7514</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF1_SHIFT)) &amp; LLWU_F1_WUF1_MASK)</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        (0x4U)</span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       (2U)</span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;</div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7baf252acb15c1af560212b69c4510b2"> 7521</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF2_SHIFT)) &amp; LLWU_F1_WUF2_MASK)</span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        (0x8U)</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       (3U)</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga239699d31d2e283bf2edce04eb6e4636"> 7528</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF3_SHIFT)) &amp; LLWU_F1_WUF3_MASK)</span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        (0x10U)</span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       (4U)</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;</div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9c07a536d420eeb46f7a757d4449f2ac"> 7535</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF4_SHIFT)) &amp; LLWU_F1_WUF4_MASK)</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        (0x20U)</span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       (5U)</span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;</div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a35873aa92f990b636a663a5f773ca1"> 7542</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF5_SHIFT)) &amp; LLWU_F1_WUF5_MASK)</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        (0x40U)</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       (6U)</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;</div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4aa665fdd93a08b2f72e0b24c2e89ad9"> 7549</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF6_SHIFT)) &amp; LLWU_F1_WUF6_MASK)</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        (0x80U)</span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       (7U)</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;</div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga34f586b51974da9fe6ae867d38d48485"> 7556</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF7_SHIFT)) &amp; LLWU_F1_WUF7_MASK)</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;</div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        (0x1U)</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       (0U)</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;</div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab1a2b83044edbc6852ae049d8afdfbdd"> 7567</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF8_SHIFT)) &amp; LLWU_F2_WUF8_MASK)</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        (0x2U)</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       (1U)</span></div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;</div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5bf58a8c2a31c1ee83569d2cf4896d86"> 7574</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF9_SHIFT)) &amp; LLWU_F2_WUF9_MASK)</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       (0x4U)</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      (2U)</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;</div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1fbe79331ec3d400d836f9bb7de533a6"> 7581</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF10_SHIFT)) &amp; LLWU_F2_WUF10_MASK)</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       (0x8U)</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      (3U)</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;</div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8cff952a35e87f71a4b24ef6feefee82"> 7588</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF11_SHIFT)) &amp; LLWU_F2_WUF11_MASK)</span></div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       (0x10U)</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      (4U)</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;</div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b8f9110dc4fbd5597c179a2b819b946"> 7595</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF12_SHIFT)) &amp; LLWU_F2_WUF12_MASK)</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       (0x20U)</span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      (5U)</span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;</div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga778553954826cc20c8bc34ffc0b32235"> 7602</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF13_SHIFT)) &amp; LLWU_F2_WUF13_MASK)</span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       (0x40U)</span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      (6U)</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;</div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61bc00dcda4ef8eef2f2ef7d1e0cad66"> 7609</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF14_SHIFT)) &amp; LLWU_F2_WUF14_MASK)</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       (0x80U)</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      (7U)</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;</div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf8402c732164092041061917782b29ec"> 7616</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF15_SHIFT)) &amp; LLWU_F2_WUF15_MASK)</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;</div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       (0x1U)</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      (0U)</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;</div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3e088b69ca585116274b771ce4915311"> 7627</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF0_SHIFT)) &amp; LLWU_F3_MWUF0_MASK)</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       (0x2U)</span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      (1U)</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;</div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0102aac1d58b1c1a89c197c845f832a6"> 7634</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF1_SHIFT)) &amp; LLWU_F3_MWUF1_MASK)</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       (0x4U)</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      (2U)</span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;</div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac71e0c2b5effba209a76bdea4199dcc9"> 7641</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF2_SHIFT)) &amp; LLWU_F3_MWUF2_MASK)</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       (0x8U)</span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      (3U)</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;</div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf456eb8a736c3ef4d9813e6c8929fa05"> 7648</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF3_SHIFT)) &amp; LLWU_F3_MWUF3_MASK)</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       (0x10U)</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      (4U)</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;</div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad93b6ad2aae5b9b2b211254f8734236e"> 7655</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF4_SHIFT)) &amp; LLWU_F3_MWUF4_MASK)</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       (0x20U)</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      (5U)</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;</div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga71b5bd482fdc7f772f235112e9395140"> 7662</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF5_SHIFT)) &amp; LLWU_F3_MWUF5_MASK)</span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       (0x40U)</span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      (6U)</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;</div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga05d84dbe2b08378f0c3535e947cbf1c4"> 7669</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF6_SHIFT)) &amp; LLWU_F3_MWUF6_MASK)</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       (0x80U)</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      (7U)</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;</div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga29b4a5a062eb04f5fb0326fcdfd6f5f5"> 7676</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF7_SHIFT)) &amp; LLWU_F3_MWUF7_MASK)</span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;</div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  (0xFU)</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 (0U)</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;</div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9d7876a517542c2fa363b9f15d375d69"> 7687</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTSEL_SHIFT)) &amp; LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    (0x60U)</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   (5U)</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;</div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2eb83c2856ca0d1d7ff09384809aed2f"> 7696</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTE_SHIFT)) &amp; LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    (0x80U)</span></div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   (7U)</span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;</div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga178c6ff91d71caeb12b9444cd028e09d"> 7703</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTF_SHIFT)) &amp; LLWU_FILT1_FILTF_MASK)</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;</div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  (0xFU)</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 (0U)</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;</div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga158cb43770e2439838189522bb7696a3"> 7714</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTSEL_SHIFT)) &amp; LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    (0x60U)</span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   (5U)</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;</div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3c7ed2286e6f1a0041610a9b7de636ef"> 7723</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTE_SHIFT)) &amp; LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    (0x80U)</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   (7U)</span></div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;</div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa36637f2a12654139ec6c8b76f313c8d"> 7730</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTF_SHIFT)) &amp; LLWU_FILT2_FILTF_MASK)</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;</div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga5596067d46debe317ac368bfc5db21f8"> 7741</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;</div><div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#gaed2d6ced03dff7739533096e53983dbe"> 7743</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;</div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga3d947ff94f2db32873659ceeeb8bc767"> 7745</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;</div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga4826d688973513cc02a2f1d4f67c336b"> 7747</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;</div><div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga00f85a14dffe324ff8e867f8b06f1461"> 7749</a></span>&#160;<span class="preprocessor">#define LLWU_IRQS                                { LLWU_IRQn }</span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;</div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;</div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;</div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 7766</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a876dd0a8546697065f406b7543e27af2"> 7767</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;                               </div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a909d70d4d88dd6731a07b76a21c8214b"> 7768</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a909d70d4d88dd6731a07b76a21c8214b">PSR</a>;                               </div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a3fbfa42319981886e98899e3ee069f81"> 7769</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a3fbfa42319981886e98899e3ee069f81">CMR</a>;                               </div><div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#afabfe869c2da8a9974cac1da36481312"> 7770</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#afabfe869c2da8a9974cac1da36481312">CNR</a>;                               </div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>;</div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;</div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;</div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       (0x1U)</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      (0U)</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;</div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae18358081bf10e96a1307612264a31fd"> 7790</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TEN_SHIFT)) &amp; LPTMR_CSR_TEN_MASK)</span></div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       (0x2U)</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      (1U)</span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;</div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae8af700b27a8e6aad5c035eb9181766c"> 7797</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TMS_SHIFT)) &amp; LPTMR_CSR_TMS_MASK)</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       (0x4U)</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      (2U)</span></div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;</div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga9f9f9658cf9a8a4d04923d1487adae6a"> 7804</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TFC_SHIFT)) &amp; LPTMR_CSR_TFC_MASK)</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       (0x8U)</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      (3U)</span></div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;</div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1e706f8fb1de17fa05f83c3a8928a91c"> 7811</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TPP_SHIFT)) &amp; LPTMR_CSR_TPP_MASK)</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       (0x30U)</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      (4U)</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;</div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 7820</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TPS_SHIFT)) &amp; LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       (0x40U)</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      (6U)</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;</div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1b3ffe4be02efef291da12ce9e097a9d"> 7827</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TIE_SHIFT)) &amp; LPTMR_CSR_TIE_MASK)</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       (0x80U)</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      (7U)</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;</div><div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a71110198e9becb2fe277e270c7499d"> 7834</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TCF_SHIFT)) &amp; LPTMR_CSR_TCF_MASK)</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;</div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       (0x3U)</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      (0U)</span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;</div><div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 7847</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PCS_SHIFT)) &amp; LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      (0x4U)</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     (2U)</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;</div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3d7c49e91df0f310a5dcf2effef9ae25"> 7854</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PBYP_SHIFT)) &amp; LPTMR_PSR_PBYP_MASK)</span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  (0x78U)</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 (3U)</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;</div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 7875</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PRESCALE_SHIFT)) &amp; LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;</div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   (0xFFFFU)</span></div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  (0U)</span></div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;</div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 7884</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CMR_COMPARE_SHIFT)) &amp; LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;</div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   (0xFFFFU)</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  (0U)</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;</div><div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 7893</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CNR_COUNTER_SHIFT)) &amp; LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;</div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;</div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 7904</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;</div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 7906</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;</div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 7908</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;</div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 7910</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;</div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga5bf0032641d320fc7d486d703800c729"> 7912</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTMR0_IRQn }</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;</div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;</div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="comment">   -- LPUART Peripheral Access Layer</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;</div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html"> 7929</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd"> 7930</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd">BAUD</a>;                              </div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79"> 7931</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79">STAT</a>;                              </div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64"> 7932</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101"> 7933</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101">DATA</a>;                              </div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f"> 7934</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f">MATCH</a>;                             </div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;} <a class="code" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a>;</div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;</div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="comment">   -- LPUART Register Masks</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;</div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_MASK                     (0x1FFFU)</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_SHIFT                    (0U)</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;</div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d4fd833faa90292e6098e9d0d618e8c"> 7952</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_SBR_SHIFT)) &amp; LPUART_BAUD_SBR_MASK)</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_MASK                    (0x2000U)</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_SHIFT                   (13U)</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;</div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0efd4bf18057e642f69d0b2653aca64f"> 7959</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_SBNS_SHIFT)) &amp; LPUART_BAUD_SBNS_MASK)</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_MASK                 (0x4000U)</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_SHIFT                (14U)</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;</div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb0bcf6a6082b068b0268e0eb5428123"> 7966</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_RXEDGIE_SHIFT)) &amp; LPUART_BAUD_RXEDGIE_MASK)</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_MASK                  (0x8000U)</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_SHIFT                 (15U)</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;</div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf701684966ed3fbd665ecc21ebe5931c"> 7973</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_LBKDIE_SHIFT)) &amp; LPUART_BAUD_LBKDIE_MASK)</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_MASK               (0x10000U)</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_SHIFT              (16U)</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;</div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8eddaea4487b6be1a83c8792e110bef5"> 7980</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_RESYNCDIS_SHIFT)) &amp; LPUART_BAUD_RESYNCDIS_MASK)</span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_MASK                (0x20000U)</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_SHIFT               (17U)</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;</div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2186298ec71137a11206fbbf24ff80dd"> 7987</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_BOTHEDGE_SHIFT)) &amp; LPUART_BAUD_BOTHEDGE_MASK)</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_MASK                  (0xC0000U)</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_SHIFT                 (18U)</span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;</div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga73df6d35c7a168d8505f118fea120190"> 7996</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_MATCFG_SHIFT)) &amp; LPUART_BAUD_MATCFG_MASK)</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_MASK                   (0x200000U)</span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_SHIFT                  (21U)</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;</div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b36f378c9fae470242dfefcb3c23a4f"> 8003</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_RDMAE_SHIFT)) &amp; LPUART_BAUD_RDMAE_MASK)</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_MASK                   (0x800000U)</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_SHIFT                  (23U)</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;</div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec64935e2650de18d9d0bb53cc908c"> 8010</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_TDMAE_SHIFT)) &amp; LPUART_BAUD_TDMAE_MASK)</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_MASK                     (0x1F000000U)</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_SHIFT                    (24U)</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;</div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga39a4fadc51e3713036419bb7e00f2a7b"> 8015</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_OSR_SHIFT)) &amp; LPUART_BAUD_OSR_MASK)</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_MASK                     (0x20000000U)</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_SHIFT                    (29U)</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;</div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa8ecc2cd5e0c6a19b42d8eed5b22a99a"> 8022</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_M10_SHIFT)) &amp; LPUART_BAUD_M10_MASK)</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_MASK                   (0x40000000U)</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_SHIFT                  (30U)</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;</div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5baad717cada728d26c9aedebc6816ba"> 8029</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_MAEN2_SHIFT)) &amp; LPUART_BAUD_MAEN2_MASK)</span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_MASK                   (0x80000000U)</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_SHIFT                  (31U)</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;</div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9525dc15acbc7a1a0b9a4e86a9f9d888"> 8036</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_MAEN1_SHIFT)) &amp; LPUART_BAUD_MAEN1_MASK)</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;</div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_MASK                    (0x4000U)</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_SHIFT                   (14U)</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;</div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab487fe8b26dbcaaf9dd7531aa8780087"> 8047</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_MA2F_SHIFT)) &amp; LPUART_STAT_MA2F_MASK)</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_MASK                    (0x8000U)</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_SHIFT                   (15U)</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;</div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabab7c241b5ce9d1a556ab56792fe782f"> 8054</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_MA1F_SHIFT)) &amp; LPUART_STAT_MA1F_MASK)</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_MASK                      (0x10000U)</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_SHIFT                     (16U)</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;</div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa2cb11e6fe0b36086a9f68abb78bc2c7"> 8061</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_PF_SHIFT)) &amp; LPUART_STAT_PF_MASK)</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_MASK                      (0x20000U)</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_SHIFT                     (17U)</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;</div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab09ef4ae0a9eeb5abbe0808c296478a0"> 8068</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_FE_SHIFT)) &amp; LPUART_STAT_FE_MASK)</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_MASK                      (0x40000U)</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_SHIFT                     (18U)</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;</div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9627eb51d2b2868d3e75de33fe64f566"> 8075</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_NF_SHIFT)) &amp; LPUART_STAT_NF_MASK)</span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_MASK                      (0x80000U)</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_SHIFT                     (19U)</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;</div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf9084f41bc9f5397e0053c3651fb2004"> 8082</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_OR_SHIFT)) &amp; LPUART_STAT_OR_MASK)</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_MASK                    (0x100000U)</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_SHIFT                   (20U)</span></div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;</div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0004dc64be568a184b2007ab95c16810"> 8089</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_IDLE_SHIFT)) &amp; LPUART_STAT_IDLE_MASK)</span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_MASK                    (0x200000U)</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_SHIFT                   (21U)</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;</div><div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3220ee34ff75bcf21268236abeba405"> 8096</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RDRF_SHIFT)) &amp; LPUART_STAT_RDRF_MASK)</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_MASK                      (0x400000U)</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_SHIFT                     (22U)</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;</div><div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16645d63aebba70d1ae99e332c3e44e7"> 8103</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_TC_SHIFT)) &amp; LPUART_STAT_TC_MASK)</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_MASK                    (0x800000U)</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_SHIFT                   (23U)</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;</div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5f25a4fd20bf169d0e979d2131e0a4f1"> 8110</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_TDRE_SHIFT)) &amp; LPUART_STAT_TDRE_MASK)</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_MASK                     (0x1000000U)</span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_SHIFT                    (24U)</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;</div><div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1a40ceea5c411de9bbc9cf3de53bce2e"> 8117</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RAF_SHIFT)) &amp; LPUART_STAT_RAF_MASK)</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_MASK                   (0x2000000U)</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_SHIFT                  (25U)</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;</div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae1cd752f915d24c79e7868f1c59c6f7b"> 8126</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_LBKDE_SHIFT)) &amp; LPUART_STAT_LBKDE_MASK)</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_MASK                   (0x4000000U)</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_SHIFT                  (26U)</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;</div><div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga72eee8e71bb38670c47cfb5f02e290a0"> 8135</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_BRK13_SHIFT)) &amp; LPUART_STAT_BRK13_MASK)</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_MASK                   (0x8000000U)</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_SHIFT                  (27U)</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;</div><div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga87701a48aa4fa693bf9ce219cbd6ac49"> 8144</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RWUID_SHIFT)) &amp; LPUART_STAT_RWUID_MASK)</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_MASK                   (0x10000000U)</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_SHIFT                  (28U)</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;</div><div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6138d9c077e761c13a4c71115ddf223"> 8151</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RXINV_SHIFT)) &amp; LPUART_STAT_RXINV_MASK)</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_MASK                    (0x20000000U)</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_SHIFT                   (29U)</span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;</div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb6ac9424ab0357cc9d80b8c0bbdf5e2"> 8161</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_MSBF_SHIFT)) &amp; LPUART_STAT_MSBF_MASK)</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_MASK                 (0x40000000U)</span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_SHIFT                (30U)</span></div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;</div><div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafd0210be12e281aad2725e633cb2b3fe"> 8168</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RXEDGIF_SHIFT)) &amp; LPUART_STAT_RXEDGIF_MASK)</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_MASK                  (0x80000000U)</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_SHIFT                 (31U)</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;</div><div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa0d8d8e83b0d8e6b939cbdedf9439e2b"> 8175</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_LBKDIF_SHIFT)) &amp; LPUART_STAT_LBKDIF_MASK)</span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;</div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_MASK                      (0x1U)</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_SHIFT                     (0U)</span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;</div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga830b7bc52d82c855873cafb1c6144393"> 8186</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_PT_SHIFT)) &amp; LPUART_CTRL_PT_MASK)</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_MASK                      (0x2U)</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_SHIFT                     (1U)</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;</div><div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2682b851ce14fcd9d186926a5e857db4"> 8193</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_PE_SHIFT)) &amp; LPUART_CTRL_PE_MASK)</span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_MASK                     (0x4U)</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_SHIFT                    (2U)</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;</div><div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3781611e4e6334aad92367fe38e407a"> 8200</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_ILT_SHIFT)) &amp; LPUART_CTRL_ILT_MASK)</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_MASK                    (0x8U)</span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_SHIFT                   (3U)</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;</div><div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a55b8264763b2e6d968324763121b60"> 8207</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_WAKE_SHIFT)) &amp; LPUART_CTRL_WAKE_MASK)</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_MASK                       (0x10U)</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_SHIFT                      (4U)</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;</div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5ea03e6834ef610b343c290d4484ddac"> 8214</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_M_SHIFT)) &amp; LPUART_CTRL_M_MASK)</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_MASK                    (0x20U)</span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_SHIFT                   (5U)</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;</div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga991657e62a95d5d6876f9e7149b730a6"> 8221</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RSRC_SHIFT)) &amp; LPUART_CTRL_RSRC_MASK)</span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_MASK                  (0x40U)</span></div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_SHIFT                 (6U)</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;</div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6349c5cedc449c557080d9e3e76fb4a2"> 8228</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_DOZEEN_SHIFT)) &amp; LPUART_CTRL_DOZEEN_MASK)</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_MASK                   (0x80U)</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_SHIFT                  (7U)</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;</div><div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1e381c7c4725446921b674b5d42f30f2"> 8235</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_LOOPS_SHIFT)) &amp; LPUART_CTRL_LOOPS_MASK)</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_MASK                 (0x700U)</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_SHIFT                (8U)</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;</div><div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafefb93785cfdc891eb6a3d73a7bfbd4f"> 8248</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_IDLECFG_SHIFT)) &amp; LPUART_CTRL_IDLECFG_MASK)</span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_MASK                   (0x4000U)</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_SHIFT                  (14U)</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;</div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04a44ef4b04b6147db91ba6393f9defa"> 8255</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_MA2IE_SHIFT)) &amp; LPUART_CTRL_MA2IE_MASK)</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_MASK                   (0x8000U)</span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_SHIFT                  (15U)</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;</div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a7eb99c3eebca90dc2c05843c2ca411"> 8262</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_MA1IE_SHIFT)) &amp; LPUART_CTRL_MA1IE_MASK)</span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_MASK                     (0x10000U)</span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_SHIFT                    (16U)</span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;</div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga702c307ab5e7b9a1ab2aff5ad18c0bb3"> 8269</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_SBK_SHIFT)) &amp; LPUART_CTRL_SBK_MASK)</span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_MASK                     (0x20000U)</span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_SHIFT                    (17U)</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;</div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64c0a830eae785e415d429810a3ebec6"> 8276</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RWU_SHIFT)) &amp; LPUART_CTRL_RWU_MASK)</span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_MASK                      (0x40000U)</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_SHIFT                     (18U)</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;</div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab2f22da3d7c7b630d7db7199cdfe1c2b"> 8283</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RE_SHIFT)) &amp; LPUART_CTRL_RE_MASK)</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_MASK                      (0x80000U)</span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_SHIFT                     (19U)</span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;</div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga13fd13a3e9951b04010be4d08d6e5915"> 8290</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TE_SHIFT)) &amp; LPUART_CTRL_TE_MASK)</span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_MASK                    (0x100000U)</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_SHIFT                   (20U)</span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;</div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac274b0a25ed73d1141a783b23e0e3100"> 8297</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_ILIE_SHIFT)) &amp; LPUART_CTRL_ILIE_MASK)</span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_MASK                     (0x200000U)</span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_SHIFT                    (21U)</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;</div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a85d8a585d6a6fe698616c3c4dc64bc"> 8304</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RIE_SHIFT)) &amp; LPUART_CTRL_RIE_MASK)</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_MASK                    (0x400000U)</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_SHIFT                   (22U)</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;</div><div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaaaeba1a79a61328d99f0b059184d9c8d"> 8311</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TCIE_SHIFT)) &amp; LPUART_CTRL_TCIE_MASK)</span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_MASK                     (0x800000U)</span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_SHIFT                    (23U)</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;</div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5b4e1b65b7d7dd995742fdf22b9a53a5"> 8318</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TIE_SHIFT)) &amp; LPUART_CTRL_TIE_MASK)</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_MASK                    (0x1000000U)</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_SHIFT                   (24U)</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;</div><div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d374273d0b411f213736b9d43e9f2c5"> 8325</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_PEIE_SHIFT)) &amp; LPUART_CTRL_PEIE_MASK)</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_MASK                    (0x2000000U)</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_SHIFT                   (25U)</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;</div><div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadaf2a4b2dad0928706aa63097880bd33"> 8332</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_FEIE_SHIFT)) &amp; LPUART_CTRL_FEIE_MASK)</span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_MASK                    (0x4000000U)</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_SHIFT                   (26U)</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;</div><div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6d8ca1e07224637c737e7ee7bcd66bfa"> 8339</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_NEIE_SHIFT)) &amp; LPUART_CTRL_NEIE_MASK)</span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_MASK                    (0x8000000U)</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_SHIFT                   (27U)</span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;</div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae00a00aa96fe6647577e5415d9a1299f"> 8346</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_ORIE_SHIFT)) &amp; LPUART_CTRL_ORIE_MASK)</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_MASK                   (0x10000000U)</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_SHIFT                  (28U)</span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;</div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc06b969ad84483f3e00844e6a3156c3"> 8353</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TXINV_SHIFT)) &amp; LPUART_CTRL_TXINV_MASK)</span></div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_MASK                   (0x20000000U)</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_SHIFT                  (29U)</span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;</div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadfb286d93feccc878420023f34a21e48"> 8360</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TXDIR_SHIFT)) &amp; LPUART_CTRL_TXDIR_MASK)</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_MASK                    (0x40000000U)</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_SHIFT                   (30U)</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;</div><div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab6d53b5f6d096d866d7702f61dee0234"> 8365</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_R9T8_SHIFT)) &amp; LPUART_CTRL_R9T8_MASK)</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_MASK                    (0x80000000U)</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_SHIFT                   (31U)</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;</div><div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac20e87fe53920bf20ceeed4137800c0a"> 8370</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_R8T9_SHIFT)) &amp; LPUART_CTRL_R8T9_MASK)</span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;</div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_MASK                    (0x1U)</span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_SHIFT                   (0U)</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R0T0_SHIFT)) &amp; LPUART_DATA_R0T0_MASK)</span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_MASK                    (0x2U)</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_SHIFT                   (1U)</span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R1T1_SHIFT)) &amp; LPUART_DATA_R1T1_MASK)</span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_MASK                    (0x4U)</span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_SHIFT                   (2U)</span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R2T2_SHIFT)) &amp; LPUART_DATA_R2T2_MASK)</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_MASK                    (0x8U)</span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_SHIFT                   (3U)</span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R3T3_SHIFT)) &amp; LPUART_DATA_R3T3_MASK)</span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_MASK                    (0x10U)</span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_SHIFT                   (4U)</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R4T4_SHIFT)) &amp; LPUART_DATA_R4T4_MASK)</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_MASK                    (0x20U)</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_SHIFT                   (5U)</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R5T5_SHIFT)) &amp; LPUART_DATA_R5T5_MASK)</span></div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_MASK                    (0x40U)</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_SHIFT                   (6U)</span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R6T6_SHIFT)) &amp; LPUART_DATA_R6T6_MASK)</span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_MASK                    (0x80U)</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_SHIFT                   (7U)</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R7T7_SHIFT)) &amp; LPUART_DATA_R7T7_MASK)</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_MASK                    (0x100U)</span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_SHIFT                   (8U)</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R8T8_SHIFT)) &amp; LPUART_DATA_R8T8_MASK)</span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_MASK                    (0x200U)</span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_SHIFT                   (9U)</span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R9T9_SHIFT)) &amp; LPUART_DATA_R9T9_MASK)</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_MASK                  (0x800U)</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_SHIFT                 (11U)</span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;</div><div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga38fb4c4f6766f88b92c2f608a8310a1b"> 8411</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_IDLINE_SHIFT)) &amp; LPUART_DATA_IDLINE_MASK)</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_MASK                  (0x1000U)</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_SHIFT                 (12U)</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;</div><div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870e26a8f7b82e5f29483bb3710b2b78"> 8418</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_RXEMPT_SHIFT)) &amp; LPUART_DATA_RXEMPT_MASK)</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_MASK                  (0x2000U)</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_SHIFT                 (13U)</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;</div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaca984b728eac675619bc7e6da1314cda"> 8425</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_FRETSC_SHIFT)) &amp; LPUART_DATA_FRETSC_MASK)</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_MASK                 (0x4000U)</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_SHIFT                (14U)</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;</div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga423f5a9fce85bbdd9d9b078dd1c081c0"> 8432</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_PARITYE_SHIFT)) &amp; LPUART_DATA_PARITYE_MASK)</span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_MASK                   (0x8000U)</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_SHIFT                  (15U)</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;</div><div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabcb9ae6791c4ece2a4b2c496f88c9d2a"> 8439</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_NOISY_SHIFT)) &amp; LPUART_DATA_NOISY_MASK)</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;</div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_MASK                    (0x3FFU)</span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_SHIFT                   (0U)</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;</div><div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f7287892dbd269075db3996d8ba2714"> 8448</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MATCH_MA1_SHIFT)) &amp; LPUART_MATCH_MA1_MASK)</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_MASK                    (0x3FF0000U)</span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_SHIFT                   (16U)</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;</div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3c6dd14c8356512ce94091194f99fb5"> 8453</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MATCH_MA2_SHIFT)) &amp; LPUART_MATCH_MA2_MASK)</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160; <span class="comment">/* end of group LPUART_Register_Masks */</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;</div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;</div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="comment">/* LPUART - Peripheral instance base addresses */</span></div><div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb"> 8464</a></span>&#160;<span class="preprocessor">#define LPUART0_BASE                             (0x40054000u)</span></div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;</div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b"> 8466</a></span>&#160;<span class="preprocessor">#define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)</span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;</div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34"> 8468</a></span>&#160;<span class="preprocessor">#define LPUART1_BASE                             (0x40055000u)</span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;</div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9"> 8470</a></span>&#160;<span class="preprocessor">#define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)</span></div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;</div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178"> 8472</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE }</span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;</div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de"> 8474</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_PTRS                         { LPUART0, LPUART1 }</span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;</div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b"> 8476</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS                        { LPUART0_IRQn, LPUART1_IRQn }</span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define LPUART_ERR_IRQS                          { LPUART0_IRQn, LPUART1_IRQn }</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160; <span class="comment">/* end of group LPUART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;</div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;</div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;</div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html"> 8494</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ad54aa92be9fc988e74d55d2d3daae8ad"> 8495</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a4f920936a8fc32483b3ebd9b0674b450"> 8496</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ac8db14da050fcf50b52dc461c601cf95"> 8498</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_m_c_g___type.html#ac8db14da050fcf50b52dc461c601cf95">S</a>;                                  </div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a369ca7d5284929a823dab79b7d10d81f"> 8500</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a369ca7d5284929a823dab79b7d10d81f">SC</a>;                                 </div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;       uint8_t RESERVED_2[15];</div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a092532c18bb122f73d67ea2ea2ee2d1a"> 8502</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a092532c18bb122f73d67ea2ea2ee2d1a">MC</a>;                                 </div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;} <a class="code" href="struct_m_c_g___type.html">MCG_Type</a>;</div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;</div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;</div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     (0x1U)</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    (0U)</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;</div><div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9002ca9879cd655f9e39f1829b40a03"> 8522</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IREFSTEN_SHIFT)) &amp; MCG_C1_IREFSTEN_MASK)</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      (0x2U)</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     (1U)</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;</div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9fc55b990e5876cb6fbeef0bf7caa040"> 8529</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IRCLKEN_SHIFT)) &amp; MCG_C1_IRCLKEN_MASK)</span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         (0xC0U)</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        (6U)</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;</div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 8538</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_CLKS_SHIFT)) &amp; MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;</div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         (0x1U)</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        (0U)</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;</div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad8f801bcc07391ec8060d0d2249a81be"> 8549</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_IRCS_SHIFT)) &amp; MCG_C2_IRCS_MASK)</span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       (0x4U)</span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      (2U)</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;</div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae771ee589559392e587838bc2c4f0c14"> 8556</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_EREFS0_SHIFT)) &amp; MCG_C2_EREFS0_MASK)</span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         (0x8U)</span></div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        (3U)</span></div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;</div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga669af3919c558cb8f8c77b8e75abf7cd"> 8563</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_HGO0_SHIFT)) &amp; MCG_C2_HGO0_MASK)</span></div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       (0x30U)</span></div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      (4U)</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;</div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4717ad2318b6cbc4586d554b59d0382e"> 8572</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_RANGE0_SHIFT)) &amp; MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;</div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      (0x2U)</span></div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     (1U)</span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;</div><div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga98c936496f313b82960d9de69a28ea69"> 8583</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_OSCINIT0_SHIFT)) &amp; MCG_S_OSCINIT0_MASK)</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         (0xCU)</span></div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        (2U)</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;</div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 8592</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_CLKST_SHIFT)) &amp; MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;</div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       (0xEU)</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      (1U)</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;</div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50a0225002267599fa7a2fc341fa783a"> 8609</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_FCRDIV_SHIFT)) &amp; MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;</div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor">#define MCG_MC_LIRC_DIV2_MASK                    (0x7U)</span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define MCG_MC_LIRC_DIV2_SHIFT                   (0U)</span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;</div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4eaf522856abc1772db3573d745be4a5"> 8626</a></span>&#160;<span class="preprocessor">#define MCG_MC_LIRC_DIV2(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_MC_LIRC_DIV2_SHIFT)) &amp; MCG_MC_LIRC_DIV2_MASK)</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define MCG_MC_HIRCEN_MASK                       (0x80U)</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="preprocessor">#define MCG_MC_HIRCEN_SHIFT                      (7U)</span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;</div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaab62005914b173a041ba0c853126b854"> 8633</a></span>&#160;<span class="preprocessor">#define MCG_MC_HIRCEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_MC_HIRCEN_SHIFT)) &amp; MCG_MC_HIRCEN_MASK)</span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;</div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;</div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 8644</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;</div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 8646</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;</div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 8648</a></span>&#160;<span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;</div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#ga3e6aec328b7327acc1f7bff70bec388c"> 8650</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;</div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;</div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;</div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 8667</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598"> 8669</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598">PLASC</a>;                             </div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4"> 8670</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4">PLAMC</a>;                             </div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a16512ce9ebeba1cd4b36259b4872b679"> 8671</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a16512ce9ebeba1cd4b36259b4872b679">PLACR</a>;                             </div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4"> 8673</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4">CPO</a>;                               </div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>;</div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;</div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;</div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       (0xFFU)</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      (0U)</span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;</div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 8694</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; MCM_PLASC_ASC_SHIFT)) &amp; MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;</div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       (0xFFU)</span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      (0U)</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;</div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 8705</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; MCM_PLAMC_AMC_SHIFT)) &amp; MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;</div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       (0x200U)</span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      (9U)</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;</div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad4c82e8cda84e63613df6140b5eddcfa"> 8716</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_ARB_SHIFT)) &amp; MCM_PLACR_ARB_MASK)</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_MASK                      (0x400U)</span></div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_SHIFT                     (10U)</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;</div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bc908e2e311d482e30aaec5614e39f7"> 8721</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_CFCC_SHIFT)) &amp; MCM_PLACR_CFCC_MASK)</span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_MASK                     (0x800U)</span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_SHIFT                    (11U)</span></div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;</div><div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaaf9605ea2614d154b1a52c1d5e1fa95"> 8728</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCDA_SHIFT)) &amp; MCM_PLACR_DFCDA_MASK)</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_MASK                     (0x1000U)</span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_SHIFT                    (12U)</span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;</div><div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaea78222e8aeb890a6839ee0b1f1ced49"> 8735</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCIC_SHIFT)) &amp; MCM_PLACR_DFCIC_MASK)</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_MASK                      (0x2000U)</span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_SHIFT                     (13U)</span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;</div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5bf8dc2c888bf70076373822caac47d4"> 8742</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCC_SHIFT)) &amp; MCM_PLACR_DFCC_MASK)</span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_MASK                      (0x4000U)</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_SHIFT                     (14U)</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;</div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga13f7e71b3e230876582b0814144a7b0e"> 8749</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_EFDS_SHIFT)) &amp; MCM_PLACR_EFDS_MASK)</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_MASK                      (0x8000U)</span></div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_SHIFT                     (15U)</span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;</div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga70b8c86c26d80ad22fe939b9b94b3632"> 8756</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCS_SHIFT)) &amp; MCM_PLACR_DFCS_MASK)</span></div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_MASK                      (0x10000U)</span></div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_SHIFT                     (16U)</span></div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;</div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga84e550ad1b98f64446b22e483a95c28f"> 8763</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_ESFC_SHIFT)) &amp; MCM_PLACR_ESFC_MASK)</span></div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;</div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      (0x1U)</span></div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     (0U)</span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;</div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad3ef6c52b02135ec94837bfcf71a800d"> 8774</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CPO_CPOREQ_SHIFT)) &amp; MCM_CPO_CPOREQ_MASK)</span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      (0x2U)</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     (1U)</span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;</div><div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad02869a7082243f4250d7bf210e7c54a"> 8781</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CPO_CPOACK_SHIFT)) &amp; MCM_CPO_CPOACK_MASK)</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      (0x4U)</span></div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     (2U)</span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;</div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga67cd7144b5383315f372b397ddacc9a2"> 8788</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CPO_CPOWOI_SHIFT)) &amp; MCM_CPO_CPOWOI_MASK)</span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;</div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;</div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 8799</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xF0003000u)</span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;</div><div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 8801</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;</div><div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 8803</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;</div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 8805</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;</div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;</div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="comment">   -- MTB Peripheral Access Layer</span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;</div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html"> 8822</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#aacfec5feeacac6c5b12fd2eef4fcd197"> 8823</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___type.html#aacfec5feeacac6c5b12fd2eef4fcd197">POSITION</a>;                          </div><div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#acc1a632d91e654ed519f8a5baa954733"> 8824</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___type.html#acc1a632d91e654ed519f8a5baa954733">MASTER</a>;                            </div><div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#ae7fbeaa986ae874c8c93bb71ba6ced25"> 8825</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___type.html#ae7fbeaa986ae874c8c93bb71ba6ced25">FLOW</a>;                              </div><div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a890f44fa11afe8e8452a179312dbbfd6"> 8826</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a890f44fa11afe8e8452a179312dbbfd6">BASE</a>;                              </div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;       uint8_t RESERVED_0[3824];</div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a22ddc096f121ce961c24976be80cacba"> 8828</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a22ddc096f121ce961c24976be80cacba">MODECTRL</a>;                          </div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;       uint8_t RESERVED_1[156];</div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a5a64f3efc24eb45f8629ddc8050071d0"> 8830</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a5a64f3efc24eb45f8629ddc8050071d0">TAGSET</a>;                            </div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a76d0489a678cfb330980a27aa5c561ce"> 8831</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a76d0489a678cfb330980a27aa5c561ce">TAGCLEAR</a>;                          </div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;       uint8_t RESERVED_2[8];</div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a3b3db55ca4412212bfe2c7454f2c6d5e"> 8833</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a3b3db55ca4412212bfe2c7454f2c6d5e">LOCKACCESS</a>;                        </div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a5937017796e3c90bd8d70273e5205549"> 8834</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a5937017796e3c90bd8d70273e5205549">LOCKSTAT</a>;                          </div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a6f9beed9e0ae16bedb9f0681140527fc"> 8835</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a6f9beed9e0ae16bedb9f0681140527fc">AUTHSTAT</a>;                          </div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#ac731ad5635ca4bf89e48c2a9e2547877"> 8836</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#ac731ad5635ca4bf89e48c2a9e2547877">DEVICEARCH</a>;                        </div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#af02c1de4dc7a10addebde14fb6e4fa40"> 8838</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#af02c1de4dc7a10addebde14fb6e4fa40">DEVICECFG</a>;                         </div><div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#afbfc4df5e76d5106a7e22475e477a468"> 8839</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#afbfc4df5e76d5106a7e22475e477a468">DEVICETYPID</a>;                       </div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a6d57dd25c691557286930237edb832ab"> 8840</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a6d57dd25c691557286930237edb832ab">PERIPHID4</a>;                         </div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab"> 8841</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a>;                         </div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#acd8505982b40f4478a3d82c4e0c884b4"> 8842</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#acd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a>;                         </div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#ace00880bb4cdd91134d59cd85324c681"> 8843</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#ace00880bb4cdd91134d59cd85324c681">PERIPHID7</a>;                         </div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#abccabeeb775d571ffd814f5d21937eab"> 8844</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#abccabeeb775d571ffd814f5d21937eab">PERIPHID0</a>;                         </div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a16ec4a15479493f070d74c29f4e244c5"> 8845</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a>;                         </div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a94da77c610b86d788d32cc8cb6871d23"> 8846</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a>;                         </div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a9ebff4a243ecc983d7f4de875b7669d6"> 8847</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a>;                         </div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#af0ce339042860625e784ddae3ef2e2b7"> 8848</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;} <a class="code" href="struct_m_t_b___type.html">MTB_Type</a>;</div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;</div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="comment">   -- MTB Register Masks</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;</div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_MASK                   (0x4U)</span></div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_SHIFT                  (2U)</span></div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;</div><div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gabee49679e5e9849843089e63f5f724bf"> 8866</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_POSITION_WRAP_SHIFT)) &amp; MTB_POSITION_WRAP_MASK)</span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_MASK                (0xFFFFFFF8U)</span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_SHIFT               (3U)</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;</div><div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6521f4d89fa83ad4b901b931b36b2415"> 8871</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_POSITION_POINTER_SHIFT)) &amp; MTB_POSITION_POINTER_MASK)</span></div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;</div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_MASK                     (0x1FU)</span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_SHIFT                    (0U)</span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;</div><div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga58835f546d852779402878c8f30204c5"> 8880</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_MASK_SHIFT)) &amp; MTB_MASTER_MASK_MASK)</span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_MASK                 (0x20U)</span></div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_SHIFT                (5U)</span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;</div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga970e201bcaf074c3776157ccff0efac3"> 8885</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_TSTARTEN_SHIFT)) &amp; MTB_MASTER_TSTARTEN_MASK)</span></div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_MASK                  (0x40U)</span></div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_SHIFT                 (6U)</span></div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;</div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga93cf575b7e47719eeb8da5cd4fac5a81"> 8890</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_TSTOPEN_SHIFT)) &amp; MTB_MASTER_TSTOPEN_MASK)</span></div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_MASK                 (0x80U)</span></div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_SHIFT                (7U)</span></div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;</div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad00c9dce249b79d1f009f2cfa1dc6656"> 8895</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_SFRWPRIV_SHIFT)) &amp; MTB_MASTER_SFRWPRIV_MASK)</span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_MASK                  (0x100U)</span></div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_SHIFT                 (8U)</span></div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;</div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae4894b8c754082949e8bf8e11ba86d3a"> 8900</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_RAMPRIV_SHIFT)) &amp; MTB_MASTER_RAMPRIV_MASK)</span></div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_MASK                  (0x200U)</span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_SHIFT                 (9U)</span></div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;</div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga99674391f096486abb29e7813d0468e5"> 8905</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_HALTREQ_SHIFT)) &amp; MTB_MASTER_HALTREQ_MASK)</span></div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_MASK                       (0x80000000U)</span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_SHIFT                      (31U)</span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;</div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gabcf6319958567675742c47bb53bdc03a"> 8910</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_EN_SHIFT)) &amp; MTB_MASTER_EN_MASK)</span></div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;</div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_MASK                   (0x1U)</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_SHIFT                  (0U)</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;</div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6d51db1ab5a421c90ef4bebf27447f45"> 8919</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_FLOW_AUTOSTOP_SHIFT)) &amp; MTB_FLOW_AUTOSTOP_MASK)</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_MASK                   (0x2U)</span></div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_SHIFT                  (1U)</span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;</div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae3bdefd546e68068d63078e8c4a73a4a"> 8924</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_FLOW_AUTOHALT_SHIFT)) &amp; MTB_FLOW_AUTOHALT_MASK)</span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_MASK                  (0xFFFFFFF8U)</span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_SHIFT                 (3U)</span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;</div><div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab88d4a36c552161249e11b5f0a1843cf"> 8929</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_FLOW_WATERMARK_SHIFT)) &amp; MTB_FLOW_WATERMARK_MASK)</span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;</div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_SHIFT                  (0U)</span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;</div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gade2bba1592e9c02f0696a12e98e48736"> 8938</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_BASE_BASEADDR_SHIFT)) &amp; MTB_BASE_BASEADDR_MASK)</span></div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;</div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_MASK               (0xFFFFFFFFU)</span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_SHIFT              (0U)</span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;</div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaff04cf5dbefa8e6e2c809c425d21c150"> 8947</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MODECTRL_MODECTRL_SHIFT)) &amp; MTB_MODECTRL_MODECTRL_MASK)</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;</div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_SHIFT                  (0U)</span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;</div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2988aa0fa7c14b545fe30a05dcc10c67"> 8956</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_TAGSET_TAGSET_SHIFT)) &amp; MTB_TAGSET_TAGSET_MASK)</span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;</div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_MASK               (0xFFFFFFFFU)</span></div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_SHIFT              (0U)</span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;</div><div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2a3e47e7cacd4d3812c5371fd6d3fa0b"> 8965</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_TAGCLEAR_TAGCLEAR_SHIFT)) &amp; MTB_TAGCLEAR_TAGCLEAR_MASK)</span></div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;</div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_SHIFT          (0U)</span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_LOCKACCESS_LOCKACCESS_SHIFT)) &amp; MTB_LOCKACCESS_LOCKACCESS_MASK)</span></div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;</div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_MASK               (0xFFFFFFFFU)</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_SHIFT              (0U)</span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;</div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7564897a50b19d58305ba8e6bb07cf14"> 8981</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_LOCKSTAT_LOCKSTAT_SHIFT)) &amp; MTB_LOCKSTAT_LOCKSTAT_MASK)</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;</div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_MASK                   (0x1U)</span></div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_SHIFT                  (0U)</span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_AUTHSTAT_BIT0_SHIFT)) &amp; MTB_AUTHSTAT_BIT0_MASK)</span></div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_MASK                   (0x4U)</span></div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_SHIFT                  (2U)</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;</div><div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6765a100839addeb736dfd25c352b204"> 8993</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_AUTHSTAT_BIT2_SHIFT)) &amp; MTB_AUTHSTAT_BIT2_MASK)</span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;</div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_SHIFT          (0U)</span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;</div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac8fd3715da706f4ba8e69e23312ddbff"> 9002</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_DEVICEARCH_DEVICEARCH_SHIFT)) &amp; MTB_DEVICEARCH_DEVICEARCH_MASK)</span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;</div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_SHIFT            (0U)</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;</div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa92591a7dc3aaa3c772d0ae4091130fb"> 9011</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_DEVICECFG_DEVICECFG_SHIFT)) &amp; MTB_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;</div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_MASK         (0xFFFFFFFFU)</span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_SHIFT        (0U)</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;</div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaf291bcc52e0eb418b9f7ccefe6c47df2"> 9020</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_DEVICETYPID_DEVICETYPID_SHIFT)) &amp; MTB_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;</div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="preprocessor">#define MTB_PERIPHID4_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define MTB_PERIPHID4_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;</div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga27a085dd9308f93405769df32d7a5eeb"> 9029</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID4_PERIPHID_SHIFT)) &amp; MTB_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;</div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="preprocessor">#define MTB_PERIPHID5_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="preprocessor">#define MTB_PERIPHID5_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;</div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5178d0f69b007e83f902e4880f428a8e"> 9038</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID5_PERIPHID_SHIFT)) &amp; MTB_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;</div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor">#define MTB_PERIPHID6_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor">#define MTB_PERIPHID6_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;</div><div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6ccb4c04c2251fee8200622a034a9d04"> 9047</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID6_PERIPHID_SHIFT)) &amp; MTB_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;</div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor">#define MTB_PERIPHID7_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">#define MTB_PERIPHID7_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;</div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0fda7c328e91db5ba6d182ad0b573390"> 9056</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID7_PERIPHID_SHIFT)) &amp; MTB_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;</div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor">#define MTB_PERIPHID0_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define MTB_PERIPHID0_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;</div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gadf9a1a9741993d612dc88171d5a86a0c"> 9065</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID0_PERIPHID_SHIFT)) &amp; MTB_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;</div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define MTB_PERIPHID1_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define MTB_PERIPHID1_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;</div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab259ccb6c24b01e53e4dee65501859cc"> 9074</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID1_PERIPHID_SHIFT)) &amp; MTB_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;</div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define MTB_PERIPHID2_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define MTB_PERIPHID2_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;</div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga816cba461fce60910be7d77f1cf0a48f"> 9083</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID2_PERIPHID_SHIFT)) &amp; MTB_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;</div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define MTB_PERIPHID3_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define MTB_PERIPHID3_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;</div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad84611280cd8d231fc40753d1c1d9fba"> 9092</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID3_PERIPHID_SHIFT)) &amp; MTB_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;</div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_SHIFT                  (0U)</span></div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;</div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab89e1c5c517beb278cca39848b5932fb"> 9101</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_COMPID_COMPID_SHIFT)) &amp; MTB_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;</div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="comment">/* The count of MTB_COMPID */</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define MTB_COMPID_COUNT                         (4U)</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;</div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160; <span class="comment">/* end of group MTB_Register_Masks */</span></div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;</div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;</div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="comment">/* MTB - Peripheral instance base addresses */</span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga64ea285c9775d03c2ab9d9194ad9c65c"> 9115</a></span>&#160;<span class="preprocessor">#define MTB_BASE                                 (0xF0000000u)</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;</div><div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga09636f7f0071f50666d5747d44c6b94e"> 9117</a></span>&#160;<span class="preprocessor">#define MTB                                      ((MTB_Type *)MTB_BASE)</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;</div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga8ab0e661d080b1d198725219f26f1efb"> 9119</a></span>&#160;<span class="preprocessor">#define MTB_BASE_ADDRS                           { MTB_BASE }</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;</div><div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga45b3138a9794fd8f2c7613b48646e44f"> 9121</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTRS                            { MTB }</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160; <span class="comment">/* end of group MTB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;</div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;</div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">   -- MTBDWT Peripheral Access Layer</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;</div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html"> 9138</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a9549c4cef02a58746721348d670e4672"> 9139</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a9549c4cef02a58746721348d670e4672">CTRL</a>;                              </div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a0c446648987aaee5bb2cd7c8a2e95519"> 9142</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a0c446648987aaee5bb2cd7c8a2e95519">COMP</a>;                              </div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a5c955643593b4aedbe9f84f054d26522"> 9143</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a5c955643593b4aedbe9f84f054d26522">MASK</a>;                              </div><div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#afd5a884a462a6723edaced63ba23ba4e"> 9144</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#afd5a884a462a6723edaced63ba23ba4e">FCT</a>;                               </div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;         uint8_t RESERVED_0[4];</div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;  } COMPARATOR[2];</div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;       uint8_t RESERVED_1[448];</div><div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a2ccafb211d059f7673357ae5bd2c6f18"> 9148</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a2ccafb211d059f7673357ae5bd2c6f18">TBCTRL</a>;                            </div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;       uint8_t RESERVED_2[3524];</div><div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#af02c1de4dc7a10addebde14fb6e4fa40"> 9150</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#af02c1de4dc7a10addebde14fb6e4fa40">DEVICECFG</a>;                         </div><div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#afbfc4df5e76d5106a7e22475e477a468"> 9151</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#afbfc4df5e76d5106a7e22475e477a468">DEVICETYPID</a>;                       </div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a6d57dd25c691557286930237edb832ab"> 9152</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a6d57dd25c691557286930237edb832ab">PERIPHID4</a>;                         </div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab"> 9153</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a>;                         </div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#acd8505982b40f4478a3d82c4e0c884b4"> 9154</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#acd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a>;                         </div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#ace00880bb4cdd91134d59cd85324c681"> 9155</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#ace00880bb4cdd91134d59cd85324c681">PERIPHID7</a>;                         </div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#abccabeeb775d571ffd814f5d21937eab"> 9156</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#abccabeeb775d571ffd814f5d21937eab">PERIPHID0</a>;                         </div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a16ec4a15479493f070d74c29f4e244c5"> 9157</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a>;                         </div><div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a94da77c610b86d788d32cc8cb6871d23"> 9158</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a>;                         </div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a9ebff4a243ecc983d7f4de875b7669d6"> 9159</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a>;                         </div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#af0ce339042860625e784ddae3ef2e2b7"> 9160</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;} <a class="code" href="struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a>;</div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;</div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="comment">   -- MTBDWT Register Masks</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;</div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_MASK              (0xFFFFFFFU)</span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT             (0U)</span></div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;</div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga751a2e34d1e0f6ef6c755be288a29451"> 9178</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_CTRL_DWTCFGCTRL_SHIFT)) &amp; MTBDWT_CTRL_DWTCFGCTRL_MASK)</span></div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_MASK                  (0xF0000000U)</span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_SHIFT                 (28U)</span></div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;</div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga97447cbbfbb879c90c4072c4c4086254"> 9183</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_CTRL_NUMCMP_SHIFT)) &amp; MTBDWT_CTRL_NUMCMP_MASK)</span></div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;</div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_MASK                    (0xFFFFFFFFU)</span></div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_SHIFT                   (0U)</span></div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;</div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga1c3d552767450157531a7ef5e1d02731"> 9192</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_COMP_COMP_SHIFT)) &amp; MTBDWT_COMP_COMP_MASK)</span></div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;</div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="comment">/* The count of MTBDWT_COMP */</span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COUNT                        (2U)</span></div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;</div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_MASK                    (0x1FU)</span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_SHIFT                   (0U)</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;</div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga3ac9e2ec6bbab5088938f5dcdd2f76db"> 9204</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_MASK_MASK_SHIFT)) &amp; MTBDWT_MASK_MASK_MASK)</span></div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;</div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="comment">/* The count of MTBDWT_MASK */</span></div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_COUNT                        (2U)</span></div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;</div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_MASK                 (0xFU)</span></div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_SHIFT                (0U)</span></div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;</div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga14d63a7f56cfa9813f635e1bf3b2d1b0"> 9221</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_FUNCTION_SHIFT)) &amp; MTBDWT_FCT_FUNCTION_MASK)</span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_MASK               (0x100U)</span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_SHIFT              (8U)</span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;</div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga29b5461e26a1320214e56f10c37729e7"> 9228</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_DATAVMATCH_SHIFT)) &amp; MTBDWT_FCT_DATAVMATCH_MASK)</span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_MASK                (0xC00U)</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_SHIFT               (10U)</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;</div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga5ab7bcca4526fbe61852979008a12b83"> 9237</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_DATAVSIZE_SHIFT)) &amp; MTBDWT_FCT_DATAVSIZE_MASK)</span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_MASK               (0xF000U)</span></div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_SHIFT              (12U)</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;</div><div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gac85a2abfaa79aea7181e6a5e73a8f468"> 9242</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_DATAVADDR0_SHIFT)) &amp; MTBDWT_FCT_DATAVADDR0_MASK)</span></div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_MASK                  (0x1000000U)</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_SHIFT                 (24U)</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;</div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga33e6d2634521bfb953c0391e400e0b4e"> 9249</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_MATCHED_SHIFT)) &amp; MTBDWT_FCT_MATCHED_MASK)</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;</div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="comment">/* The count of MTBDWT_FCT */</span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_COUNT                         (2U)</span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;</div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_MASK                (0x1U)</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_SHIFT               (0U)</span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;</div><div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga855d2d7f528e0eb37dbbd52da4515d8e"> 9263</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_TBCTRL_ACOMP0_SHIFT)) &amp; MTBDWT_TBCTRL_ACOMP0_MASK)</span></div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_MASK                (0x2U)</span></div><div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_SHIFT               (1U)</span></div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;</div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaf75a97916d12741cc52c97895015979f"> 9270</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_TBCTRL_ACOMP1_SHIFT)) &amp; MTBDWT_TBCTRL_ACOMP1_MASK)</span></div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_MASK               (0xF0000000U)</span></div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_SHIFT              (28U)</span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;</div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gad92f0879bcd825f3696d1abc65df364c"> 9275</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_TBCTRL_NUMCOMP_SHIFT)) &amp; MTBDWT_TBCTRL_NUMCOMP_MASK)</span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;</div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_MASK          (0xFFFFFFFFU)</span></div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT         (0U)</span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;</div><div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9d21c0abbf05163f867fd5f822a182bf"> 9284</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_DEVICECFG_DEVICECFG_SHIFT)) &amp; MTBDWT_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;</div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK      (0xFFFFFFFFU)</span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT     (0U)</span></div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;</div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaeb9942e9e9c4c3c52ef545b4d49e113d"> 9293</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT)) &amp; MTBDWT_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;</div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;</div><div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gafedb60fc72cfa242897fccc521c0ba14"> 9302</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID4_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;</div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;</div><div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga48edb015bd6c166b7195ec0e02d8cb7d"> 9311</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID5_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;</div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;</div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga74cfcb5a32e50f288fee821949807eda"> 9320</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID6_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;</div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;</div><div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad29073f33066706ed4cf4264a244caf5"> 9329</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID7_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;</div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;</div><div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae7cd120235fd7c30a2943dfac6f49015"> 9338</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID0_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;</div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;</div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga783ced663f97019caa15b6f270697d13"> 9347</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID1_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;</div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;</div><div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga038c0bcc02aa1185f73a7be90dfe8249"> 9356</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID2_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;</div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;</div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga4ff280515681ada06bd251d8c9847c25"> 9365</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID3_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;</div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_MASK                (0xFFFFFFFFU)</span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_SHIFT               (0U)</span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;</div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga96051e4614a093622983f79511da83b1"> 9374</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_COMPID_COMPID_SHIFT)) &amp; MTBDWT_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;</div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="comment">/* The count of MTBDWT_COMPID */</span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COUNT                      (4U)</span></div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;</div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Masks */</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;</div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;</div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="comment">/* MTBDWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga35706ac7f77d2b8bad31f491675b3f31"> 9388</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE                              (0xF0001000u)</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;</div><div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga9727da650f73f6eee83b3886f78b8b7a"> 9390</a></span>&#160;<span class="preprocessor">#define MTBDWT                                   ((MTBDWT_Type *)MTBDWT_BASE)</span></div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;</div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga4f0e0610e7386929cf335e6fbdb4b4da"> 9392</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_ADDRS                        { MTBDWT_BASE }</span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;</div><div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga0cbd89263cdbe0c07c59ed21112ea9ad"> 9394</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTRS                         { MTBDWT }</span></div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160; <span class="comment">/* end of group MTBDWT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;</div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;</div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;</div><div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="struct_n_v___type.html"> 9411</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a7d27c275caa809e8b950cb9fb1f52ea5"> 9412</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a7d27c275caa809e8b950cb9fb1f52ea5">BACKKEY3</a>;                           </div><div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ae0ad5dd66c2109955a90e1a6f4720a43"> 9413</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ae0ad5dd66c2109955a90e1a6f4720a43">BACKKEY2</a>;                           </div><div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a42fa40dda0fa3aee0b861bdf6ffa1eae"> 9414</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a42fa40dda0fa3aee0b861bdf6ffa1eae">BACKKEY1</a>;                           </div><div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#aa0da3d6ede3a90b0697a300ddf18cd65"> 9415</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#aa0da3d6ede3a90b0697a300ddf18cd65">BACKKEY0</a>;                           </div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ae3df2dcb7a5f33570f8cc15cc8126810"> 9416</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ae3df2dcb7a5f33570f8cc15cc8126810">BACKKEY7</a>;                           </div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a3076fe0bf30cde224dfb9c944d517de0"> 9417</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a3076fe0bf30cde224dfb9c944d517de0">BACKKEY6</a>;                           </div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#aa4ca5b627931a03b02c1d4ac01e664d5"> 9418</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#aa4ca5b627931a03b02c1d4ac01e664d5">BACKKEY5</a>;                           </div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a925e5cd64e47102087d0a66af786a626"> 9419</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a925e5cd64e47102087d0a66af786a626">BACKKEY4</a>;                           </div><div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ae95f76fe298558644b1a5c8acc1cdf3a"> 9420</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ae95f76fe298558644b1a5c8acc1cdf3a">FPROT3</a>;                             </div><div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ae87543688ebb5c30285916eaa270c014"> 9421</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ae87543688ebb5c30285916eaa270c014">FPROT2</a>;                             </div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ae00ef9e85bce41b17b8c85e226bfeadb"> 9422</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ae00ef9e85bce41b17b8c85e226bfeadb">FPROT1</a>;                             </div><div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a060054d1f5f54bb8a55d0eeb7cd8ae29"> 9423</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a060054d1f5f54bb8a55d0eeb7cd8ae29">FPROT0</a>;                             </div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a9c289cf99054de8442c0847062613f18"> 9424</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a4a588e9f6d971bfa0ec727d08935c72e"> 9425</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;} <a class="code" href="struct_n_v___type.html">NV_Type</a>;</div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;</div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;</div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;</div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fa5913563629cd7c8b509cc87421687"> 9443</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY3_KEY_SHIFT)) &amp; NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;</div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;</div><div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 9452</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY2_KEY_SHIFT)) &amp; NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;</div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;</div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac336f640b5b887647407bd036aabb060"> 9461</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY1_KEY_SHIFT)) &amp; NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;</div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;</div><div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 9470</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY0_KEY_SHIFT)) &amp; NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;</div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;</div><div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 9479</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY7_KEY_SHIFT)) &amp; NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;</div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;</div><div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 9488</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY6_KEY_SHIFT)) &amp; NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;</div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;</div><div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 9497</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY5_KEY_SHIFT)) &amp; NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;</div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;</div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaec4a23e778980f71beab56e3353a0abb"> 9506</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY4_KEY_SHIFT)) &amp; NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;</div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;</div><div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 9515</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT3_PROT_SHIFT)) &amp; NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;</div><div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;</div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 9524</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT2_PROT_SHIFT)) &amp; NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;</div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;</div><div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 9533</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT1_PROT_SHIFT)) &amp; NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;</div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;</div><div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga69a376822e2425a5933dc10569a42d3d"> 9542</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT0_PROT_SHIFT)) &amp; NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;</div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         (0x3U)</span></div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        (0U)</span></div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;</div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 9553</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_SEC_SHIFT)) &amp; NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      (0xCU)</span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     (2U)</span></div><div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;</div><div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga75d524350a710ba87a95c927466a42d2"> 9560</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_FSLACC_SHIFT)) &amp; NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        (0x30U)</span></div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       (4U)</span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;</div><div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 9567</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_MEEN_SHIFT)) &amp; NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       (0xC0U)</span></div><div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      (6U)</span></div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;</div><div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 9574</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_KEYEN_SHIFT)) &amp; NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;</div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_MASK                     (0x1U)</span></div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_SHIFT                    (0U)</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;</div><div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68451ed607b7df9fe16a0953ccfd60e9"> 9585</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_LPBOOT0_SHIFT)) &amp; NV_FOPT_LPBOOT0_MASK)</span></div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;<span class="preprocessor">#define NV_FOPT_BOOTPIN_OPT_MASK                 (0x2U)</span></div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;<span class="preprocessor">#define NV_FOPT_BOOTPIN_OPT_SHIFT                (1U)</span></div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;</div><div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga38a2d58a803f335ebd8cb6ac65bc61b2"> 9592</a></span>&#160;<span class="preprocessor">#define NV_FOPT_BOOTPIN_OPT(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_BOOTPIN_OPT_SHIFT)) &amp; NV_FOPT_BOOTPIN_OPT_MASK)</span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     (0x4U)</span></div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    (2U)</span></div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;</div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga65c16570531fad557aa2931e31014d41"> 9599</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_NMI_DIS_SHIFT)) &amp; NV_FOPT_NMI_DIS_MASK)</span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_MASK               (0x8U)</span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_SHIFT              (3U)</span></div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;</div><div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2284a16380d7f994428c71ffe7adbd7f"> 9606</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_RESET_PIN_CFG_SHIFT)) &amp; NV_FOPT_RESET_PIN_CFG_MASK)</span></div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_MASK                     (0x10U)</span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_SHIFT                    (4U)</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;</div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4f966d3cc3b2192e84f3b5339794dd2b"> 9613</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_LPBOOT1_SHIFT)) &amp; NV_FOPT_LPBOOT1_MASK)</span></div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_MASK                   (0x20U)</span></div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_SHIFT                  (5U)</span></div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;</div><div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf445f46fe8710fdb6025d23cba2164da"> 9620</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_FAST_INIT_SHIFT)) &amp; NV_FOPT_FAST_INIT_MASK)</span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="preprocessor">#define NV_FOPT_BOOTSRC_SEL_MASK                 (0xC0U)</span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="preprocessor">#define NV_FOPT_BOOTSRC_SEL_SHIFT                (6U)</span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;</div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae925efe7273554d26ec44a16ac0ec68b"> 9628</a></span>&#160;<span class="preprocessor">#define NV_FOPT_BOOTSRC_SEL(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_BOOTSRC_SEL_SHIFT)) &amp; NV_FOPT_BOOTSRC_SEL_MASK)</span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;</div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;</div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga1e6dbd99b75dd6c501dddbdbc8141ea7"> 9639</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;</div><div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#gaf75019f28fbe0be805db316ab76bda45"> 9641</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig                         ((NV_Type *)FTFA_FlashConfig_BASE)</span></div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;</div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 9643</a></span>&#160;<span class="preprocessor">#define NV_BASE_ADDRS                            { FTFA_FlashConfig_BASE }</span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;</div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 9645</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFA_FlashConfig }</span></div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;</div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;</div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;</div><div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="struct_o_s_c___type.html"> 9662</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="struct_o_s_c___type.html#aa8badb87f4f3dc685e151d16014db8f0"> 9663</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_o_s_c___type.html#aa8badb87f4f3dc685e151d16014db8f0">CR</a>;                                 </div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;} <a class="code" href="struct_o_s_c___type.html">OSC_Type</a>;</div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;</div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;</div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        (0x1U)</span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       (0U)</span></div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;</div><div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga312c9e0891936e3b1a5e0f8f0caca4e9"> 9683</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC16P_SHIFT)) &amp; OSC_CR_SC16P_MASK)</span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         (0x2U)</span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        (1U)</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;</div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga7b761b8bfa5dd396029c880348a7f81f"> 9690</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC8P_SHIFT)) &amp; OSC_CR_SC8P_MASK)</span></div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         (0x4U)</span></div><div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        (2U)</span></div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;</div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac2ce9a5b1c516b1416ee3709d405e4e2"> 9697</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC4P_SHIFT)) &amp; OSC_CR_SC4P_MASK)</span></div><div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         (0x8U)</span></div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        (3U)</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;</div><div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gadac6841e6bd13c6bc6e6d4caecf86a16"> 9704</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_SC2P_SHIFT)) &amp; OSC_CR_SC2P_MASK)</span></div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     (0x20U)</span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    (5U)</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;</div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga7475d176c4bae67579b611847b67c53c"> 9711</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_EREFSTEN_SHIFT)) &amp; OSC_CR_EREFSTEN_MASK)</span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      (0x80U)</span></div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     (7U)</span></div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;</div><div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gae1cba570f6b27f65bde9ad80457387ed"> 9718</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; OSC_CR_ERCLKEN_SHIFT)) &amp; OSC_CR_ERCLKEN_MASK)</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;</div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;</div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga66f87e82bb3e71235bf89df7149e7be7"> 9729</a></span>&#160;<span class="preprocessor">#define OSC0_BASE                                (0x40065000u)</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;</div><div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#gafcf06a8b76107b94e802b4db254e8bbc"> 9731</a></span>&#160;<span class="preprocessor">#define OSC0                                     ((OSC_Type *)OSC0_BASE)</span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;</div><div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga31b4aa65d54d63cd13bdf2915e86f31a"> 9733</a></span>&#160;<span class="preprocessor">#define OSC_BASE_ADDRS                           { OSC0_BASE }</span></div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;</div><div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 9735</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC0 }</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;</div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;</div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;</div><div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html"> 9752</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a27af4e9f888f0b7b1e8da7e002d98798"> 9753</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;       uint8_t RESERVED_0[220];</div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#ae4123169fcefb48b1be09b131cbbbd51"> 9755</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_i_t___type.html#ae4123169fcefb48b1be09b131cbbbd51">LTMR64H</a>;                           </div><div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a350a7f2bc07234049109e960348ae22c"> 9756</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_i_t___type.html#a350a7f2bc07234049109e960348ae22c">LTMR64L</a>;                           </div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a7066d020800ce5572217b4dd7be33245"> 9759</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#a7066d020800ce5572217b4dd7be33245">LDVAL</a>;                             </div><div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#ad4fcb6f0bd4cbbc890593eeb21152a92"> 9760</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_i_t___type.html#ad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a>;                              </div><div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#ad205d7250cea8af8b177be3e861193d8"> 9761</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#ad205d7250cea8af8b177be3e861193d8">TCTRL</a>;                             </div><div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a38fdb1e5ac5dd95a6f67e651ded71276"> 9762</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#a38fdb1e5ac5dd95a6f67e651ded71276">TFLG</a>;                              </div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;  } CHANNEL[2];</div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;} <a class="code" href="struct_p_i_t___type.html">PIT_Type</a>;</div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;</div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;</div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         (0x1U)</span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        (0U)</span></div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;</div><div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab52ff9f5a1c18eee41b58100aa415dfe"> 9783</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_MCR_FRZ_SHIFT)) &amp; PIT_MCR_FRZ_MASK)</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        (0x2U)</span></div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       (1U)</span></div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;</div><div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gafae73f01b87a4e133c1289e0d09f8de2"> 9790</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_MCR_MDIS_SHIFT)) &amp; PIT_MCR_MDIS_MASK)</span></div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;</div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_SHIFT                    (0U)</span></div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;</div><div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gad3b13100c85d855043c5f19494f33c2d"> 9799</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_LTMR64H_LTH_SHIFT)) &amp; PIT_LTMR64H_LTH_MASK)</span></div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;</div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_SHIFT                    (0U)</span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;</div><div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga42ab7207419fd5b7721cd01ea1d08a79"> 9808</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_LTMR64L_LTL_SHIFT)) &amp; PIT_LTMR64L_LTL_MASK)</span></div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;</div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      (0U)</span></div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;</div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 9817</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_LDVAL_TSV_SHIFT)) &amp; PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;</div><div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;<span class="comment">/* The count of PIT_LDVAL */</span></div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;<span class="preprocessor">#define PIT_LDVAL_COUNT                          (2U)</span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;</div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        (0xFFFFFFFFU)</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       (0U)</span></div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;</div><div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 9829</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_CVAL_TVL_SHIFT)) &amp; PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;</div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;<span class="comment">/* The count of PIT_CVAL */</span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">#define PIT_CVAL_COUNT                           (2U)</span></div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;</div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       (0x1U)</span></div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      (0U)</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;</div><div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaecd36aa22b2758d6c39b6b2df234e3a8"> 9843</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_TEN_SHIFT)) &amp; PIT_TCTRL_TEN_MASK)</span></div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       (0x2U)</span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      (1U)</span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;</div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaa39036db7a5f8baae6f986b5809d054c"> 9850</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_TIE_SHIFT)) &amp; PIT_TCTRL_TIE_MASK)</span></div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       (0x4U)</span></div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      (2U)</span></div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;</div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaeab3c9394c0312620a55449b2daeeaf8"> 9857</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_CHN_SHIFT)) &amp; PIT_TCTRL_CHN_MASK)</span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;</div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="comment">/* The count of PIT_TCTRL */</span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define PIT_TCTRL_COUNT                          (2U)</span></div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;</div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        (0x1U)</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       (0U)</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;</div><div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae5a66a0689241a2d1f52b5c989c81b6b"> 9871</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TFLG_TIF_SHIFT)) &amp; PIT_TFLG_TIF_MASK)</span></div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;</div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="comment">/* The count of PIT_TFLG */</span></div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;<span class="preprocessor">#define PIT_TFLG_COUNT                           (2U)</span></div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;</div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;</div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;</div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 9885</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;</div><div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 9887</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;</div><div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga79085fa95893e4423661373b7be2f0a7"> 9889</a></span>&#160;<span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;</div><div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 9891</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;</div><div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga5f0ae6317a2c8c12e46e49c6e2e29dda"> 9893</a></span>&#160;<span class="preprocessor">#define PIT_IRQS                                 { { PIT_IRQn, PIT_IRQn } }</span></div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;</div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;</div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;</div><div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 9910</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a183606de7c919c44520d5625860eaebd"> 9911</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a183606de7c919c44520d5625860eaebd">LVDSC1</a>;                             </div><div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a22e5df8ec02f6f9fb1aae7aab10f7ac6"> 9912</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a22e5df8ec02f6f9fb1aae7aab10f7ac6">LVDSC2</a>;                             </div><div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#ac2fc2acedfe2248d41dfbaaccd2a582e"> 9913</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#ac2fc2acedfe2248d41dfbaaccd2a582e">REGSC</a>;                              </div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>;</div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;</div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;</div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     (0x3U)</span></div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    (0U)</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;</div><div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 9935</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDV_SHIFT)) &amp; PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    (0x10U)</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   (4U)</span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;</div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5cb39f8534fc256799aa9e495b5f449d"> 9942</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDRE_SHIFT)) &amp; PMC_LVDSC1_LVDRE_MASK)</span></div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    (0x20U)</span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   (5U)</span></div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;</div><div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaca76bd97c7883297f5b00061a1cc0578"> 9949</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDIE_SHIFT)) &amp; PMC_LVDSC1_LVDIE_MASK)</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   (0x40U)</span></div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  (6U)</span></div><div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;</div><div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaac6d13822cd8df0c6dcd9538aa820a6b"> 9954</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDACK_SHIFT)) &amp; PMC_LVDSC1_LVDACK_MASK)</span></div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     (0x80U)</span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    (7U)</span></div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;</div><div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9deb83dbe1f7f6415f842750016bd408"> 9961</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDF_SHIFT)) &amp; PMC_LVDSC1_LVDF_MASK)</span></div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;</div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     (0x3U)</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    (0U)</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;</div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 9974</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWV_SHIFT)) &amp; PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    (0x20U)</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   (5U)</span></div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;</div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga48d1cdfca4a7c154993c1e741101a07d"> 9981</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWIE_SHIFT)) &amp; PMC_LVDSC2_LVWIE_MASK)</span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   (0x40U)</span></div><div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  (6U)</span></div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;</div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga487c1af0f694e53be64251c1862e8d9c"> 9986</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWACK_SHIFT)) &amp; PMC_LVDSC2_LVWACK_MASK)</span></div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     (0x80U)</span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    (7U)</span></div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;</div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga674f52d0325d911bf7dd91bf47b708f4"> 9993</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWF_SHIFT)) &amp; PMC_LVDSC2_LVWF_MASK)</span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;</div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      (0x1U)</span></div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     (0U)</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;</div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gafb37a90d087dbf5bc4c3b654e33d6ef7">10004</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_BGBE_SHIFT)) &amp; PMC_REGSC_BGBE_MASK)</span></div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    (0x4U)</span></div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   (2U)</span></div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;</div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5c4e1173d8cdf7f0318071b77331fb83">10011</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_REGONS_SHIFT)) &amp; PMC_REGSC_REGONS_MASK)</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    (0x8U)</span></div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   (3U)</span></div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;</div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3267bf5ad24a6ff2fced59c01f98c652">10018</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_ACKISO_SHIFT)) &amp; PMC_REGSC_ACKISO_MASK)</span></div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      (0x10U)</span></div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     (4U)</span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;</div><div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2823482fbfe8289abb28701a85bd3539">10025</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_BGEN_SHIFT)) &amp; PMC_REGSC_BGEN_MASK)</span></div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;</div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;</div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa">10036</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;</div><div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69">10038</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;</div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f">10040</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;</div><div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7">10042</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;</div><div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga55eb026c8e8941e1e4d009d8563784b0">10044</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { PMC_IRQn }</span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;</div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;</div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;</div><div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html">10061</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a25bc9eea888d201d852deb4819850bb2">10062</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div><div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a7ca65d71461aa5e76eb2266ab7ccd0cf">10063</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a7ca65d71461aa5e76eb2266ab7ccd0cf">GPCLR</a>;                             </div><div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#abc885669f9579a0514a37a62fc070ec7">10064</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#abc885669f9579a0514a37a62fc070ec7">GPCHR</a>;                             </div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a810f6911c38333115775f924be784050">10066</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a810f6911c38333115775f924be784050">ISFR</a>;                              </div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>;</div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;</div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;</div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         (0x1U)</span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        (0U)</span></div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;</div><div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabc7a02f49894ead35ce5d435bd05fb47">10086</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PS_SHIFT)) &amp; PORT_PCR_PS_MASK)</span></div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         (0x2U)</span></div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        (1U)</span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;</div><div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa149bd9cd83aa17c213a827f9482a913">10093</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PE_SHIFT)) &amp; PORT_PCR_PE_MASK)</span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        (0x4U)</span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       (2U)</span></div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;</div><div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0b115d46762f17530e67c2caeeca89b7">10100</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_SRE_SHIFT)) &amp; PORT_PCR_SRE_MASK)</span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        (0x10U)</span></div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       (4U)</span></div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;</div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga6aaad9480435ab627b88723f45b5c133">10108</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PFE_SHIFT)) &amp; PORT_PCR_PFE_MASK)</span></div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        (0x40U)</span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       (6U)</span></div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;</div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga991775ce627dd1e581bdaf4508239240">10115</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_DSE_SHIFT)) &amp; PORT_PCR_DSE_MASK)</span></div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        (0x700U)</span></div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       (8U)</span></div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;</div><div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a">10128</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_MUX_SHIFT)) &amp; PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       (0xF0000U)</span></div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      (16U)</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;</div><div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9">10149</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_IRQC_SHIFT)) &amp; PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        (0x1000000U)</span></div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       (24U)</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;</div><div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga88858366faa5d54510cb5c081289c075">10159</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_ISF_SHIFT)) &amp; PORT_PCR_ISF_MASK)</span></div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;</div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;<span class="comment">/* The count of PORT_PCR */</span></div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           (32U)</span></div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;</div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     (0xFFFFU)</span></div><div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    (0U)</span></div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;</div><div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a">10171</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCLR_GPWD_SHIFT)) &amp; PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     (0xFFFF0000U)</span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    (16U)</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;</div><div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74">10178</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCLR_GPWE_SHIFT)) &amp; PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;</div><div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     (0xFFFFU)</span></div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    (0U)</span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;</div><div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540">10187</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCHR_GPWD_SHIFT)) &amp; PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     (0xFFFF0000U)</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    (16U)</span></div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;</div><div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f">10194</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCHR_GPWE_SHIFT)) &amp; PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;</div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      (0U)</span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;</div><div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7">10210</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_ISFR_ISF_SHIFT)) &amp; PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;</div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;</div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">10221</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;</div><div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">10223</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;</div><div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">10225</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;</div><div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">10227</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;</div><div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">10229</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;</div><div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">10231</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;</div><div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">10233</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;</div><div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">10235</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;</div><div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">10237</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;</div><div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">10239</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;</div><div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241">10241</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;</div><div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453">10243</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;</div><div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb">10245</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, NotAvail_IRQn, PORTC_PORTD_IRQn, PORTC_PORTD_IRQn, NotAvail_IRQn }</span></div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;</div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;</div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;</div><div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html">10262</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a41d4e6ae9fb47445146929d15e97153f">10263</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_r_c_m___type.html#a41d4e6ae9fb47445146929d15e97153f">SRS0</a>;                               </div><div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a2164524ec77565baad264a25fbc65378">10264</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_r_c_m___type.html#a2164524ec77565baad264a25fbc65378">SRS1</a>;                               </div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#adb3a6cb8a3c37e9a55ab12962d0983d1">10266</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#adb3a6cb8a3c37e9a55ab12962d0983d1">RPFC</a>;                               </div><div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a9423324babed28ac7e0a6990356c8cb1">10267</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#a9423324babed28ac7e0a6990356c8cb1">RPFW</a>;                               </div><div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a9dc688d824bd4fbad7ae0cbf014ab941">10268</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#a9dc688d824bd4fbad7ae0cbf014ab941">FM</a>;                                 </div><div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a91433e592a086af139d7860f6a37b723">10269</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#a91433e592a086af139d7860f6a37b723">MR</a>;                                 </div><div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a15733121a3927d30210bdcdf90f2d296">10270</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#a15733121a3927d30210bdcdf90f2d296">SSRS0</a>;                              </div><div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a7b2815c39ff2f860d979b2aa9f18d773">10271</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#a7b2815c39ff2f860d979b2aa9f18d773">SSRS1</a>;                              </div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>;</div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;</div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;</div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     (0x1U)</span></div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    (0U)</span></div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;</div><div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf1b4c911a4eb41127e9866208f3527c7">10291</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_WAKEUP_SHIFT)) &amp; RCM_SRS0_WAKEUP_MASK)</span></div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        (0x2U)</span></div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       (1U)</span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;</div><div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5d394aa5b2a91b5963648d6d33a15411">10298</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_LVD_SHIFT)) &amp; RCM_SRS0_LVD_MASK)</span></div><div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       (0x20U)</span></div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      (5U)</span></div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;</div><div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3fcc4adf18ac9fce24a75a51e11853b2">10305</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_WDOG_SHIFT)) &amp; RCM_SRS0_WDOG_MASK)</span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        (0x40U)</span></div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       (6U)</span></div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;</div><div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga01275058684ccfde7a61e741061ba7e8">10312</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_PIN_SHIFT)) &amp; RCM_SRS0_PIN_MASK)</span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        (0x80U)</span></div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       (7U)</span></div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;</div><div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8af82fba8382caacead43eddbaae9f1c">10319</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_POR_SHIFT)) &amp; RCM_SRS0_POR_MASK)</span></div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;</div><div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     (0x2U)</span></div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    (1U)</span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;</div><div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f79a81c77e80752d0fed127cee7eb3f">10330</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_LOCKUP_SHIFT)) &amp; RCM_SRS1_LOCKUP_MASK)</span></div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         (0x4U)</span></div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        (2U)</span></div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;</div><div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36b91894a31fac3176c85c742e21fda3">10337</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_SW_SHIFT)) &amp; RCM_SRS1_SW_MASK)</span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     (0x8U)</span></div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    (3U)</span></div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;</div><div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e9238a5208d08d3f22f20dc0e512629">10344</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_MDM_AP_SHIFT)) &amp; RCM_SRS1_MDM_AP_MASK)</span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    (0x20U)</span></div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   (5U)</span></div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;</div><div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3cc2a42f8139fea40cc153345c0deed9">10351</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_SACKERR_SHIFT)) &amp; RCM_SRS1_SACKERR_MASK)</span></div><div class="line"><a name="l10352"></a><span class="lineno">10352</span>&#160;</div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  (0x3U)</span></div><div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 (0U)</span></div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;</div><div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e84ee177022331e8509773374670eca">10364</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFC_RSTFLTSRW_SHIFT)) &amp; RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   (0x4U)</span></div><div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  (2U)</span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;</div><div class="line"><a name="l10371"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga56fcda592bc39cd3784fa6a65e8ae686">10371</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFC_RSTFLTSS_SHIFT)) &amp; RCM_RPFC_RSTFLTSS_MASK)</span></div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;</div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  (0x1FU)</span></div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 (0U)</span></div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;</div><div class="line"><a name="l10412"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b2127fc8187199672452ef9f62f6a89">10412</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFW_RSTFLTSEL_SHIFT)) &amp; RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;</div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="preprocessor">#define RCM_FM_FORCEROM_MASK                     (0x6U)</span></div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor">#define RCM_FM_FORCEROM_SHIFT                    (1U)</span></div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;</div><div class="line"><a name="l10425"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga554e1d57f6e01431b0f67225200a5c6b">10425</a></span>&#160;<span class="preprocessor">#define RCM_FM_FORCEROM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_FM_FORCEROM_SHIFT)) &amp; RCM_FM_FORCEROM_MASK)</span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;</div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define RCM_MR_BOOTROM_MASK                      (0x6U)</span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define RCM_MR_BOOTROM_SHIFT                     (1U)</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;</div><div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7eb4795b893e54d190e79e2ef782d77d">10438</a></span>&#160;<span class="preprocessor">#define RCM_MR_BOOTROM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_MR_BOOTROM_SHIFT)) &amp; RCM_MR_BOOTROM_MASK)</span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;</div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SWAKEUP_MASK                   (0x1U)</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SWAKEUP_SHIFT                  (0U)</span></div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;</div><div class="line"><a name="l10449"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6f5784555c275f8d5de1c38a1c21c21d">10449</a></span>&#160;<span class="preprocessor">#define RCM_SSRS0_SWAKEUP(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS0_SWAKEUP_SHIFT)) &amp; RCM_SSRS0_SWAKEUP_MASK)</span></div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SLVD_MASK                      (0x2U)</span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SLVD_SHIFT                     (1U)</span></div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;</div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf6114784bf50ee42fdb2c4bca0307cc3">10456</a></span>&#160;<span class="preprocessor">#define RCM_SSRS0_SLVD(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS0_SLVD_SHIFT)) &amp; RCM_SSRS0_SLVD_MASK)</span></div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SWDOG_MASK                     (0x20U)</span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SWDOG_SHIFT                    (5U)</span></div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;</div><div class="line"><a name="l10463"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga70ccb04369e0a82fab12cccbdc4fa332">10463</a></span>&#160;<span class="preprocessor">#define RCM_SSRS0_SWDOG(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS0_SWDOG_SHIFT)) &amp; RCM_SSRS0_SWDOG_MASK)</span></div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SPIN_MASK                      (0x40U)</span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SPIN_SHIFT                     (6U)</span></div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;</div><div class="line"><a name="l10470"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad2286c0e758ea0f0b46aeba5d8a662e7">10470</a></span>&#160;<span class="preprocessor">#define RCM_SSRS0_SPIN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS0_SPIN_SHIFT)) &amp; RCM_SSRS0_SPIN_MASK)</span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SPOR_MASK                      (0x80U)</span></div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="preprocessor">#define RCM_SSRS0_SPOR_SHIFT                     (7U)</span></div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;</div><div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaba4ec92a9d5b13731727dd925f297a0d">10477</a></span>&#160;<span class="preprocessor">#define RCM_SSRS0_SPOR(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS0_SPOR_SHIFT)) &amp; RCM_SSRS0_SPOR_MASK)</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;</div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SLOCKUP_MASK                   (0x2U)</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SLOCKUP_SHIFT                  (1U)</span></div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;</div><div class="line"><a name="l10488"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaf502d4b3492d58b6abcc2e15d5ab2fb">10488</a></span>&#160;<span class="preprocessor">#define RCM_SSRS1_SLOCKUP(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS1_SLOCKUP_SHIFT)) &amp; RCM_SSRS1_SLOCKUP_MASK)</span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SSW_MASK                       (0x4U)</span></div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SSW_SHIFT                      (2U)</span></div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;</div><div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga905ff20ab2e1f537f3105ebdcb17576a">10495</a></span>&#160;<span class="preprocessor">#define RCM_SSRS1_SSW(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS1_SSW_SHIFT)) &amp; RCM_SSRS1_SSW_MASK)</span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SMDM_AP_MASK                   (0x8U)</span></div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SMDM_AP_SHIFT                  (3U)</span></div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;</div><div class="line"><a name="l10502"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga00126ffc3037bbea2734b07d2ed99c3c">10502</a></span>&#160;<span class="preprocessor">#define RCM_SSRS1_SMDM_AP(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS1_SMDM_AP_SHIFT)) &amp; RCM_SSRS1_SMDM_AP_MASK)</span></div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SSACKERR_MASK                  (0x20U)</span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="preprocessor">#define RCM_SSRS1_SSACKERR_SHIFT                 (5U)</span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;</div><div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa45ca48771d546aee2276e8373fc7291">10509</a></span>&#160;<span class="preprocessor">#define RCM_SSRS1_SSACKERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SSRS1_SSACKERR_SHIFT)) &amp; RCM_SSRS1_SSACKERR_MASK)</span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;</div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;</div><div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d">10520</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;</div><div class="line"><a name="l10522"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874">10522</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;</div><div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6">10524</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;</div><div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb">10526</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;</div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;</div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="comment">   -- RFSYS Peripheral Access Layer</span></div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;</div><div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___type.html">10543</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10544"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___type.html#ad1d411f494430b8bfb7e89e78efd49be">10544</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;} <a class="code" href="struct_r_f_s_y_s___type.html">RFSYS_Type</a>;</div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;</div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;</div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        (0xFFU)</span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       (0U)</span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_LL_SHIFT)) &amp; RFSYS_REG_LL_MASK)</span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        (0xFF00U)</span></div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       (8U)</span></div><div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_LH_SHIFT)) &amp; RFSYS_REG_LH_MASK)</span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        (0xFF0000U)</span></div><div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       (16U)</span></div><div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_HL_SHIFT)) &amp; RFSYS_REG_HL_MASK)</span></div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        (0xFF000000U)</span></div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       (24U)</span></div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_HH_SHIFT)) &amp; RFSYS_REG_HH_MASK)</span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;</div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;<span class="comment">/* The count of RFSYS_REG */</span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define RFSYS_REG_COUNT                          (8U)</span></div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;</div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160; <span class="comment">/* end of group RFSYS_Register_Masks */</span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;</div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;</div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div><div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga742dcff49e1d900ccc5fb6d716dac969">10583</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE                               (0x40041000u)</span></div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;</div><div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga83a5a75f5421c69ce93437b8be3c1144">10585</a></span>&#160;<span class="preprocessor">#define RFSYS                                    ((RFSYS_Type *)RFSYS_BASE)</span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;</div><div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga65742e072e59ddefb5bc976bbd6f517b">10587</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_ADDRS                         { RFSYS_BASE }</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;</div><div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga59f6caa8732744ac3a9f91828ec2daa1">10589</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTRS                          { RFSYS }</span></div><div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160; <span class="comment">/* end of group RFSYS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;</div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;</div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="comment">   -- ROM Peripheral Access Layer</span></div><div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;</div><div class="line"><a name="l10606"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html">10606</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10607"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#ab4d8f70e72a5bd04da9248587c74feaf">10607</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ENTRY[3];                          </div><div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#aeabd12dc10a19a2f333e39bb5f329295">10608</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#aeabd12dc10a19a2f333e39bb5f329295">TABLEMARK</a>;                         </div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;       uint8_t RESERVED_0[4028];</div><div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a186e457099444315982ffe89d6235393">10610</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a186e457099444315982ffe89d6235393">SYSACCESS</a>;                         </div><div class="line"><a name="l10611"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a6d57dd25c691557286930237edb832ab">10611</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a6d57dd25c691557286930237edb832ab">PERIPHID4</a>;                         </div><div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab">10612</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a>;                         </div><div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#acd8505982b40f4478a3d82c4e0c884b4">10613</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#acd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a>;                         </div><div class="line"><a name="l10614"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#ace00880bb4cdd91134d59cd85324c681">10614</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#ace00880bb4cdd91134d59cd85324c681">PERIPHID7</a>;                         </div><div class="line"><a name="l10615"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#abccabeeb775d571ffd814f5d21937eab">10615</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#abccabeeb775d571ffd814f5d21937eab">PERIPHID0</a>;                         </div><div class="line"><a name="l10616"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a16ec4a15479493f070d74c29f4e244c5">10616</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a>;                         </div><div class="line"><a name="l10617"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a94da77c610b86d788d32cc8cb6871d23">10617</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a>;                         </div><div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a9ebff4a243ecc983d7f4de875b7669d6">10618</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a>;                         </div><div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#af0ce339042860625e784ddae3ef2e2b7">10619</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;} <a class="code" href="struct_r_o_m___type.html">ROM_Type</a>;</div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;</div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="comment">   -- ROM Register Masks</span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;</div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_SHIFT                    (0U)</span></div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;</div><div class="line"><a name="l10637"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaffee58a0a8c0c3f652a6f88007194dc8">10637</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_ENTRY_ENTRY_SHIFT)) &amp; ROM_ENTRY_ENTRY_MASK)</span></div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;</div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;<span class="comment">/* The count of ROM_ENTRY */</span></div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;<span class="preprocessor">#define ROM_ENTRY_COUNT                          (3U)</span></div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;</div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_MASK                  (0xFFFFFFFFU)</span></div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_SHIFT                 (0U)</span></div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;</div><div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga38bfb1952b2f112abc1e01ce0d2d24b1">10649</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_TABLEMARK_MARK_SHIFT)) &amp; ROM_TABLEMARK_MARK_MASK)</span></div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;</div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_SHIFT            (0U)</span></div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;</div><div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga169845d2d1c068c7ef4998e8801ac713">10658</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_SYSACCESS_SYSACCESS_SHIFT)) &amp; ROM_SYSACCESS_SYSACCESS_MASK)</span></div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;</div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;</div><div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab4f815fbbdfce7ff4af7ddeca74eff41">10667</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID4_PERIPHID_SHIFT)) &amp; ROM_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;</div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;</div><div class="line"><a name="l10676"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa801210cd537086eddf2456575251d93">10676</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID5_PERIPHID_SHIFT)) &amp; ROM_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;</div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;</div><div class="line"><a name="l10685"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gacd2a1a4b870a765537be3a9aaae25cba">10685</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID6_PERIPHID_SHIFT)) &amp; ROM_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;</div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;</div><div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga954df1566228d34b0f016073d865e878">10694</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID7_PERIPHID_SHIFT)) &amp; ROM_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;</div><div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;</div><div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga4e81784ff5ff7bb04e70159467a44e6f">10703</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID0_PERIPHID_SHIFT)) &amp; ROM_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;</div><div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;</div><div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga67e3b02a049c4ac0c8f3d065175e655e">10712</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID1_PERIPHID_SHIFT)) &amp; ROM_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;</div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;</div><div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac890c8c525b06c4792a9bc16569978e1">10721</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID2_PERIPHID_SHIFT)) &amp; ROM_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;</div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;</div><div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa9d92ba0e5acb77de8834d3c921ae4e3">10730</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID3_PERIPHID_SHIFT)) &amp; ROM_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;</div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_SHIFT                  (0U)</span></div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;</div><div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa2a70f721f69f2c2111320ee1d37e673">10739</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_COMPID_COMPID_SHIFT)) &amp; ROM_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;</div><div class="line"><a name="l10742"></a><span class="lineno">10742</span>&#160;<span class="comment">/* The count of ROM_COMPID */</span></div><div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;<span class="preprocessor">#define ROM_COMPID_COUNT                         (4U)</span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;</div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160; <span class="comment">/* end of group ROM_Register_Masks */</span></div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;</div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;</div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="comment">/* ROM - Peripheral instance base addresses */</span></div><div class="line"><a name="l10753"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga8a652cff0033969443cc2f6f5389fbd9">10753</a></span>&#160;<span class="preprocessor">#define ROM_BASE                                 (0xF0002000u)</span></div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;</div><div class="line"><a name="l10755"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga408c4c066164afa1b6aa3f804c3d3528">10755</a></span>&#160;<span class="preprocessor">#define ROM                                      ((ROM_Type *)ROM_BASE)</span></div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;</div><div class="line"><a name="l10757"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga0eb4d11bf6d7e33f197e6e423e41409f">10757</a></span>&#160;<span class="preprocessor">#define ROM_BASE_ADDRS                           { ROM_BASE }</span></div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;</div><div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga41e000a3e59f16dd8f395cebcb883e82">10759</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTRS                            { ROM }</span></div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160; <span class="comment">/* end of group ROM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;</div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;</div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;</div><div class="line"><a name="l10776"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html">10776</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a87e3001757a0cd493785f1f3337dd0e8">10777</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a87e3001757a0cd493785f1f3337dd0e8">TSR</a>;                               </div><div class="line"><a name="l10778"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">10778</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a>;                               </div><div class="line"><a name="l10779"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a98069e908f0dbdf30857c4c33e5680b8">10779</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a98069e908f0dbdf30857c4c33e5680b8">TAR</a>;                               </div><div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ae9dd9282fab299d0cd6e119564688e53">10780</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div><div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">10781</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div><div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">10782</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                                </div><div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a7006c26539198fbc8729e0386bffdd40">10783</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a7006c26539198fbc8729e0386bffdd40">LR</a>;                                </div><div class="line"><a name="l10784"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">10784</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                               </div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>;</div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;</div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;</div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        (0U)</span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;</div><div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6">10802</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TSR_TSR_SHIFT)) &amp; RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;</div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        (0U)</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;</div><div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea">10811</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TPR_TPR_SHIFT)) &amp; RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;</div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        (0U)</span></div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;</div><div class="line"><a name="l10820"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700">10820</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TAR_TAR_SHIFT)) &amp; RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;</div><div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         (0xFFU)</span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        (0U)</span></div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;</div><div class="line"><a name="l10834"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445">10834</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCR_SHIFT)) &amp; RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         (0xFF00U)</span></div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        (8U)</span></div><div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;</div><div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05">10839</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIR_SHIFT)) &amp; RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        (16U)</span></div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;</div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459">10844</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCV_SHIFT)) &amp; RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        (24U)</span></div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;</div><div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f">10849</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIC_SHIFT)) &amp; RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;</div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          (0x1U)</span></div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         (0U)</span></div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;</div><div class="line"><a name="l10860"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga75b1e929441d00749e93c9d4b60e3740">10860</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SWR_SHIFT)) &amp; RTC_CR_SWR_MASK)</span></div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          (0x2U)</span></div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         (1U)</span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;</div><div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf4b3b342ecd1384206e26ccf17dc8e3c">10867</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPE_SHIFT)) &amp; RTC_CR_WPE_MASK)</span></div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          (0x4U)</span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         (2U)</span></div><div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;</div><div class="line"><a name="l10874"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga77d71ad1346f9dce80d00209745c3d6a">10874</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SUP_SHIFT)) &amp; RTC_CR_SUP_MASK)</span></div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           (0x8U)</span></div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          (3U)</span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;</div><div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5d567fd2b557c6cd3568c1713b19709">10881</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_UM_SHIFT)) &amp; RTC_CR_UM_MASK)</span></div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;<span class="preprocessor">#define RTC_CR_WPS_MASK                          (0x10U)</span></div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="preprocessor">#define RTC_CR_WPS_SHIFT                         (4U)</span></div><div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;</div><div class="line"><a name="l10888"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga524b9e5ac1abfe638c018b002ccbea70">10888</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPS_SHIFT)) &amp; RTC_CR_WPS_MASK)</span></div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         (0x100U)</span></div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        (8U)</span></div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;</div><div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac9e4be8e9ff1ae8615f97944825bd035">10896</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_OSCE_SHIFT)) &amp; RTC_CR_OSCE_MASK)</span></div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         (0x200U)</span></div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        (9U)</span></div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;</div><div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga227514fe8e96217ffd352795835630d0">10903</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_CLKO_SHIFT)) &amp; RTC_CR_CLKO_MASK)</span></div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        (0x400U)</span></div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       (10U)</span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;</div><div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabdf20af79baf9729aa673ec4155bd92d">10910</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC16P_SHIFT)) &amp; RTC_CR_SC16P_MASK)</span></div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         (0x800U)</span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        (11U)</span></div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;</div><div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae339c78e8f2d1fc58e9a0adad68a537a">10917</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC8P_SHIFT)) &amp; RTC_CR_SC8P_MASK)</span></div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         (0x1000U)</span></div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        (12U)</span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;</div><div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadb156be75959e7c745befbc41aedbba7">10924</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC4P_SHIFT)) &amp; RTC_CR_SC4P_MASK)</span></div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         (0x2000U)</span></div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        (13U)</span></div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;</div><div class="line"><a name="l10931"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga520f43e41947a4a6b81d08912c3d4a0a">10931</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC2P_SHIFT)) &amp; RTC_CR_SC2P_MASK)</span></div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;</div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          (0x1U)</span></div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         (0U)</span></div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;</div><div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab119307a38d942f76aa92ff953520ff7">10942</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TIF_SHIFT)) &amp; RTC_SR_TIF_MASK)</span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          (0x2U)</span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         (1U)</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;</div><div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad807b2dce6068d9e34b9403f3a213681">10949</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TOF_SHIFT)) &amp; RTC_SR_TOF_MASK)</span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          (0x4U)</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         (2U)</span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;</div><div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaba0bf9515e6e6dd37ca03b337f068bb1">10956</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TAF_SHIFT)) &amp; RTC_SR_TAF_MASK)</span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          (0x10U)</span></div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         (4U)</span></div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;</div><div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeffcb773dfeb9cb475867d46b29c3bff">10963</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TCE_SHIFT)) &amp; RTC_SR_TCE_MASK)</span></div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;</div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          (0x8U)</span></div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         (3U)</span></div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;</div><div class="line"><a name="l10974"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62e9dbab511a4f727dd4674932501fee">10974</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_TCL_SHIFT)) &amp; RTC_LR_TCL_MASK)</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          (0x10U)</span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         (4U)</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;</div><div class="line"><a name="l10981"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1a502847fc337b81764e45ee3bfd06d4">10981</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_CRL_SHIFT)) &amp; RTC_LR_CRL_MASK)</span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          (0x20U)</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         (5U)</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;</div><div class="line"><a name="l10988"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga22b30e792eed5423fdf1c23a28964d1a">10988</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_SRL_SHIFT)) &amp; RTC_LR_SRL_MASK)</span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          (0x40U)</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         (6U)</span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;</div><div class="line"><a name="l10995"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga084591e0d6eba0d2f8082e3edc7ed45e">10995</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_LRL_SHIFT)) &amp; RTC_LR_LRL_MASK)</span></div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;</div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        (0x1U)</span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       (0U)</span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;</div><div class="line"><a name="l11006"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabfbef54705a0c0320ffac94154df5628">11006</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TIIE_SHIFT)) &amp; RTC_IER_TIIE_MASK)</span></div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        (0x2U)</span></div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       (1U)</span></div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;</div><div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga32cf27d2d16f386987e4299177578929">11013</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TOIE_SHIFT)) &amp; RTC_IER_TOIE_MASK)</span></div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        (0x4U)</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       (2U)</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;</div><div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c84f648183b728883a6f14d6e1e36c6">11020</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TAIE_SHIFT)) &amp; RTC_IER_TAIE_MASK)</span></div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        (0x10U)</span></div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       (4U)</span></div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;</div><div class="line"><a name="l11027"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1bc67a85a822b7ad9ddb5aca49634471">11027</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TSIE_SHIFT)) &amp; RTC_IER_TSIE_MASK)</span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        (0x80U)</span></div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       (7U)</span></div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;</div><div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9cfc0e9a7e1a84c019ed8cde67c963d2">11034</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_WPON_SHIFT)) &amp; RTC_IER_WPON_MASK)</span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;</div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;</div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022">11045</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;</div><div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304">11047</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;</div><div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363">11049</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;</div><div class="line"><a name="l11051"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583">11051</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;</div><div class="line"><a name="l11053"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gaa24243a5e7ef8be5eeeedde3eaaa366e">11053</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;</div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;</div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;</div><div class="line"><a name="l11071"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html">11071</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a2dd2ae7d066d4b4240fe56f72f0f7095">11072</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a2dd2ae7d066d4b4240fe56f72f0f7095">SOPT1</a>;                             </div><div class="line"><a name="l11073"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ae691410c960f357d63ab3b479cb59641">11073</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ae691410c960f357d63ab3b479cb59641">SOPT1CFG</a>;                          </div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;       uint8_t RESERVED_0[4092];</div><div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a3f8dc2ae265d799ec159ccd2c2fddabd">11075</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a3f8dc2ae265d799ec159ccd2c2fddabd">SOPT2</a>;                             </div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a5e152370dc7f083dff49c4e56e669435">11077</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a5e152370dc7f083dff49c4e56e669435">SOPT4</a>;                             </div><div class="line"><a name="l11078"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad3423d05c1b61a09639d9ea8b5d3ea66">11078</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ad3423d05c1b61a09639d9ea8b5d3ea66">SOPT5</a>;                             </div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a9a5cff1a3ad3808a7b9478791a37915d">11080</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a9a5cff1a3ad3808a7b9478791a37915d">SOPT7</a>;                             </div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">11082</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">SDID</a>;                              </div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;       uint8_t RESERVED_4[12];</div><div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a342559d79209f064052a8a005bfd38a3">11084</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a342559d79209f064052a8a005bfd38a3">SCGC4</a>;                             </div><div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a0c6b967745d0bb3e1bd280f7dd98db49">11085</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a0c6b967745d0bb3e1bd280f7dd98db49">SCGC5</a>;                             </div><div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a8075f4fb5887b43eba04eb636853be29">11086</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a8075f4fb5887b43eba04eb636853be29">SCGC6</a>;                             </div><div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#afa6e40b1dfd085e74bffc345bd359205">11087</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#afa6e40b1dfd085e74bffc345bd359205">SCGC7</a>;                             </div><div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a063b97a92c34c2c0cb7f8746f9f50f3c">11088</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a063b97a92c34c2c0cb7f8746f9f50f3c">CLKDIV1</a>;                           </div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;       uint8_t RESERVED_5[4];</div><div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1b5282422d8bb162cd742775e5f9864f">11090</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a1b5282422d8bb162cd742775e5f9864f">FCFG1</a>;                             </div><div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a48581edecb6a9421e0e159dca5bf8c8c">11091</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a48581edecb6a9421e0e159dca5bf8c8c">FCFG2</a>;                             </div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;       uint8_t RESERVED_6[4];</div><div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">11093</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">UIDMH</a>;                             </div><div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">11094</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">UIDML</a>;                             </div><div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">11095</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">UIDL</a>;                              </div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;       uint8_t RESERVED_7[156];</div><div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa35d8ef46eb486a961d6a3c4d5b3441f">11097</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#aa35d8ef46eb486a961d6a3c4d5b3441f">COPC</a>;                              </div><div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a57790bed2fb6759181812845dbca3eb8">11098</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a57790bed2fb6759181812845dbca3eb8">SRVCOP</a>;                            </div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>;</div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;</div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;</div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KOUT_MASK                 (0x30000U)</span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KOUT_SHIFT                (16U)</span></div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;</div><div class="line"><a name="l11120"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6b22ff4edd2e91d195264946f8cc672b">11120</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KOUT(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KOUT_SHIFT)) &amp; SIM_SOPT1_OSC32KOUT_MASK)</span></div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 (0xC0000U)</span></div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                (18U)</span></div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;</div><div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf89520e7506a3dec707983ab729aef08">11129</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KSEL_SHIFT)) &amp; SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  (0x20000000U)</span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 (29U)</span></div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;</div><div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e1f9ad0a4fe10e7c1ae074ca63a674e">11136</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBVSTBY_SHIFT)) &amp; SIM_SOPT1_USBVSTBY_MASK)</span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  (0x40000000U)</span></div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 (30U)</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;</div><div class="line"><a name="l11143"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga06d22c15bc1d9c7845af3457543f6607">11143</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBSSTBY_SHIFT)) &amp; SIM_SOPT1_USBSSTBY_MASK)</span></div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  (0x80000000U)</span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 (31U)</span></div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;</div><div class="line"><a name="l11150"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga186d507e27612305db92407d2986a194">11150</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBREGEN_SHIFT)) &amp; SIM_SOPT1_USBREGEN_MASK)</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;</div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   (0x1000000U)</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  (24U)</span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;</div><div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab35f1f0507a59aa7b67b63ab7550bbca">11161</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_URWE_SHIFT)) &amp; SIM_SOPT1CFG_URWE_MASK)</span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  (0x2000000U)</span></div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 (25U)</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;</div><div class="line"><a name="l11168"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0889129046535e3511d47d7a806b8644">11168</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_UVSWE_SHIFT)) &amp; SIM_SOPT1CFG_UVSWE_MASK)</span></div><div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  (0x4000000U)</span></div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 (26U)</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;</div><div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9df9793edc59c4dbb53f488b149982d5">11175</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_USSWE_SHIFT)) &amp; SIM_SOPT1CFG_USSWE_MASK)</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;</div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              (0x10U)</span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             (4U)</span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;</div><div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad826a2d088a5cae1628582c992b0349e">11186</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_RTCCLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_RTCCLKOUTSEL_MASK)</span></div><div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 (0xE0U)</span></div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                (5U)</span></div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;</div><div class="line"><a name="l11199"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34712f0ffce6dca092bd902ef7eb783f">11199</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_CLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    (0x40000U)</span></div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   (18U)</span></div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;</div><div class="line"><a name="l11206"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78428c831f0263054ac91c55ed89c016">11206</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_USBSRC_SHIFT)) &amp; SIM_SOPT2_USBSRC_MASK)</span></div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FLEXIOSRC_MASK                 (0xC00000U)</span></div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FLEXIOSRC_SHIFT                (22U)</span></div><div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;</div><div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4ab3fc6ac8e503f72388a3044914e04e">11215</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FLEXIOSRC(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_FLEXIOSRC_SHIFT)) &amp; SIM_SOPT2_FLEXIOSRC_MASK)</span></div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_MASK                    (0x3000000U)</span></div><div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_SHIFT                   (24U)</span></div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;</div><div class="line"><a name="l11224"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3feae3d7da32c0a46d155fdfdf8d4da">11224</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_TPMSRC_SHIFT)) &amp; SIM_SOPT2_TPMSRC_MASK)</span></div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART0SRC_MASK                (0xC000000U)</span></div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART0SRC_SHIFT               (26U)</span></div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;</div><div class="line"><a name="l11233"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3b9c2c824ddbe18c89c4deb47ffb69eb">11233</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_LPUART0SRC_SHIFT)) &amp; SIM_SOPT2_LPUART0SRC_MASK)</span></div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART1SRC_MASK                (0x30000000U)</span></div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART1SRC_SHIFT               (28U)</span></div><div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;</div><div class="line"><a name="l11242"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga136752f2fda27098d71211197b85cbda">11242</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART1SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_LPUART1SRC_SHIFT)) &amp; SIM_SOPT2_LPUART1SRC_MASK)</span></div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;</div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_MASK                (0xC0000U)</span></div><div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_SHIFT               (18U)</span></div><div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;</div><div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5723b75e6315f4f95b6ab3709a851377">11255</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM1CH0SRC_MASK)</span></div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_MASK                (0x100000U)</span></div><div class="line"><a name="l11257"></a><span class="lineno">11257</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_SHIFT               (20U)</span></div><div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;</div><div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67e4facef308f4e1a3aaa6f8cc56494a">11262</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM2CH0SRC_MASK)</span></div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_MASK                (0x1000000U)</span></div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_SHIFT               (24U)</span></div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;</div><div class="line"><a name="l11269"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafaa026e86fa3a9757bd3fce00954c1bb">11269</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM0CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM0CLKSEL_MASK)</span></div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_MASK                (0x2000000U)</span></div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_SHIFT               (25U)</span></div><div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;</div><div class="line"><a name="l11276"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37f37925f9e731d2ef7619ce2b3d3a75">11276</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM1CLKSEL_MASK)</span></div><div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_MASK                (0x4000000U)</span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_SHIFT               (26U)</span></div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;</div><div class="line"><a name="l11283"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d15c8a25c6561fae46fd998243841f8">11283</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM2CLKSEL_MASK)</span></div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;</div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0TXSRC_MASK              (0x3U)</span></div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0TXSRC_SHIFT             (0U)</span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;</div><div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9d428a29003502337648f46e6441ee8b">11296</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0TXSRC(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0TXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0TXSRC_MASK)</span></div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0RXSRC_MASK              (0x4U)</span></div><div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0RXSRC_SHIFT             (2U)</span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;</div><div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga35cb2dd7d6581ce558c0acd4a35f99b3">11303</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0RXSRC(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0RXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0RXSRC_MASK)</span></div><div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1TXSRC_MASK              (0x30U)</span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1TXSRC_SHIFT             (4U)</span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;</div><div class="line"><a name="l11312"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadc7c3b7798af8801ca3da3c4b547f7fa">11312</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1TXSRC(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1TXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART1TXSRC_MASK)</span></div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1RXSRC_MASK              (0x40U)</span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1RXSRC_SHIFT             (6U)</span></div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;</div><div class="line"><a name="l11319"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93af0fe0d78b382084de053afd1f9a61">11319</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1RXSRC(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1RXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART1RXSRC_MASK)</span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0ODE_MASK                (0x10000U)</span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0ODE_SHIFT               (16U)</span></div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;</div><div class="line"><a name="l11326"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabfef4d470a15a1a20978af220d3c5b58">11326</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0ODE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0ODE_SHIFT)) &amp; SIM_SOPT5_LPUART0ODE_MASK)</span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1ODE_MASK                (0x20000U)</span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1ODE_SHIFT               (17U)</span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;</div><div class="line"><a name="l11333"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad11f49766bf7e9ab4d42ef9edfa59d5a">11333</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART1ODE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1ODE_SHIFT)) &amp; SIM_SOPT5_LPUART1ODE_MASK)</span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_MASK                  (0x40000U)</span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_SHIFT                 (18U)</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;</div><div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafec28602bcec17cdcacfdbf9a3b1c4b6">11340</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_UART2ODE_SHIFT)) &amp; SIM_SOPT5_UART2ODE_MASK)</span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;</div><div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                (0xFU)</span></div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               (0U)</span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;</div><div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a">11365</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0TRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             (0x10U)</span></div><div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            (4U)</span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;</div><div class="line"><a name="l11374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga32aad79c431ab427d548f59637f16e76">11374</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0PRETRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0PRETRGSEL_MASK)</span></div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              (0x80U)</span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             (7U)</span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;</div><div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa6e4ac1e062d8dbe841774255a1c04e9">11387</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0ALTTRGEN_SHIFT)) &amp; SIM_SOPT7_ADC0ALTTRGEN_MASK)</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;</div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      (0xFU)</span></div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     (0U)</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;</div><div class="line"><a name="l11400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1">11400</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_PINID_SHIFT)) &amp; SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      (0xF000U)</span></div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     (12U)</span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;</div><div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f">11405</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_REVID_SHIFT)) &amp; SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_MASK                   (0xF0000U)</span></div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_SHIFT                  (16U)</span></div><div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;</div><div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga35d378159b24a0e0cc4ac842e0510ee9">11412</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SRAMSIZE_SHIFT)) &amp; SIM_SDID_SRAMSIZE_MASK)</span></div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   (0xF00000U)</span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  (20U)</span></div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;</div><div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaef9ed54f0f9c0105ed9e07608e9a5f69">11418</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SERIESID_SHIFT)) &amp; SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   (0xF000000U)</span></div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  (24U)</span></div><div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;</div><div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba1b690ef87b8401c561fdb1ac2248f0">11425</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SUBFAMID_SHIFT)) &amp; SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      (0xF0000000U)</span></div><div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     (28U)</span></div><div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;</div><div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961">11433</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_FAMID_SHIFT)) &amp; SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;</div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      (0x40U)</span></div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     (6U)</span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;</div><div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4922352ee7ec444127df95440453118e">11444</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C0_SHIFT)) &amp; SIM_SCGC4_I2C0_MASK)</span></div><div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      (0x80U)</span></div><div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     (7U)</span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;</div><div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8382653e8bd89819cf6b34ead07fff6c">11451</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C1_SHIFT)) &amp; SIM_SCGC4_I2C1_MASK)</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     (0x1000U)</span></div><div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    (12U)</span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;</div><div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86824f3937c50886253e76d3983a6799">11458</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_UART2_SHIFT)) &amp; SIM_SCGC4_UART2_MASK)</span></div><div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBFS_MASK                     (0x40000U)</span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBFS_SHIFT                    (18U)</span></div><div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;</div><div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab81767f7e2f7c78fceef6166c349c141">11465</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBFS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_USBFS_SHIFT)) &amp; SIM_SCGC4_USBFS_MASK)</span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP0_MASK                      (0x80000U)</span></div><div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP0_SHIFT                     (19U)</span></div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;</div><div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d876e375dcbb96df74e59628815bb76">11472</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_CMP0_SHIFT)) &amp; SIM_SCGC4_CMP0_MASK)</span></div><div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      (0x100000U)</span></div><div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     (20U)</span></div><div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;</div><div class="line"><a name="l11479"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3cd47b9a7ec5fab5709df8e8d5929d1f">11479</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_VREF_SHIFT)) &amp; SIM_SCGC4_VREF_MASK)</span></div><div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_MASK                      (0x400000U)</span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_SHIFT                     (22U)</span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;</div><div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1e81c3537d9be82690ed90bdaf511e3d">11486</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_SPI0_SHIFT)) &amp; SIM_SCGC4_SPI0_MASK)</span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_MASK                      (0x800000U)</span></div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_SHIFT                     (23U)</span></div><div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;</div><div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8257ee258621155ff2c74323a23bdd70">11493</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_SPI1_SHIFT)) &amp; SIM_SCGC4_SPI1_MASK)</span></div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;</div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     (0x1U)</span></div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    (0U)</span></div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;</div><div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab1ead6f54c5176113ceb9b609d7287b7">11504</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPTMR_SHIFT)) &amp; SIM_SCGC5_LPTMR_MASK)</span></div><div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     (0x200U)</span></div><div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    (9U)</span></div><div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;</div><div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f6394bfabad2f1c8669037fd0ea30e7">11511</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTA_SHIFT)) &amp; SIM_SCGC5_PORTA_MASK)</span></div><div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     (0x400U)</span></div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    (10U)</span></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;</div><div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3bc60a4a7ab6d478a550ccee752f98d">11518</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTB_SHIFT)) &amp; SIM_SCGC5_PORTB_MASK)</span></div><div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     (0x800U)</span></div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    (11U)</span></div><div class="line"><a name="l11521"></a><span class="lineno">11521</span>&#160;</div><div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac46313896b39db20c797f777ecb4efa6">11525</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTC_SHIFT)) &amp; SIM_SCGC5_PORTC_MASK)</span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     (0x1000U)</span></div><div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    (12U)</span></div><div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;</div><div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2dc18f9c3310f4bc0857d652fc5a0cfb">11532</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTD_SHIFT)) &amp; SIM_SCGC5_PORTD_MASK)</span></div><div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     (0x2000U)</span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    (13U)</span></div><div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;</div><div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adc5b078baf095ee2f6427a58b05e4d">11539</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTE_SHIFT)) &amp; SIM_SCGC5_PORTE_MASK)</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">#define SIM_SCGC5_SLCD_MASK                      (0x80000U)</span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="preprocessor">#define SIM_SCGC5_SLCD_SHIFT                     (19U)</span></div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;</div><div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaff29240a2c0b88c0c5cf6e49fdfce43e">11546</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_SLCD(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_SLCD_SHIFT)) &amp; SIM_SCGC5_SLCD_MASK)</span></div><div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART0_MASK                   (0x100000U)</span></div><div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART0_SHIFT                  (20U)</span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;</div><div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8c7d8011e82538c4e005248fe5de70c9">11553</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART0(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPUART0_SHIFT)) &amp; SIM_SCGC5_LPUART0_MASK)</span></div><div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART1_MASK                   (0x200000U)</span></div><div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART1_SHIFT                  (21U)</span></div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;</div><div class="line"><a name="l11560"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac64661dc83bf99767e70fa3ee42f21c">11560</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART1(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPUART1_SHIFT)) &amp; SIM_SCGC5_LPUART1_MASK)</span></div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;<span class="preprocessor">#define SIM_SCGC5_FLEXIO_MASK                    (0x80000000U)</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="preprocessor">#define SIM_SCGC5_FLEXIO_SHIFT                   (31U)</span></div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;</div><div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac24e790c4b547a00c3706977462d0de9">11567</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_FLEXIO(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_FLEXIO_SHIFT)) &amp; SIM_SCGC5_FLEXIO_MASK)</span></div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;</div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       (0x1U)</span></div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      (0U)</span></div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;</div><div class="line"><a name="l11578"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2c761f5f9e8cfb50bd7cb870945f4fd3">11578</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTF_SHIFT)) &amp; SIM_SCGC6_FTF_MASK)</span></div><div class="line"><a name="l11579"></a><span class="lineno">11579</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    (0x2U)</span></div><div class="line"><a name="l11580"></a><span class="lineno">11580</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   (1U)</span></div><div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;</div><div class="line"><a name="l11585"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c9ba170477dab6105665d342c48de2f">11585</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DMAMUX_SHIFT)) &amp; SIM_SCGC6_DMAMUX_MASK)</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       (0x800000U)</span></div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      (23U)</span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;</div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga16d21af29d691ae7d8b70b5e2d308da9">11592</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_PIT_SHIFT)) &amp; SIM_SCGC6_PIT_MASK)</span></div><div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_MASK                      (0x1000000U)</span></div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_SHIFT                     (24U)</span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;</div><div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab557b317ab5428206e831b7684c339d0">11599</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM0_SHIFT)) &amp; SIM_SCGC6_TPM0_MASK)</span></div><div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_MASK                      (0x2000000U)</span></div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_SHIFT                     (25U)</span></div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;</div><div class="line"><a name="l11606"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b3e49db20b1e3335a180d8cf8886ced">11606</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM1_SHIFT)) &amp; SIM_SCGC6_TPM1_MASK)</span></div><div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_MASK                      (0x4000000U)</span></div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_SHIFT                     (26U)</span></div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;</div><div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3b5f0e0ad9c768646b4dcbc22ceef83c">11613</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM2_SHIFT)) &amp; SIM_SCGC6_TPM2_MASK)</span></div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      (0x8000000U)</span></div><div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     (27U)</span></div><div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;</div><div class="line"><a name="l11620"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a3fd4d8007ac2ce1bbb95fa569bcdb4">11620</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_ADC0_SHIFT)) &amp; SIM_SCGC6_ADC0_MASK)</span></div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       (0x20000000U)</span></div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      (29U)</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;</div><div class="line"><a name="l11627"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga990c8f7df22a43224e3e2ca8964e30f5">11627</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_RTC_SHIFT)) &amp; SIM_SCGC6_RTC_MASK)</span></div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      (0x80000000U)</span></div><div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     (31U)</span></div><div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;</div><div class="line"><a name="l11634"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fe68abfa8f4b9852083e040d38c30b0">11634</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DAC0_SHIFT)) &amp; SIM_SCGC6_DAC0_MASK)</span></div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;</div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       (0x100U)</span></div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      (8U)</span></div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;</div><div class="line"><a name="l11645"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab654fa6242c7052090ea5e5aae4e5b18">11645</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC7_DMA_SHIFT)) &amp; SIM_SCGC7_DMA_MASK)</span></div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;</div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 (0x70000U)</span></div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                (16U)</span></div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;</div><div class="line"><a name="l11662"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728">11662</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV4_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 (0xF0000000U)</span></div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                (28U)</span></div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;</div><div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8">11683</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV1_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;</div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  (0x1U)</span></div><div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 (0U)</span></div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;</div><div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa783d3af583f1bcf4cd7805d8fcdf6e5">11694</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDIS_SHIFT)) &amp; SIM_FCFG1_FLASHDIS_MASK)</span></div><div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 (0x2U)</span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                (1U)</span></div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;</div><div class="line"><a name="l11701"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa8869a17756fb7c7746ce191f97073ec">11701</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDOZE_SHIFT)) &amp; SIM_FCFG1_FLASHDOZE_MASK)</span></div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    (0xF000000U)</span></div><div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   (24U)</span></div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;</div><div class="line"><a name="l11713"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a">11713</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_PFSIZE_SHIFT)) &amp; SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;</div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  (0x7F0000U)</span></div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 (16U)</span></div><div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR1_SHIFT)) &amp; SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  (0x7F000000U)</span></div><div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 (24U)</span></div><div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;</div><div class="line"><a name="l11725"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1">11725</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR0_SHIFT)) &amp; SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;</div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       (0xFFFFU)</span></div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      (0U)</span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;</div><div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702">11734</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDMH_UID_SHIFT)) &amp; SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;</div><div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      (0U)</span></div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;</div><div class="line"><a name="l11743"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29">11743</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDML_UID_SHIFT)) &amp; SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;</div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        (0xFFFFFFFFU)</span></div><div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       (0U)</span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;</div><div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800">11752</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDL_UID_SHIFT)) &amp; SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;</div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_MASK                       (0x1U)</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_SHIFT                      (0U)</span></div><div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;</div><div class="line"><a name="l11763"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7c73ff69bdcf80d5b351e696f0352e91">11763</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPW_SHIFT)) &amp; SIM_COPC_COPW_MASK)</span></div><div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_MASK                    (0x2U)</span></div><div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_SHIFT                   (1U)</span></div><div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;</div><div class="line"><a name="l11770"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga506deb0bdab5ae7db9285fa7feee762a">11770</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKS_SHIFT)) &amp; SIM_COPC_COPCLKS_MASK)</span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_MASK                       (0xCU)</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_SHIFT                      (2U)</span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;</div><div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79aa2a249c90720120834eae00f8bd27">11779</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPT_SHIFT)) &amp; SIM_COPC_COPT_MASK)</span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define SIM_COPC_COPSTPEN_MASK                   (0x10U)</span></div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;<span class="preprocessor">#define SIM_COPC_COPSTPEN_SHIFT                  (4U)</span></div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;</div><div class="line"><a name="l11786"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade681bda3a2b1ad66d752b04f66f8192">11786</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPSTPEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPSTPEN_SHIFT)) &amp; SIM_COPC_COPSTPEN_MASK)</span></div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="preprocessor">#define SIM_COPC_COPDBGEN_MASK                   (0x20U)</span></div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;<span class="preprocessor">#define SIM_COPC_COPDBGEN_SHIFT                  (5U)</span></div><div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;</div><div class="line"><a name="l11793"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga304f13cb0a7ea7666e2e1d713cc30482">11793</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPDBGEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPDBGEN_SHIFT)) &amp; SIM_COPC_COPDBGEN_MASK)</span></div><div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKSEL_MASK                  (0xC0U)</span></div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKSEL_SHIFT                 (6U)</span></div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;</div><div class="line"><a name="l11802"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga655862aa1cad5be40023ae4cefc798fe">11802</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKSEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKSEL_SHIFT)) &amp; SIM_COPC_COPCLKSEL_MASK)</span></div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;</div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_MASK                   (0xFFU)</span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_SHIFT                  (0U)</span></div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;</div><div class="line"><a name="l11811"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9faea7e0638433b640106274cf7a9d4">11811</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SRVCOP_SRVCOP_SHIFT)) &amp; SIM_SRVCOP_SRVCOP_MASK)</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;</div><div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;</div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700">11822</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;</div><div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">11824</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;</div><div class="line"><a name="l11826"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d">11826</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;</div><div class="line"><a name="l11828"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">11828</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;</div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;</div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;</div><div class="line"><a name="l11845"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html">11845</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11846"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ab80b0e0bb4c1aa3e20de93cee5828603">11846</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_m_c___type.html#ab80b0e0bb4c1aa3e20de93cee5828603">PMPROT</a>;                             </div><div class="line"><a name="l11847"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a96fa5644eba54c5bf0a4c5c16ad4f6f7">11847</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_m_c___type.html#a96fa5644eba54c5bf0a4c5c16ad4f6f7">PMCTRL</a>;                             </div><div class="line"><a name="l11848"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a758faafc20c20806df9267730ac4bd6a">11848</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_m_c___type.html#a758faafc20c20806df9267730ac4bd6a">STOPCTRL</a>;                           </div><div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ad38d8d9691e23bb395d7b9030040693a">11849</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_s_m_c___type.html#ad38d8d9691e23bb395d7b9030040693a">PMSTAT</a>;                             </div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>;</div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;</div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;</div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    (0x2U)</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   (1U)</span></div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;</div><div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga541d218a478588a9ea88a20e32dca00d">11869</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_AVLLS_SHIFT)) &amp; SMC_PMPROT_AVLLS_MASK)</span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     (0x8U)</span></div><div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    (3U)</span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;</div><div class="line"><a name="l11876"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga94eb76615367d90d1cd865316a56120d">11876</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_ALLS_SHIFT)) &amp; SMC_PMPROT_ALLS_MASK)</span></div><div class="line"><a name="l11877"></a><span class="lineno">11877</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     (0x20U)</span></div><div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    (5U)</span></div><div class="line"><a name="l11879"></a><span class="lineno">11879</span>&#160;</div><div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9cc7998d16f01dc2d8deb5cd1bf184df">11883</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_AVLP_SHIFT)) &amp; SMC_PMPROT_AVLP_MASK)</span></div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;</div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    (0x7U)</span></div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   (0U)</span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;</div><div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958">11900</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_STOPM_SHIFT)) &amp; SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    (0x8U)</span></div><div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   (3U)</span></div><div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;</div><div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf2a78629f2034b26e237c45e889e122e">11907</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_STOPA_SHIFT)) &amp; SMC_PMCTRL_STOPA_MASK)</span></div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     (0x60U)</span></div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    (5U)</span></div><div class="line"><a name="l11910"></a><span class="lineno">11910</span>&#160;</div><div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc">11916</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_RUNM_SHIFT)) &amp; SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;</div><div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_MASK                  (0x7U)</span></div><div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_SHIFT                 (0U)</span></div><div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;</div><div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaab1f5f66e78683bda4b4a8c48f3c753d">11933</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_STOPCTRL_VLLSM_SHIFT)) &amp; SMC_STOPCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  (0x20U)</span></div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 (5U)</span></div><div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;</div><div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac6a41dda8ce84c5d1c5b7d4513e3e4c">11940</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_STOPCTRL_PORPO_SHIFT)) &amp; SMC_STOPCTRL_PORPO_MASK)</span></div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_MASK                 (0xC0U)</span></div><div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_SHIFT                (6U)</span></div><div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;</div><div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab9a92e4e28cd51019d49beff472acdc4">11949</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_STOPCTRL_PSTOPO_SHIFT)) &amp; SMC_STOPCTRL_PSTOPO_MASK)</span></div><div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;</div><div class="line"><a name="l11954"></a><span class="lineno">11954</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   (0xFFU)</span></div><div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  (0U)</span></div><div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;</div><div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3">11958</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMSTAT_PMSTAT_SHIFT)) &amp; SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l11965"></a><span class="lineno">11965</span>&#160;</div><div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;</div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l11969"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">11969</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;</div><div class="line"><a name="l11971"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d">11971</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;</div><div class="line"><a name="l11973"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2">11973</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;</div><div class="line"><a name="l11975"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3">11975</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11980"></a><span class="lineno">11980</span>&#160;</div><div class="line"><a name="l11981"></a><span class="lineno">11981</span>&#160;</div><div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;</div><div class="line"><a name="l11992"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html">11992</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11993"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a0542ffc7618a0893938748eef9c87474">11993</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#a0542ffc7618a0893938748eef9c87474">S</a>;                                  </div><div class="line"><a name="l11994"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a5bfe1e18e59f29dbbec3aca61ab9e4a8">11994</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#a5bfe1e18e59f29dbbec3aca61ab9e4a8">BR</a>;                                 </div><div class="line"><a name="l11995"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a4f920936a8fc32483b3ebd9b0674b450">11995</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#a4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l11996"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">11996</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l11997"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a5f8b81ae482da669eb9402d4b7db9093">11997</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#a5f8b81ae482da669eb9402d4b7db9093">ML</a>;                                 </div><div class="line"><a name="l11998"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#aea2fccc9fc351b426a4d0789546eaa88">11998</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#aea2fccc9fc351b426a4d0789546eaa88">MH</a>;                                 </div><div class="line"><a name="l11999"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ac1e77cf0d67fe29fd8a408d0ade2dd04">11999</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#ac1e77cf0d67fe29fd8a408d0ade2dd04">DL</a>;                                 </div><div class="line"><a name="l12000"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ab50f078a2c98c9d728f29125df6032cb">12000</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#ab50f078a2c98c9d728f29125df6032cb">DH</a>;                                 </div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a247a9bdfd7730b209d0eb1a9d5ef6a8f">12002</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#a247a9bdfd7730b209d0eb1a9d5ef6a8f">CI</a>;                                 </div><div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a6533a725e5ee4892879f0b6d9dd6675a">12003</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#a6533a725e5ee4892879f0b6d9dd6675a">C3</a>;                                 </div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>;</div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;</div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;</div><div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;<span class="preprocessor">#define SPI_S_RFIFOEF_MASK                       (0x1U)</span></div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;<span class="preprocessor">#define SPI_S_RFIFOEF_SHIFT                      (0U)</span></div><div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;</div><div class="line"><a name="l12023"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga886063ef320cce5784b42990f1854080">12023</a></span>&#160;<span class="preprocessor">#define SPI_S_RFIFOEF(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_RFIFOEF_SHIFT)) &amp; SPI_S_RFIFOEF_MASK)</span></div><div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;<span class="preprocessor">#define SPI_S_TXFULLF_MASK                       (0x2U)</span></div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="preprocessor">#define SPI_S_TXFULLF_SHIFT                      (1U)</span></div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;</div><div class="line"><a name="l12030"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab9b7497d0e4ff8bbd1db373bab6159a2">12030</a></span>&#160;<span class="preprocessor">#define SPI_S_TXFULLF(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_TXFULLF_SHIFT)) &amp; SPI_S_TXFULLF_MASK)</span></div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;<span class="preprocessor">#define SPI_S_TNEAREF_MASK                       (0x4U)</span></div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="preprocessor">#define SPI_S_TNEAREF_SHIFT                      (2U)</span></div><div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;</div><div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6f0b73e25378755dcb64718f8145ad60">12038</a></span>&#160;<span class="preprocessor">#define SPI_S_TNEAREF(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_TNEAREF_SHIFT)) &amp; SPI_S_TNEAREF_MASK)</span></div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="preprocessor">#define SPI_S_RNFULLF_MASK                       (0x8U)</span></div><div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="preprocessor">#define SPI_S_RNFULLF_SHIFT                      (3U)</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;</div><div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8d05724bb0722e629bd5f1918f512986">12046</a></span>&#160;<span class="preprocessor">#define SPI_S_RNFULLF(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_RNFULLF_SHIFT)) &amp; SPI_S_RNFULLF_MASK)</span></div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;<span class="preprocessor">#define SPI_S_MODF_MASK                          (0x10U)</span></div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor">#define SPI_S_MODF_SHIFT                         (4U)</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;</div><div class="line"><a name="l12053"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga35c6bf0dca26cdb4c3f470f4db55153f">12053</a></span>&#160;<span class="preprocessor">#define SPI_S_MODF(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_MODF_SHIFT)) &amp; SPI_S_MODF_MASK)</span></div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_MASK                         (0x20U)</span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_SHIFT                        (5U)</span></div><div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;</div><div class="line"><a name="l12061"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafa9c850488375402625666c2cca63082">12061</a></span>&#160;<span class="preprocessor">#define SPI_S_SPTEF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPTEF_SHIFT)) &amp; SPI_S_SPTEF_MASK)</span></div><div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_MASK                          (0x40U)</span></div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_SHIFT                         (6U)</span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;</div><div class="line"><a name="l12068"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga02ed57f296a820c74e5247f2f7d25280">12068</a></span>&#160;<span class="preprocessor">#define SPI_S_SPMF(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPMF_SHIFT)) &amp; SPI_S_SPMF_MASK)</span></div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_MASK                          (0x80U)</span></div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_SHIFT                         (7U)</span></div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;</div><div class="line"><a name="l12076"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga99cfa7bea93edbcf386bd39141376e91">12076</a></span>&#160;<span class="preprocessor">#define SPI_S_SPRF(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPRF_SHIFT)) &amp; SPI_S_SPRF_MASK)</span></div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;</div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_MASK                          (0xFU)</span></div><div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_SHIFT                         (0U)</span></div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;</div><div class="line"><a name="l12094"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3fc6dbcc300be115c0e5d1dbc99946a2">12094</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_BR_SPR_SHIFT)) &amp; SPI_BR_SPR_MASK)</span></div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_MASK                         (0x70U)</span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_SHIFT                        (4U)</span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;</div><div class="line"><a name="l12107"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafa708f7ca2a25aa8021d443cc060f64a">12107</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_BR_SPPR_SHIFT)) &amp; SPI_BR_SPPR_MASK)</span></div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;</div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_MASK                         (0x1U)</span></div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_SHIFT                        (0U)</span></div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;</div><div class="line"><a name="l12123"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab16a1d13668a17afd3e58744bb8bdfde">12123</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPC0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPC0_SHIFT)) &amp; SPI_C2_SPC0_MASK)</span></div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_MASK                      (0x2U)</span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_SHIFT                     (1U)</span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;</div><div class="line"><a name="l12130"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2e705fe1281340e173615635d0497e9d">12130</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPISWAI_SHIFT)) &amp; SPI_C2_SPISWAI_MASK)</span></div><div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_MASK                       (0x4U)</span></div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_SHIFT                      (2U)</span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;</div><div class="line"><a name="l12137"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga593b17fd6c4f229cd7337e8bfd01b7f7">12137</a></span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_RXDMAE_SHIFT)) &amp; SPI_C2_RXDMAE_MASK)</span></div><div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_MASK                      (0x8U)</span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_SHIFT                     (3U)</span></div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;</div><div class="line"><a name="l12144"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gade24e99dbb59a98d2fcb0a3805fd4f57">12144</a></span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_BIDIROE_SHIFT)) &amp; SPI_C2_BIDIROE_MASK)</span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_MASK                       (0x10U)</span></div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_SHIFT                      (4U)</span></div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;</div><div class="line"><a name="l12151"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f1a8a79e0efec3bb74f71edb629d04d">12151</a></span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_MODFEN_SHIFT)) &amp; SPI_C2_MODFEN_MASK)</span></div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_MASK                       (0x20U)</span></div><div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_SHIFT                      (5U)</span></div><div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;</div><div class="line"><a name="l12158"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga207f7a07f3fb830ce30fe05828a6b864">12158</a></span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_TXDMAE_SHIFT)) &amp; SPI_C2_TXDMAE_MASK)</span></div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;<span class="preprocessor">#define SPI_C2_SPIMODE_MASK                      (0x40U)</span></div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="preprocessor">#define SPI_C2_SPIMODE_SHIFT                     (6U)</span></div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;</div><div class="line"><a name="l12165"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8b866ebc2c38ea43192bad3a013d781e">12165</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPIMODE(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPIMODE_SHIFT)) &amp; SPI_C2_SPIMODE_MASK)</span></div><div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_MASK                        (0x80U)</span></div><div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_SHIFT                       (7U)</span></div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;</div><div class="line"><a name="l12172"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga490a398d98abb5e5f073bbc9e921d739">12172</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPMIE_SHIFT)) &amp; SPI_C2_SPMIE_MASK)</span></div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;</div><div class="line"><a name="l12177"></a><span class="lineno">12177</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_MASK                        (0x1U)</span></div><div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_SHIFT                       (0U)</span></div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;</div><div class="line"><a name="l12183"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadfafbdc3b4a973a491aa48c02a3e2ced">12183</a></span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_LSBFE_SHIFT)) &amp; SPI_C1_LSBFE_MASK)</span></div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_MASK                         (0x2U)</span></div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_SHIFT                        (1U)</span></div><div class="line"><a name="l12186"></a><span class="lineno">12186</span>&#160;</div><div class="line"><a name="l12194"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac39a4574c6d0db672ce932490a5bd0da">12194</a></span>&#160;<span class="preprocessor">#define SPI_C1_SSOE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SSOE_SHIFT)) &amp; SPI_C1_SSOE_MASK)</span></div><div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_MASK                         (0x4U)</span></div><div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_SHIFT                        (2U)</span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;</div><div class="line"><a name="l12201"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf4bbb2b1501a8e5ee3b477185ab538b5">12201</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPHA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_CPHA_SHIFT)) &amp; SPI_C1_CPHA_MASK)</span></div><div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_MASK                         (0x8U)</span></div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_SHIFT                        (3U)</span></div><div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;</div><div class="line"><a name="l12208"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0e6a70266bbca9942a76d605f95c2ee8">12208</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPOL(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_CPOL_SHIFT)) &amp; SPI_C1_CPOL_MASK)</span></div><div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_MASK                         (0x10U)</span></div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_SHIFT                        (4U)</span></div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;</div><div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga49dfc10c0d68490d8e9a952f51000c4a">12215</a></span>&#160;<span class="preprocessor">#define SPI_C1_MSTR(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_MSTR_SHIFT)) &amp; SPI_C1_MSTR_MASK)</span></div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_MASK                        (0x20U)</span></div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_SHIFT                       (5U)</span></div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;</div><div class="line"><a name="l12222"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga767c310890ff0b88bbfa378419290563">12222</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPTIE_SHIFT)) &amp; SPI_C1_SPTIE_MASK)</span></div><div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_MASK                          (0x40U)</span></div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_SHIFT                         (6U)</span></div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;</div><div class="line"><a name="l12229"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga183245db7038a77c35d391c2bfc81385">12229</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPE_SHIFT)) &amp; SPI_C1_SPE_MASK)</span></div><div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_MASK                         (0x80U)</span></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_SHIFT                        (7U)</span></div><div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;</div><div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafa842a3851ea15626fdf9f8dc1277ebc">12239</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPIE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPIE_SHIFT)) &amp; SPI_C1_SPIE_MASK)</span></div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;</div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="preprocessor">#define SPI_ML_Bits_MASK                         (0xFFU)</span></div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define SPI_ML_Bits_SHIFT                        (0U)</span></div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;</div><div class="line"><a name="l12248"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8620b124087f8e852385abed5aa2ca36">12248</a></span>&#160;<span class="preprocessor">#define SPI_ML_Bits(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_ML_Bits_SHIFT)) &amp; SPI_ML_Bits_MASK)</span></div><div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;</div><div class="line"><a name="l12253"></a><span class="lineno">12253</span>&#160;<span class="preprocessor">#define SPI_MH_Bits_MASK                         (0xFFU)</span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;<span class="preprocessor">#define SPI_MH_Bits_SHIFT                        (0U)</span></div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;</div><div class="line"><a name="l12257"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga97f5b41ce9dc92ac214cf5c593b69def">12257</a></span>&#160;<span class="preprocessor">#define SPI_MH_Bits(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_MH_Bits_SHIFT)) &amp; SPI_MH_Bits_MASK)</span></div><div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;</div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="preprocessor">#define SPI_DL_Bits_MASK                         (0xFFU)</span></div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;<span class="preprocessor">#define SPI_DL_Bits_SHIFT                        (0U)</span></div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;</div><div class="line"><a name="l12266"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga86e3bbf34ddf7b9cda3fc9a62e2f6404">12266</a></span>&#160;<span class="preprocessor">#define SPI_DL_Bits(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_DL_Bits_SHIFT)) &amp; SPI_DL_Bits_MASK)</span></div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;</div><div class="line"><a name="l12271"></a><span class="lineno">12271</span>&#160;<span class="preprocessor">#define SPI_DH_Bits_MASK                         (0xFFU)</span></div><div class="line"><a name="l12272"></a><span class="lineno">12272</span>&#160;<span class="preprocessor">#define SPI_DH_Bits_SHIFT                        (0U)</span></div><div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;</div><div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c2eb260b79200f0e7d355e83d1e7418">12275</a></span>&#160;<span class="preprocessor">#define SPI_DH_Bits(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_DH_Bits_SHIFT)) &amp; SPI_DH_Bits_MASK)</span></div><div class="line"><a name="l12276"></a><span class="lineno">12276</span>&#160;</div><div class="line"><a name="l12280"></a><span class="lineno">12280</span>&#160;<span class="preprocessor">#define SPI_CI_SPRFCI_MASK                       (0x1U)</span></div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;<span class="preprocessor">#define SPI_CI_SPRFCI_SHIFT                      (0U)</span></div><div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;</div><div class="line"><a name="l12284"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0a4bbbecb2c4190bad87f37c1bc7029e">12284</a></span>&#160;<span class="preprocessor">#define SPI_CI_SPRFCI(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_SPRFCI_SHIFT)) &amp; SPI_CI_SPRFCI_MASK)</span></div><div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;<span class="preprocessor">#define SPI_CI_SPTEFCI_MASK                      (0x2U)</span></div><div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;<span class="preprocessor">#define SPI_CI_SPTEFCI_SHIFT                     (1U)</span></div><div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;</div><div class="line"><a name="l12289"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac7ae75f2a134b1b7cf9c376972dbd46">12289</a></span>&#160;<span class="preprocessor">#define SPI_CI_SPTEFCI(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_SPTEFCI_SHIFT)) &amp; SPI_CI_SPTEFCI_MASK)</span></div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;<span class="preprocessor">#define SPI_CI_RNFULLFCI_MASK                    (0x4U)</span></div><div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;<span class="preprocessor">#define SPI_CI_RNFULLFCI_SHIFT                   (2U)</span></div><div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;</div><div class="line"><a name="l12294"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaef408e3e992d7c0d81ef75ada6be576f">12294</a></span>&#160;<span class="preprocessor">#define SPI_CI_RNFULLFCI(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RNFULLFCI_SHIFT)) &amp; SPI_CI_RNFULLFCI_MASK)</span></div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor">#define SPI_CI_TNEAREFCI_MASK                    (0x8U)</span></div><div class="line"><a name="l12296"></a><span class="lineno">12296</span>&#160;<span class="preprocessor">#define SPI_CI_TNEAREFCI_SHIFT                   (3U)</span></div><div class="line"><a name="l12297"></a><span class="lineno">12297</span>&#160;</div><div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7511ed45f190c0c24b481bfb0a5591e3">12299</a></span>&#160;<span class="preprocessor">#define SPI_CI_TNEAREFCI(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TNEAREFCI_SHIFT)) &amp; SPI_CI_TNEAREFCI_MASK)</span></div><div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;<span class="preprocessor">#define SPI_CI_RXFOF_MASK                        (0x10U)</span></div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="preprocessor">#define SPI_CI_RXFOF_SHIFT                       (4U)</span></div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;</div><div class="line"><a name="l12306"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga98aaecb6f87c190a4d26e3123e347b5d">12306</a></span>&#160;<span class="preprocessor">#define SPI_CI_RXFOF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RXFOF_SHIFT)) &amp; SPI_CI_RXFOF_MASK)</span></div><div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;<span class="preprocessor">#define SPI_CI_TXFOF_MASK                        (0x20U)</span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define SPI_CI_TXFOF_SHIFT                       (5U)</span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;</div><div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga455bfc23ac353db8f04fd1541afe41a4">12313</a></span>&#160;<span class="preprocessor">#define SPI_CI_TXFOF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TXFOF_SHIFT)) &amp; SPI_CI_TXFOF_MASK)</span></div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;<span class="preprocessor">#define SPI_CI_RXFERR_MASK                       (0x40U)</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;<span class="preprocessor">#define SPI_CI_RXFERR_SHIFT                      (6U)</span></div><div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;</div><div class="line"><a name="l12320"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga11b7227bc86db060a015c05e5540c1cd">12320</a></span>&#160;<span class="preprocessor">#define SPI_CI_RXFERR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RXFERR_SHIFT)) &amp; SPI_CI_RXFERR_MASK)</span></div><div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;<span class="preprocessor">#define SPI_CI_TXFERR_MASK                       (0x80U)</span></div><div class="line"><a name="l12322"></a><span class="lineno">12322</span>&#160;<span class="preprocessor">#define SPI_CI_TXFERR_SHIFT                      (7U)</span></div><div class="line"><a name="l12323"></a><span class="lineno">12323</span>&#160;</div><div class="line"><a name="l12327"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa4feb1422e2d3a983a36fb285c7d519d">12327</a></span>&#160;<span class="preprocessor">#define SPI_CI_TXFERR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TXFERR_SHIFT)) &amp; SPI_CI_TXFERR_MASK)</span></div><div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;</div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="preprocessor">#define SPI_C3_FIFOMODE_MASK                     (0x1U)</span></div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="preprocessor">#define SPI_C3_FIFOMODE_SHIFT                    (0U)</span></div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;</div><div class="line"><a name="l12338"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga784fe299d8f886ce7d6770ca96fdec85">12338</a></span>&#160;<span class="preprocessor">#define SPI_C3_FIFOMODE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_FIFOMODE_SHIFT)) &amp; SPI_C3_FIFOMODE_MASK)</span></div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLIEN_MASK                    (0x2U)</span></div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLIEN_SHIFT                   (1U)</span></div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;</div><div class="line"><a name="l12345"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga05078f4e2f2d3a256a18ab937fb13a55">12345</a></span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLIEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_RNFULLIEN_SHIFT)) &amp; SPI_C3_RNFULLIEN_MASK)</span></div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor">#define SPI_C3_TNEARIEN_MASK                     (0x4U)</span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="preprocessor">#define SPI_C3_TNEARIEN_SHIFT                    (2U)</span></div><div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;</div><div class="line"><a name="l12352"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88a0a8e1d687799a3657127c7e7fe7df">12352</a></span>&#160;<span class="preprocessor">#define SPI_C3_TNEARIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_TNEARIEN_SHIFT)) &amp; SPI_C3_TNEARIEN_MASK)</span></div><div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="preprocessor">#define SPI_C3_INTCLR_MASK                       (0x8U)</span></div><div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;<span class="preprocessor">#define SPI_C3_INTCLR_SHIFT                      (3U)</span></div><div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;</div><div class="line"><a name="l12359"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga59aa9fd384057a9b902b45c103357729">12359</a></span>&#160;<span class="preprocessor">#define SPI_C3_INTCLR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_INTCLR_SHIFT)) &amp; SPI_C3_INTCLR_MASK)</span></div><div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLF_MARK_MASK                 (0x10U)</span></div><div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLF_MARK_SHIFT                (4U)</span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;</div><div class="line"><a name="l12366"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafc4fae698e0516e2d18ecf822cf6de9c">12366</a></span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLF_MARK(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_RNFULLF_MARK_SHIFT)) &amp; SPI_C3_RNFULLF_MARK_MASK)</span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;<span class="preprocessor">#define SPI_C3_TNEAREF_MARK_MASK                 (0x20U)</span></div><div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;<span class="preprocessor">#define SPI_C3_TNEAREF_MARK_SHIFT                (5U)</span></div><div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;</div><div class="line"><a name="l12373"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga470c16a62b1ff942d60460a17a4c321a">12373</a></span>&#160;<span class="preprocessor">#define SPI_C3_TNEAREF_MARK(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_TNEAREF_MARK_SHIFT)) &amp; SPI_C3_TNEAREF_MARK_MASK)</span></div><div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;</div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;</div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l12384"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">12384</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x40076000u)</span></div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;</div><div class="line"><a name="l12386"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">12386</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;</div><div class="line"><a name="l12388"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d">12388</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x40077000u)</span></div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;</div><div class="line"><a name="l12390"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">12390</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;</div><div class="line"><a name="l12392"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41">12392</a></span>&#160;<span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE, SPI1_BASE }</span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;</div><div class="line"><a name="l12394"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga3a16fecfe27c2052ab60e014be3f66f6">12394</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0, SPI1 }</span></div><div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;</div><div class="line"><a name="l12396"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga30fd955e8b934f6ea091b7476a020d59">12396</a></span>&#160;<span class="preprocessor">#define SPI_IRQS                                 { SPI0_IRQn, SPI1_IRQn }</span></div><div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;</div><div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;</div><div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="comment">   -- TPM Peripheral Access Layer</span></div><div class="line"><a name="l12405"></a><span class="lineno">12405</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;</div><div class="line"><a name="l12413"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html">12413</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12414"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a71c139861c5c28b6a6e81b2b1c72946a">12414</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a71c139861c5c28b6a6e81b2b1c72946a">SC</a>;                                </div><div class="line"><a name="l12415"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a6095a27d764d06750fc0d642e08f8b2a">12415</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;                               </div><div class="line"><a name="l12416"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#aa35a6713b1e2aafa0749f986730795cb">12416</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#aa35a6713b1e2aafa0749f986730795cb">MOD</a>;                               </div><div class="line"><a name="l12417"></a><span class="lineno">12417</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l12418"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a3c6b2dbabce20880a5d35da93176e863">12418</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a3c6b2dbabce20880a5d35da93176e863">CnSC</a>;                              </div><div class="line"><a name="l12419"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#abbc17ee9708ecdd4ddc9cb9e528bdbac">12419</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#abbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a>;                               </div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;  } CONTROLS[6];</div><div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;       uint8_t RESERVED_0[20];</div><div class="line"><a name="l12422"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">12422</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;                            </div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l12424"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a9037a11797290aef4ac48048c07e2e89">12424</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a9037a11797290aef4ac48048c07e2e89">POL</a>;                               </div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;       uint8_t RESERVED_2[16];</div><div class="line"><a name="l12426"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a42f5a13cd52a3f76b0b20e3e7cb441b4">12426</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a42f5a13cd52a3f76b0b20e3e7cb441b4">CONF</a>;                              </div><div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;} <a class="code" href="struct_t_p_m___type.html">TPM_Type</a>;</div><div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;</div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;<span class="comment">   -- TPM Register Masks</span></div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;</div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;<span class="preprocessor">#define TPM_SC_PS_MASK                           (0x7U)</span></div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;<span class="preprocessor">#define TPM_SC_PS_SHIFT                          (0U)</span></div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;</div><div class="line"><a name="l12452"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga41fa7e0f125e9bdeaf17b70dea969399">12452</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_PS_SHIFT)) &amp; TPM_SC_PS_MASK)</span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_MASK                         (0x18U)</span></div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_SHIFT                        (3U)</span></div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;</div><div class="line"><a name="l12461"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae0978f8437371339fe391bf34ff321bb">12461</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_CMOD_SHIFT)) &amp; TPM_SC_CMOD_MASK)</span></div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_MASK                        (0x20U)</span></div><div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_SHIFT                       (5U)</span></div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;</div><div class="line"><a name="l12468"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab2cc78fe1027407f56ca1d634504c6de">12468</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_CPWMS_SHIFT)) &amp; TPM_SC_CPWMS_MASK)</span></div><div class="line"><a name="l12469"></a><span class="lineno">12469</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_MASK                         (0x40U)</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_SHIFT                        (6U)</span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;</div><div class="line"><a name="l12475"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga81f381f640b9d867e67822fba52b1faa">12475</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_TOIE_SHIFT)) &amp; TPM_SC_TOIE_MASK)</span></div><div class="line"><a name="l12476"></a><span class="lineno">12476</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_MASK                          (0x80U)</span></div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_SHIFT                         (7U)</span></div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;</div><div class="line"><a name="l12482"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gacfa7d026ef3dcc0db7720661193022ec">12482</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_TOF_SHIFT)) &amp; TPM_SC_TOF_MASK)</span></div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_MASK                          (0x100U)</span></div><div class="line"><a name="l12484"></a><span class="lineno">12484</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_SHIFT                         (8U)</span></div><div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160;</div><div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga378b523c95d8ba9d626e426bfc91c3e2">12489</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_DMA_SHIFT)) &amp; TPM_SC_DMA_MASK)</span></div><div class="line"><a name="l12490"></a><span class="lineno">12490</span>&#160;</div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_MASK                       (0xFFFFU)</span></div><div class="line"><a name="l12495"></a><span class="lineno">12495</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_SHIFT                      (0U)</span></div><div class="line"><a name="l12496"></a><span class="lineno">12496</span>&#160;</div><div class="line"><a name="l12498"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5b121b9bc3cc5527202fc0e64eae37fd">12498</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CNT_COUNT_SHIFT)) &amp; TPM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l12499"></a><span class="lineno">12499</span>&#160;</div><div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_SHIFT                        (0U)</span></div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;</div><div class="line"><a name="l12507"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5bbadc84c3e752cd934747b91cdaf426">12507</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_MOD_MOD_SHIFT)) &amp; TPM_MOD_MOD_MASK)</span></div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;</div><div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_MASK                        (0x1U)</span></div><div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_SHIFT                       (0U)</span></div><div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;</div><div class="line"><a name="l12518"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab93404e2873a4d644f53c02fb5c17f05">12518</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_DMA_SHIFT)) &amp; TPM_CnSC_DMA_MASK)</span></div><div class="line"><a name="l12519"></a><span class="lineno">12519</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_MASK                       (0x4U)</span></div><div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_SHIFT                      (2U)</span></div><div class="line"><a name="l12521"></a><span class="lineno">12521</span>&#160;</div><div class="line"><a name="l12523"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf54cebb2611b099b10f1e8ab1642aa1f">12523</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_ELSA_SHIFT)) &amp; TPM_CnSC_ELSA_MASK)</span></div><div class="line"><a name="l12524"></a><span class="lineno">12524</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_MASK                       (0x8U)</span></div><div class="line"><a name="l12525"></a><span class="lineno">12525</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_SHIFT                      (3U)</span></div><div class="line"><a name="l12526"></a><span class="lineno">12526</span>&#160;</div><div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0ec35197ba98b3c0a4a42691646f0fd7">12528</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_ELSB_SHIFT)) &amp; TPM_CnSC_ELSB_MASK)</span></div><div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_MASK                        (0x10U)</span></div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_SHIFT                       (4U)</span></div><div class="line"><a name="l12531"></a><span class="lineno">12531</span>&#160;</div><div class="line"><a name="l12533"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga347134863250a8610dcbd5cc89c4679a">12533</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_MSA_SHIFT)) &amp; TPM_CnSC_MSA_MASK)</span></div><div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_MASK                        (0x20U)</span></div><div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_SHIFT                       (5U)</span></div><div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;</div><div class="line"><a name="l12538"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3ca2e73c81bd6a05ded83a2ed9d2bfb0">12538</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_MSB_SHIFT)) &amp; TPM_CnSC_MSB_MASK)</span></div><div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_MASK                       (0x40U)</span></div><div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_SHIFT                      (6U)</span></div><div class="line"><a name="l12541"></a><span class="lineno">12541</span>&#160;</div><div class="line"><a name="l12545"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad27be22c32533079ff92a9685468f896">12545</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_CHIE_SHIFT)) &amp; TPM_CnSC_CHIE_MASK)</span></div><div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_MASK                        (0x80U)</span></div><div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_SHIFT                       (7U)</span></div><div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;</div><div class="line"><a name="l12552"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5a5812ac655d55f524a2dcca1e3b9baa">12552</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_CHF_SHIFT)) &amp; TPM_CnSC_CHF_MASK)</span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;</div><div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;<span class="comment">/* The count of TPM_CnSC */</span></div><div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;<span class="preprocessor">#define TPM_CnSC_COUNT                           (6U)</span></div><div class="line"><a name="l12557"></a><span class="lineno">12557</span>&#160;</div><div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_SHIFT                        (0U)</span></div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;</div><div class="line"><a name="l12564"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga28132959dec9653625c8f6d16c47d635">12564</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnV_VAL_SHIFT)) &amp; TPM_CnV_VAL_MASK)</span></div><div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;</div><div class="line"><a name="l12567"></a><span class="lineno">12567</span>&#160;<span class="comment">/* The count of TPM_CnV */</span></div><div class="line"><a name="l12568"></a><span class="lineno">12568</span>&#160;<span class="preprocessor">#define TPM_CnV_COUNT                            (6U)</span></div><div class="line"><a name="l12569"></a><span class="lineno">12569</span>&#160;</div><div class="line"><a name="l12572"></a><span class="lineno">12572</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_MASK                     (0x1U)</span></div><div class="line"><a name="l12573"></a><span class="lineno">12573</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_SHIFT                    (0U)</span></div><div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;</div><div class="line"><a name="l12578"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga172b7520f10a6535f2a4ffb65bb84278">12578</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH0F_SHIFT)) &amp; TPM_STATUS_CH0F_MASK)</span></div><div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_MASK                     (0x2U)</span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_SHIFT                    (1U)</span></div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;</div><div class="line"><a name="l12585"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga8770f4b598143b6884a2e8302c49c572">12585</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH1F_SHIFT)) &amp; TPM_STATUS_CH1F_MASK)</span></div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_MASK                     (0x4U)</span></div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_SHIFT                    (2U)</span></div><div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;</div><div class="line"><a name="l12592"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga7c32f74e206b5591505f7642ef514971">12592</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH2F_SHIFT)) &amp; TPM_STATUS_CH2F_MASK)</span></div><div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_MASK                     (0x8U)</span></div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_SHIFT                    (3U)</span></div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;</div><div class="line"><a name="l12599"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab657cadf3ff2856cf6ded71e879b5867">12599</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH3F_SHIFT)) &amp; TPM_STATUS_CH3F_MASK)</span></div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_MASK                     (0x10U)</span></div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_SHIFT                    (4U)</span></div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;</div><div class="line"><a name="l12606"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad6668d58f2982ead98fcacf1a31a9b5a">12606</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH4F_SHIFT)) &amp; TPM_STATUS_CH4F_MASK)</span></div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_MASK                     (0x20U)</span></div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_SHIFT                    (5U)</span></div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;</div><div class="line"><a name="l12613"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2e5c49f6737fc048a17f07a65bd6210b">12613</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH5F_SHIFT)) &amp; TPM_STATUS_CH5F_MASK)</span></div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_MASK                      (0x100U)</span></div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_SHIFT                     (8U)</span></div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;</div><div class="line"><a name="l12620"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1bfaf2ff629083b93ddac505c52bda58">12620</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_TOF_SHIFT)) &amp; TPM_STATUS_TOF_MASK)</span></div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;</div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor">#define TPM_POL_POL0_MASK                        (0x1U)</span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="preprocessor">#define TPM_POL_POL0_SHIFT                       (0U)</span></div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;</div><div class="line"><a name="l12631"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaaaa83dec21e88499ea0f24262cf33acc">12631</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL0_SHIFT)) &amp; TPM_POL_POL0_MASK)</span></div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;<span class="preprocessor">#define TPM_POL_POL1_MASK                        (0x2U)</span></div><div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;<span class="preprocessor">#define TPM_POL_POL1_SHIFT                       (1U)</span></div><div class="line"><a name="l12634"></a><span class="lineno">12634</span>&#160;</div><div class="line"><a name="l12638"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2d7e2b437b1feec6ffa2500eba9684fd">12638</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL1_SHIFT)) &amp; TPM_POL_POL1_MASK)</span></div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;<span class="preprocessor">#define TPM_POL_POL2_MASK                        (0x4U)</span></div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;<span class="preprocessor">#define TPM_POL_POL2_SHIFT                       (2U)</span></div><div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;</div><div class="line"><a name="l12645"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga4901e2fe9de6eebbfa54904851f8a643">12645</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL2_SHIFT)) &amp; TPM_POL_POL2_MASK)</span></div><div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="preprocessor">#define TPM_POL_POL3_MASK                        (0x8U)</span></div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="preprocessor">#define TPM_POL_POL3_SHIFT                       (3U)</span></div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;</div><div class="line"><a name="l12652"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga209a5dd5f2d62805440af8b7201cf6c8">12652</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL3_SHIFT)) &amp; TPM_POL_POL3_MASK)</span></div><div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;<span class="preprocessor">#define TPM_POL_POL4_MASK                        (0x10U)</span></div><div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;<span class="preprocessor">#define TPM_POL_POL4_SHIFT                       (4U)</span></div><div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;</div><div class="line"><a name="l12659"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf7310b6b8399ae129fac6b8630f13ebd">12659</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL4_SHIFT)) &amp; TPM_POL_POL4_MASK)</span></div><div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;<span class="preprocessor">#define TPM_POL_POL5_MASK                        (0x20U)</span></div><div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;<span class="preprocessor">#define TPM_POL_POL5_SHIFT                       (5U)</span></div><div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;</div><div class="line"><a name="l12666"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab5b8ca3296a9c05a6d7ff21bf8bc0d11">12666</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL5_SHIFT)) &amp; TPM_POL_POL5_MASK)</span></div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;</div><div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_MASK                     (0x20U)</span></div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_SHIFT                    (5U)</span></div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;</div><div class="line"><a name="l12677"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga68f20aa76ed528653fb720d823511c46">12677</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_DOZEEN_SHIFT)) &amp; TPM_CONF_DOZEEN_MASK)</span></div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_MASK                    (0xC0U)</span></div><div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_SHIFT                   (6U)</span></div><div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;</div><div class="line"><a name="l12684"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga70aa3e6b93f7303ad7bc838330a45402">12684</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_DBGMODE_SHIFT)) &amp; TPM_CONF_DBGMODE_MASK)</span></div><div class="line"><a name="l12685"></a><span class="lineno">12685</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBSYNC_MASK                    (0x100U)</span></div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBSYNC_SHIFT                   (8U)</span></div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;</div><div class="line"><a name="l12691"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga640f2f1cb26cdd0af7ddb04c89bab413">12691</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBSYNC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_GTBSYNC_SHIFT)) &amp; TPM_CONF_GTBSYNC_MASK)</span></div><div class="line"><a name="l12692"></a><span class="lineno">12692</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_MASK                     (0x200U)</span></div><div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_SHIFT                    (9U)</span></div><div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;</div><div class="line"><a name="l12698"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3bfa358856f5e6b0b21566a15f371b01">12698</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_GTBEEN_SHIFT)) &amp; TPM_CONF_GTBEEN_MASK)</span></div><div class="line"><a name="l12699"></a><span class="lineno">12699</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_MASK                       (0x10000U)</span></div><div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_SHIFT                      (16U)</span></div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;</div><div class="line"><a name="l12706"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3a769eea9b0e3abc8a49f7a13111b896">12706</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CSOT_SHIFT)) &amp; TPM_CONF_CSOT_MASK)</span></div><div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_MASK                       (0x20000U)</span></div><div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_SHIFT                      (17U)</span></div><div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;</div><div class="line"><a name="l12713"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab2631db2118a49b5a50e283a0721ea7f">12713</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CSOO_SHIFT)) &amp; TPM_CONF_CSOO_MASK)</span></div><div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_MASK                       (0x40000U)</span></div><div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_SHIFT                      (18U)</span></div><div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;</div><div class="line"><a name="l12720"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae295e543ac2865ce73ebf83c36f969b6">12720</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CROT_SHIFT)) &amp; TPM_CONF_CROT_MASK)</span></div><div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;<span class="preprocessor">#define TPM_CONF_CPOT_MASK                       (0x80000U)</span></div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="preprocessor">#define TPM_CONF_CPOT_SHIFT                      (19U)</span></div><div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;</div><div class="line"><a name="l12725"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gadf6ed47609e6c8f9231b841cd06d1eac">12725</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CPOT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CPOT_SHIFT)) &amp; TPM_CONF_CPOT_MASK)</span></div><div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGPOL_MASK                     (0x400000U)</span></div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGPOL_SHIFT                    (22U)</span></div><div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;</div><div class="line"><a name="l12732"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae09adc3b38566ef3068e7b13c0a3ddbe">12732</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGPOL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_TRGPOL_SHIFT)) &amp; TPM_CONF_TRGPOL_MASK)</span></div><div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSRC_MASK                     (0x800000U)</span></div><div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSRC_SHIFT                    (23U)</span></div><div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;</div><div class="line"><a name="l12739"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa79f1e8499481b83a62eb1654d3ebddb">12739</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSRC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_TRGSRC_SHIFT)) &amp; TPM_CONF_TRGSRC_MASK)</span></div><div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_MASK                     (0xF000000U)</span></div><div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_SHIFT                    (24U)</span></div><div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;</div><div class="line"><a name="l12759"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9cce83bc335e7c53566df0a88083b045">12759</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_TRGSEL_SHIFT)) &amp; TPM_CONF_TRGSEL_MASK)</span></div><div class="line"><a name="l12760"></a><span class="lineno">12760</span>&#160; <span class="comment">/* end of group TPM_Register_Masks */</span></div><div class="line"><a name="l12766"></a><span class="lineno">12766</span>&#160;</div><div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;</div><div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;<span class="comment">/* TPM - Peripheral instance base addresses */</span></div><div class="line"><a name="l12770"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#gafce6fdf5fb48d6c6b77a8c5a86ae50c2">12770</a></span>&#160;<span class="preprocessor">#define TPM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;</div><div class="line"><a name="l12772"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga255cfcfa3e71e5e8bc0f8eb3272de220">12772</a></span>&#160;<span class="preprocessor">#define TPM0                                     ((TPM_Type *)TPM0_BASE)</span></div><div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;</div><div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga563e0e90d795a6083656fd2d61c0f694">12774</a></span>&#160;<span class="preprocessor">#define TPM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;</div><div class="line"><a name="l12776"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga2e4965bffa80b3aab662e2d60096ae53">12776</a></span>&#160;<span class="preprocessor">#define TPM1                                     ((TPM_Type *)TPM1_BASE)</span></div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;</div><div class="line"><a name="l12778"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#gac3255fe3941602acc3b942bb6d885611">12778</a></span>&#160;<span class="preprocessor">#define TPM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l12779"></a><span class="lineno">12779</span>&#160;</div><div class="line"><a name="l12780"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga833a0146c6466718ff4e2ffa215355ea">12780</a></span>&#160;<span class="preprocessor">#define TPM2                                     ((TPM_Type *)TPM2_BASE)</span></div><div class="line"><a name="l12781"></a><span class="lineno">12781</span>&#160;</div><div class="line"><a name="l12782"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga0087611419dac57b62b50b4fb052ce37">12782</a></span>&#160;<span class="preprocessor">#define TPM_BASE_ADDRS                           { TPM0_BASE, TPM1_BASE, TPM2_BASE }</span></div><div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;</div><div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga1d61ed554c056d8f63d1dbcc7ce05e62">12784</a></span>&#160;<span class="preprocessor">#define TPM_BASE_PTRS                            { TPM0, TPM1, TPM2 }</span></div><div class="line"><a name="l12785"></a><span class="lineno">12785</span>&#160;</div><div class="line"><a name="l12786"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga00286d54e4f8b9944c9fb9fc5acf54ba">12786</a></span>&#160;<span class="preprocessor">#define TPM_IRQS                                 { TPM0_IRQn, TPM1_IRQn, TPM2_IRQn }</span></div><div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160; <span class="comment">/* end of group TPM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;</div><div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;</div><div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div><div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160;</div><div class="line"><a name="l12803"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html">12803</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12804"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#af1f73251625b304407339862ce318059">12804</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#af1f73251625b304407339862ce318059">BDH</a>;                                </div><div class="line"><a name="l12805"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aca4463c928e7f65eaa324dd97fb6abae">12805</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#aca4463c928e7f65eaa324dd97fb6abae">BDL</a>;                                </div><div class="line"><a name="l12806"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">12806</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l12807"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a4f920936a8fc32483b3ebd9b0674b450">12807</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l12808"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac4e320927bd72445c49414603b05f792">12808</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_u_a_r_t___type.html#ac4e320927bd72445c49414603b05f792">S1</a>;                                 </div><div class="line"><a name="l12809"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aafdaf251d5cfeb18803536542a880459">12809</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#aafdaf251d5cfeb18803536542a880459">S2</a>;                                 </div><div class="line"><a name="l12810"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a6533a725e5ee4892879f0b6d9dd6675a">12810</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a6533a725e5ee4892879f0b6d9dd6675a">C3</a>;                                 </div><div class="line"><a name="l12811"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a6c0edcafd91c3baa698617799de6ec35">12811</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a6c0edcafd91c3baa698617799de6ec35">D</a>;                                  </div><div class="line"><a name="l12812"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a87caead6e07d105afdea1716b3f1f152">12812</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a87caead6e07d105afdea1716b3f1f152">MA1</a>;                                </div><div class="line"><a name="l12813"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a09350a7ee6276cea8738dc77ad2049e3">12813</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a09350a7ee6276cea8738dc77ad2049e3">MA2</a>;                                </div><div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#adb3f29cb83f573e65eb091a7a79e2e43">12814</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#adb3f29cb83f573e65eb091a7a79e2e43">C4</a>;                                 </div><div class="line"><a name="l12815"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a5c3e6553034f7993105ebde9d573236b">12815</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a5c3e6553034f7993105ebde9d573236b">C5</a>;                                 </div><div class="line"><a name="l12816"></a><span class="lineno">12816</span>&#160;       uint8_t RESERVED_0[12];</div><div class="line"><a name="l12817"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#acdab11c41c499a94d80bd2d347ec97cb">12817</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#acdab11c41c499a94d80bd2d347ec97cb">C7816</a>;                              </div><div class="line"><a name="l12818"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ae76758451e5a49d5a7ecc5107aa6aaec">12818</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#ae76758451e5a49d5a7ecc5107aa6aaec">IE7816</a>;                             </div><div class="line"><a name="l12819"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a53d4127ba86dcb65e9c60a5900fb5376">12819</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a53d4127ba86dcb65e9c60a5900fb5376">IS7816</a>;                             </div><div class="line"><a name="l12820"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aa3f72d440c6487b4770a64743fe1ab15">12820</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#aa3f72d440c6487b4770a64743fe1ab15">WP7816</a>;                             </div><div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac7724a1254eff9850cc2c043fa2d0534">12821</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#ac7724a1254eff9850cc2c043fa2d0534">WN7816</a>;                             </div><div class="line"><a name="l12822"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a83913e1e59cc5b6a9f2906fab663be39">12822</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a83913e1e59cc5b6a9f2906fab663be39">WF7816</a>;                             </div><div class="line"><a name="l12823"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aa2febdf8acc41a1c2092f4448fcd4211">12823</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#aa2febdf8acc41a1c2092f4448fcd4211">ET7816</a>;                             </div><div class="line"><a name="l12824"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a7215388cabf525598a5fc937eb20ed31">12824</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a7215388cabf525598a5fc937eb20ed31">TL7816</a>;                             </div><div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;       uint8_t RESERVED_1[26];</div><div class="line"><a name="l12826"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aee34a4f9eb528d93f0cc7502501fb907">12826</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#aee34a4f9eb528d93f0cc7502501fb907">AP7816A_T0</a>;                         </div><div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ae77f8de9862af2873d5d822ef5229f0a">12827</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#ae77f8de9862af2873d5d822ef5229f0a">AP7816B_T0</a>;                         </div><div class="line"><a name="l12828"></a><span class="lineno">12828</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x3C */</span></div><div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x3C */</span></div><div class="line"><a name="l12830"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac1a0e1a00eb516d6cbac701a5704124f">12830</a></span>&#160;      <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#ac1a0e1a00eb516d6cbac701a5704124f">WP7816A_T0</a>;                         </div><div class="line"><a name="l12831"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a4ba4b47de6e555a63f00e1942c6a2d51">12831</a></span>&#160;      <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a4ba4b47de6e555a63f00e1942c6a2d51">WP7816B_T0</a>;                         </div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;    } TYPE0;</div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x3C */</span></div><div class="line"><a name="l12834"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac856f6590921b79caebef629c5704c4e">12834</a></span>&#160;      <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#ac856f6590921b79caebef629c5704c4e">WP7816A_T1</a>;                         </div><div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a7e4f8b6d8a9eaabc87f8cd58a42c405c">12835</a></span>&#160;      <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a7e4f8b6d8a9eaabc87f8cd58a42c405c">WP7816B_T1</a>;                         </div><div class="line"><a name="l12836"></a><span class="lineno">12836</span>&#160;    } TYPE1;</div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;  };</div><div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a603f8619b1df91f8997fe58a2e54cf25">12838</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a603f8619b1df91f8997fe58a2e54cf25">WGP7816_T1</a>;                         </div><div class="line"><a name="l12839"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aeff609af3ee2afab66a1519100036439">12839</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#aeff609af3ee2afab66a1519100036439">WP7816C_T1</a>;                         </div><div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;} <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a>;</div><div class="line"><a name="l12841"></a><span class="lineno">12841</span>&#160;</div><div class="line"><a name="l12842"></a><span class="lineno">12842</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;</div><div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        (0x1FU)</span></div><div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       (0U)</span></div><div class="line"><a name="l12855"></a><span class="lineno">12855</span>&#160;</div><div class="line"><a name="l12857"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d337242135cdbd812b7da47758fbdb6">12857</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDH_SBR_SHIFT)) &amp; UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    (0x40U)</span></div><div class="line"><a name="l12859"></a><span class="lineno">12859</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   (6U)</span></div><div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;</div><div class="line"><a name="l12864"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2f219c309508a7b5a350e2b5cdb1f0bf">12864</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDH_RXEDGIE_SHIFT)) &amp; UART_BDH_RXEDGIE_MASK)</span></div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;</div><div class="line"><a name="l12869"></a><span class="lineno">12869</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        (0xFFU)</span></div><div class="line"><a name="l12870"></a><span class="lineno">12870</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       (0U)</span></div><div class="line"><a name="l12871"></a><span class="lineno">12871</span>&#160;</div><div class="line"><a name="l12873"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga558b42c8b256ac9201985ce5c618f642">12873</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_BDL_SBR_SHIFT)) &amp; UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l12874"></a><span class="lineno">12874</span>&#160;</div><div class="line"><a name="l12878"></a><span class="lineno">12878</span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          (0x1U)</span></div><div class="line"><a name="l12879"></a><span class="lineno">12879</span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         (0U)</span></div><div class="line"><a name="l12880"></a><span class="lineno">12880</span>&#160;</div><div class="line"><a name="l12884"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf1c2f3c8a89397e4ccce509a2800250a">12884</a></span>&#160;<span class="preprocessor">#define UART_C1_PT(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_PT_SHIFT)) &amp; UART_C1_PT_MASK)</span></div><div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          (0x2U)</span></div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         (1U)</span></div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;</div><div class="line"><a name="l12891"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5aa3c8b737df2a5511d41513d4e4533f">12891</a></span>&#160;<span class="preprocessor">#define UART_C1_PE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_PE_SHIFT)) &amp; UART_C1_PE_MASK)</span></div><div class="line"><a name="l12892"></a><span class="lineno">12892</span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         (0x4U)</span></div><div class="line"><a name="l12893"></a><span class="lineno">12893</span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        (2U)</span></div><div class="line"><a name="l12894"></a><span class="lineno">12894</span>&#160;</div><div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1598f03dbad6c945f32558c959ac6395">12898</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_ILT_SHIFT)) &amp; UART_C1_ILT_MASK)</span></div><div class="line"><a name="l12899"></a><span class="lineno">12899</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        (0x8U)</span></div><div class="line"><a name="l12900"></a><span class="lineno">12900</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       (3U)</span></div><div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;</div><div class="line"><a name="l12905"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3a2197e67db725e3c544ba09ad5e0bbf">12905</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_WAKE_SHIFT)) &amp; UART_C1_WAKE_MASK)</span></div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           (0x10U)</span></div><div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          (4U)</span></div><div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;</div><div class="line"><a name="l12912"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3af9677680bdf096bee0166fef054578">12912</a></span>&#160;<span class="preprocessor">#define UART_C1_M(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_M_SHIFT)) &amp; UART_C1_M_MASK)</span></div><div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        (0x20U)</span></div><div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       (5U)</span></div><div class="line"><a name="l12915"></a><span class="lineno">12915</span>&#160;</div><div class="line"><a name="l12919"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gada4ce6830d36936f49a6877cbf95ef88">12919</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_RSRC_SHIFT)) &amp; UART_C1_RSRC_MASK)</span></div><div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       (0x80U)</span></div><div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      (7U)</span></div><div class="line"><a name="l12922"></a><span class="lineno">12922</span>&#160;</div><div class="line"><a name="l12926"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa1bea216b81e950a7517643e4c53f1b8">12926</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C1_LOOPS_SHIFT)) &amp; UART_C1_LOOPS_MASK)</span></div><div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;</div><div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         (0x1U)</span></div><div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        (0U)</span></div><div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;</div><div class="line"><a name="l12937"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5d861d856f5540b2349706263333089b">12937</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_SBK_SHIFT)) &amp; UART_C2_SBK_MASK)</span></div><div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         (0x2U)</span></div><div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        (1U)</span></div><div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;</div><div class="line"><a name="l12945"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadbfac0194fbb2ff77f387fc784c43db9">12945</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_RWU_SHIFT)) &amp; UART_C2_RWU_MASK)</span></div><div class="line"><a name="l12946"></a><span class="lineno">12946</span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          (0x4U)</span></div><div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         (2U)</span></div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;</div><div class="line"><a name="l12952"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabc3ac11f306e028e40b72324f9ad2134">12952</a></span>&#160;<span class="preprocessor">#define UART_C2_RE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_RE_SHIFT)) &amp; UART_C2_RE_MASK)</span></div><div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          (0x8U)</span></div><div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         (3U)</span></div><div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;</div><div class="line"><a name="l12959"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5d3a9fe7e0515bf26c00deeb9feee1f7">12959</a></span>&#160;<span class="preprocessor">#define UART_C2_TE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_TE_SHIFT)) &amp; UART_C2_TE_MASK)</span></div><div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        (0x10U)</span></div><div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       (4U)</span></div><div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;</div><div class="line"><a name="l12966"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga474c8e26d806cf79cbddfdf496fc0364">12966</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_ILIE_SHIFT)) &amp; UART_C2_ILIE_MASK)</span></div><div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         (0x20U)</span></div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        (5U)</span></div><div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;</div><div class="line"><a name="l12973"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaed8f6d904d9a0d90e1d229c80feba333">12973</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_RIE_SHIFT)) &amp; UART_C2_RIE_MASK)</span></div><div class="line"><a name="l12974"></a><span class="lineno">12974</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        (0x40U)</span></div><div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       (6U)</span></div><div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;</div><div class="line"><a name="l12980"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad31f5502fa085d8e935b3b0b39e2bc1c">12980</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_TCIE_SHIFT)) &amp; UART_C2_TCIE_MASK)</span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         (0x80U)</span></div><div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        (7U)</span></div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;</div><div class="line"><a name="l12987"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabf3aa2f03e44054106f21bf212203ef0">12987</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C2_TIE_SHIFT)) &amp; UART_C2_TIE_MASK)</span></div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;</div><div class="line"><a name="l12992"></a><span class="lineno">12992</span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          (0x1U)</span></div><div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         (0U)</span></div><div class="line"><a name="l12994"></a><span class="lineno">12994</span>&#160;</div><div class="line"><a name="l12998"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2bac368f791a24b95f7f99618b6c4200">12998</a></span>&#160;<span class="preprocessor">#define UART_S1_PF(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_PF_SHIFT)) &amp; UART_S1_PF_MASK)</span></div><div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          (0x2U)</span></div><div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         (1U)</span></div><div class="line"><a name="l13001"></a><span class="lineno">13001</span>&#160;</div><div class="line"><a name="l13005"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga04b763409625dda02fc70e246fe93896">13005</a></span>&#160;<span class="preprocessor">#define UART_S1_FE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_FE_SHIFT)) &amp; UART_S1_FE_MASK)</span></div><div class="line"><a name="l13006"></a><span class="lineno">13006</span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          (0x4U)</span></div><div class="line"><a name="l13007"></a><span class="lineno">13007</span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         (2U)</span></div><div class="line"><a name="l13008"></a><span class="lineno">13008</span>&#160;</div><div class="line"><a name="l13012"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga760a28191818b8f67d146ea395e0fe5c">13012</a></span>&#160;<span class="preprocessor">#define UART_S1_NF(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_NF_SHIFT)) &amp; UART_S1_NF_MASK)</span></div><div class="line"><a name="l13013"></a><span class="lineno">13013</span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          (0x8U)</span></div><div class="line"><a name="l13014"></a><span class="lineno">13014</span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         (3U)</span></div><div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;</div><div class="line"><a name="l13019"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6a14f8ba40e6532f7ec986123702c119">13019</a></span>&#160;<span class="preprocessor">#define UART_S1_OR(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_OR_SHIFT)) &amp; UART_S1_OR_MASK)</span></div><div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        (0x10U)</span></div><div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       (4U)</span></div><div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;</div><div class="line"><a name="l13026"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga59de164dc42e25b8ecf4625ad1271025">13026</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_IDLE_SHIFT)) &amp; UART_S1_IDLE_MASK)</span></div><div class="line"><a name="l13027"></a><span class="lineno">13027</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        (0x20U)</span></div><div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       (5U)</span></div><div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;</div><div class="line"><a name="l13033"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac46eb706bfaad219357e4a1968daf839">13033</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_RDRF_SHIFT)) &amp; UART_S1_RDRF_MASK)</span></div><div class="line"><a name="l13034"></a><span class="lineno">13034</span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          (0x40U)</span></div><div class="line"><a name="l13035"></a><span class="lineno">13035</span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         (6U)</span></div><div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;</div><div class="line"><a name="l13040"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6547a749564447be3c48693c268e0373">13040</a></span>&#160;<span class="preprocessor">#define UART_S1_TC(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_TC_SHIFT)) &amp; UART_S1_TC_MASK)</span></div><div class="line"><a name="l13041"></a><span class="lineno">13041</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        (0x80U)</span></div><div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       (7U)</span></div><div class="line"><a name="l13043"></a><span class="lineno">13043</span>&#160;</div><div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac96f17340c0eafb40ca8a6688fc08a88">13047</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S1_TDRE_SHIFT)) &amp; UART_S1_TDRE_MASK)</span></div><div class="line"><a name="l13048"></a><span class="lineno">13048</span>&#160;</div><div class="line"><a name="l13052"></a><span class="lineno">13052</span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         (0x1U)</span></div><div class="line"><a name="l13053"></a><span class="lineno">13053</span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        (0U)</span></div><div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;</div><div class="line"><a name="l13058"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6fb68989d33d0cd0c7908bd5bf3e498b">13058</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RAF_SHIFT)) &amp; UART_S2_RAF_MASK)</span></div><div class="line"><a name="l13059"></a><span class="lineno">13059</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       (0x4U)</span></div><div class="line"><a name="l13060"></a><span class="lineno">13060</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      (2U)</span></div><div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;</div><div class="line"><a name="l13065"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga239a880d2d8279a8d9b91ac1a828735e">13065</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_BRK13_SHIFT)) &amp; UART_S2_BRK13_MASK)</span></div><div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       (0x8U)</span></div><div class="line"><a name="l13067"></a><span class="lineno">13067</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      (3U)</span></div><div class="line"><a name="l13068"></a><span class="lineno">13068</span>&#160;</div><div class="line"><a name="l13072"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7e1318e556cb7bc793cf3949d11ed655">13072</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RWUID_SHIFT)) &amp; UART_S2_RWUID_MASK)</span></div><div class="line"><a name="l13073"></a><span class="lineno">13073</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       (0x10U)</span></div><div class="line"><a name="l13074"></a><span class="lineno">13074</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      (4U)</span></div><div class="line"><a name="l13075"></a><span class="lineno">13075</span>&#160;</div><div class="line"><a name="l13079"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3cf566570570ff8a6a70e2cbea1959a8">13079</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RXINV_SHIFT)) &amp; UART_S2_RXINV_MASK)</span></div><div class="line"><a name="l13080"></a><span class="lineno">13080</span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        (0x20U)</span></div><div class="line"><a name="l13081"></a><span class="lineno">13081</span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       (5U)</span></div><div class="line"><a name="l13082"></a><span class="lineno">13082</span>&#160;</div><div class="line"><a name="l13089"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4df4aaa4974f36b04468c277f050dc18">13089</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_MSBF_SHIFT)) &amp; UART_S2_MSBF_MASK)</span></div><div class="line"><a name="l13090"></a><span class="lineno">13090</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     (0x40U)</span></div><div class="line"><a name="l13091"></a><span class="lineno">13091</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    (6U)</span></div><div class="line"><a name="l13092"></a><span class="lineno">13092</span>&#160;</div><div class="line"><a name="l13096"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga459c87da07a68b9fe3cf87e1e1791a96">13096</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_S2_RXEDGIF_SHIFT)) &amp; UART_S2_RXEDGIF_MASK)</span></div><div class="line"><a name="l13097"></a><span class="lineno">13097</span>&#160;</div><div class="line"><a name="l13101"></a><span class="lineno">13101</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        (0x1U)</span></div><div class="line"><a name="l13102"></a><span class="lineno">13102</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       (0U)</span></div><div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;</div><div class="line"><a name="l13107"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab96d251fa95f8fdd25ae55374c23f698">13107</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_PEIE_SHIFT)) &amp; UART_C3_PEIE_MASK)</span></div><div class="line"><a name="l13108"></a><span class="lineno">13108</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        (0x2U)</span></div><div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       (1U)</span></div><div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160;</div><div class="line"><a name="l13114"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae7d1ccc17fbd5c274fd85b1e8dca26c3">13114</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_FEIE_SHIFT)) &amp; UART_C3_FEIE_MASK)</span></div><div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        (0x4U)</span></div><div class="line"><a name="l13116"></a><span class="lineno">13116</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       (2U)</span></div><div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;</div><div class="line"><a name="l13121"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7582f63e07e8c9277c1b946740b7ae65">13121</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_NEIE_SHIFT)) &amp; UART_C3_NEIE_MASK)</span></div><div class="line"><a name="l13122"></a><span class="lineno">13122</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        (0x8U)</span></div><div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       (3U)</span></div><div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;</div><div class="line"><a name="l13128"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga04167af161829d23c6b8ab2a6a2a85d0">13128</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_ORIE_SHIFT)) &amp; UART_C3_ORIE_MASK)</span></div><div class="line"><a name="l13129"></a><span class="lineno">13129</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       (0x10U)</span></div><div class="line"><a name="l13130"></a><span class="lineno">13130</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      (4U)</span></div><div class="line"><a name="l13131"></a><span class="lineno">13131</span>&#160;</div><div class="line"><a name="l13135"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa6ad5229b8a54a92275e3b0df3e7fa34">13135</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_TXINV_SHIFT)) &amp; UART_C3_TXINV_MASK)</span></div><div class="line"><a name="l13136"></a><span class="lineno">13136</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       (0x20U)</span></div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      (5U)</span></div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;</div><div class="line"><a name="l13142"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad35a402902991eca559706c36b3d03b1">13142</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_TXDIR_SHIFT)) &amp; UART_C3_TXDIR_MASK)</span></div><div class="line"><a name="l13143"></a><span class="lineno">13143</span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          (0x40U)</span></div><div class="line"><a name="l13144"></a><span class="lineno">13144</span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         (6U)</span></div><div class="line"><a name="l13145"></a><span class="lineno">13145</span>&#160;</div><div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b929e2da40f805287829de95e818a27">13147</a></span>&#160;<span class="preprocessor">#define UART_C3_T8(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_T8_SHIFT)) &amp; UART_C3_T8_MASK)</span></div><div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          (0x80U)</span></div><div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         (7U)</span></div><div class="line"><a name="l13150"></a><span class="lineno">13150</span>&#160;</div><div class="line"><a name="l13152"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac668b91c6cd9a74233365d17fdd23f47">13152</a></span>&#160;<span class="preprocessor">#define UART_C3_R8(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C3_R8_SHIFT)) &amp; UART_C3_R8_MASK)</span></div><div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;</div><div class="line"><a name="l13157"></a><span class="lineno">13157</span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           (0xFFU)</span></div><div class="line"><a name="l13158"></a><span class="lineno">13158</span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          (0U)</span></div><div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_D_RT_SHIFT)) &amp; UART_D_RT_MASK)</span></div><div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;</div><div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         (0xFFU)</span></div><div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;<span class="preprocessor">#define UART_MA1_MA_SHIFT                        (0U)</span></div><div class="line"><a name="l13166"></a><span class="lineno">13166</span>&#160;</div><div class="line"><a name="l13168"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6602fd7e07866385c7cd1ad2784fe334">13168</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MA1_MA_SHIFT)) &amp; UART_MA1_MA_MASK)</span></div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;</div><div class="line"><a name="l13173"></a><span class="lineno">13173</span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         (0xFFU)</span></div><div class="line"><a name="l13174"></a><span class="lineno">13174</span>&#160;<span class="preprocessor">#define UART_MA2_MA_SHIFT                        (0U)</span></div><div class="line"><a name="l13175"></a><span class="lineno">13175</span>&#160;</div><div class="line"><a name="l13177"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf2427a2534075e01475f46219e742b00">13177</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_MA2_MA_SHIFT)) &amp; UART_MA2_MA_MASK)</span></div><div class="line"><a name="l13178"></a><span class="lineno">13178</span>&#160;</div><div class="line"><a name="l13182"></a><span class="lineno">13182</span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        (0x1FU)</span></div><div class="line"><a name="l13183"></a><span class="lineno">13183</span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       (0U)</span></div><div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;</div><div class="line"><a name="l13186"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6f2c51a18bd4fe60b12fc2e68a18988b">13186</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_BRFA_SHIFT)) &amp; UART_C4_BRFA_MASK)</span></div><div class="line"><a name="l13187"></a><span class="lineno">13187</span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         (0x20U)</span></div><div class="line"><a name="l13188"></a><span class="lineno">13188</span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        (5U)</span></div><div class="line"><a name="l13189"></a><span class="lineno">13189</span>&#160;</div><div class="line"><a name="l13193"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7cf6f5b1c9f67f2caf54ed725b3ba92e">13193</a></span>&#160;<span class="preprocessor">#define UART_C4_M10(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_M10_SHIFT)) &amp; UART_C4_M10_MASK)</span></div><div class="line"><a name="l13194"></a><span class="lineno">13194</span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       (0x40U)</span></div><div class="line"><a name="l13195"></a><span class="lineno">13195</span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      (6U)</span></div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;</div><div class="line"><a name="l13203"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2614230f0e93d3d59cf0c644411be46">13203</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_MAEN2_SHIFT)) &amp; UART_C4_MAEN2_MASK)</span></div><div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       (0x80U)</span></div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      (7U)</span></div><div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;</div><div class="line"><a name="l13213"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafa848be1edfc0802b6988e09a2b7a3a4">13213</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C4_MAEN1_SHIFT)) &amp; UART_C4_MAEN1_MASK)</span></div><div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;</div><div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       (0x20U)</span></div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      (5U)</span></div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;</div><div class="line"><a name="l13224"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e482d8d4ea645ab1cb89bad9c899194">13224</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C5_RDMAS_SHIFT)) &amp; UART_C5_RDMAS_MASK)</span></div><div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       (0x80U)</span></div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      (7U)</span></div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;</div><div class="line"><a name="l13231"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaea4ac16ae4172f75bf05eb28f8bcd6d5">13231</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C5_TDMAS_SHIFT)) &amp; UART_C5_TDMAS_MASK)</span></div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;</div><div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                (0x1U)</span></div><div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               (0U)</span></div><div class="line"><a name="l13238"></a><span class="lineno">13238</span>&#160;</div><div class="line"><a name="l13242"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga66f91cf519df746474ee52bd1bf7e71a">13242</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_ISO_7816E_SHIFT)) &amp; UART_C7816_ISO_7816E_MASK)</span></div><div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    (0x2U)</span></div><div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   (1U)</span></div><div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;</div><div class="line"><a name="l13249"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3a33b295da01f9685476c4c0b5f6350">13249</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_TTYPE_SHIFT)) &amp; UART_C7816_TTYPE_MASK)</span></div><div class="line"><a name="l13250"></a><span class="lineno">13250</span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     (0x4U)</span></div><div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    (2U)</span></div><div class="line"><a name="l13252"></a><span class="lineno">13252</span>&#160;</div><div class="line"><a name="l13256"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5d84e7b71c75740849fcda8982c796b6">13256</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_INIT_SHIFT)) &amp; UART_C7816_INIT_MASK)</span></div><div class="line"><a name="l13257"></a><span class="lineno">13257</span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    (0x8U)</span></div><div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   (3U)</span></div><div class="line"><a name="l13259"></a><span class="lineno">13259</span>&#160;</div><div class="line"><a name="l13263"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4bfeb7fd58add67276f19313c42f1d1c">13263</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_ANACK_SHIFT)) &amp; UART_C7816_ANACK_MASK)</span></div><div class="line"><a name="l13264"></a><span class="lineno">13264</span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    (0x10U)</span></div><div class="line"><a name="l13265"></a><span class="lineno">13265</span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   (4U)</span></div><div class="line"><a name="l13266"></a><span class="lineno">13266</span>&#160;</div><div class="line"><a name="l13270"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga200b02f63886684317bac797dae1e51f">13270</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_C7816_ONACK_SHIFT)) &amp; UART_C7816_ONACK_MASK)</span></div><div class="line"><a name="l13271"></a><span class="lineno">13271</span>&#160;</div><div class="line"><a name="l13275"></a><span class="lineno">13275</span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    (0x1U)</span></div><div class="line"><a name="l13276"></a><span class="lineno">13276</span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   (0U)</span></div><div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;</div><div class="line"><a name="l13281"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga89648c58d4459c6a081c0abf7eda34b8">13281</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_RXTE_SHIFT)) &amp; UART_IE7816_RXTE_MASK)</span></div><div class="line"><a name="l13282"></a><span class="lineno">13282</span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    (0x2U)</span></div><div class="line"><a name="l13283"></a><span class="lineno">13283</span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   (1U)</span></div><div class="line"><a name="l13284"></a><span class="lineno">13284</span>&#160;</div><div class="line"><a name="l13288"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e38b84d9d75fc7645f9ab3b82966e62">13288</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_TXTE_SHIFT)) &amp; UART_IE7816_TXTE_MASK)</span></div><div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    (0x4U)</span></div><div class="line"><a name="l13290"></a><span class="lineno">13290</span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   (2U)</span></div><div class="line"><a name="l13291"></a><span class="lineno">13291</span>&#160;</div><div class="line"><a name="l13295"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b3565dc080fe2075a27f7fab807a2e5">13295</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_GTVE_SHIFT)) &amp; UART_IE7816_GTVE_MASK)</span></div><div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;<span class="preprocessor">#define UART_IE7816_ADTE_MASK                    (0x8U)</span></div><div class="line"><a name="l13297"></a><span class="lineno">13297</span>&#160;<span class="preprocessor">#define UART_IE7816_ADTE_SHIFT                   (3U)</span></div><div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;</div><div class="line"><a name="l13302"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab4c33943d2e28a7d4419e55332468359">13302</a></span>&#160;<span class="preprocessor">#define UART_IE7816_ADTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_ADTE_SHIFT)) &amp; UART_IE7816_ADTE_MASK)</span></div><div class="line"><a name="l13303"></a><span class="lineno">13303</span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  (0x10U)</span></div><div class="line"><a name="l13304"></a><span class="lineno">13304</span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 (4U)</span></div><div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;</div><div class="line"><a name="l13309"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga37032c1701a391f5504551e0f0f8c426">13309</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_INITDE_SHIFT)) &amp; UART_IE7816_INITDE_MASK)</span></div><div class="line"><a name="l13310"></a><span class="lineno">13310</span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    (0x20U)</span></div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   (5U)</span></div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;</div><div class="line"><a name="l13316"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ebc6409120580e2f760c4960738f09f">13316</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_BWTE_SHIFT)) &amp; UART_IE7816_BWTE_MASK)</span></div><div class="line"><a name="l13317"></a><span class="lineno">13317</span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    (0x40U)</span></div><div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   (6U)</span></div><div class="line"><a name="l13319"></a><span class="lineno">13319</span>&#160;</div><div class="line"><a name="l13323"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga32006913f3d9f3e3729bf5d0d65bd088">13323</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_CWTE_SHIFT)) &amp; UART_IE7816_CWTE_MASK)</span></div><div class="line"><a name="l13324"></a><span class="lineno">13324</span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     (0x80U)</span></div><div class="line"><a name="l13325"></a><span class="lineno">13325</span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    (7U)</span></div><div class="line"><a name="l13326"></a><span class="lineno">13326</span>&#160;</div><div class="line"><a name="l13330"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacc2fef97f7c84a787ad71005dc0c3c30">13330</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IE7816_WTE_SHIFT)) &amp; UART_IE7816_WTE_MASK)</span></div><div class="line"><a name="l13331"></a><span class="lineno">13331</span>&#160;</div><div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     (0x1U)</span></div><div class="line"><a name="l13336"></a><span class="lineno">13336</span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    (0U)</span></div><div class="line"><a name="l13337"></a><span class="lineno">13337</span>&#160;</div><div class="line"><a name="l13342"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2e07a29afc64917b4d040b221e2ea415">13342</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_RXT_SHIFT)) &amp; UART_IS7816_RXT_MASK)</span></div><div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     (0x2U)</span></div><div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    (1U)</span></div><div class="line"><a name="l13345"></a><span class="lineno">13345</span>&#160;</div><div class="line"><a name="l13349"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa1871af657f4b1ccc1968d276e6f465a">13349</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_TXT_SHIFT)) &amp; UART_IS7816_TXT_MASK)</span></div><div class="line"><a name="l13350"></a><span class="lineno">13350</span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     (0x4U)</span></div><div class="line"><a name="l13351"></a><span class="lineno">13351</span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    (2U)</span></div><div class="line"><a name="l13352"></a><span class="lineno">13352</span>&#160;</div><div class="line"><a name="l13356"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5ab2b6e3feea53f32153dbca3f56dbc5">13356</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_GTV_SHIFT)) &amp; UART_IS7816_GTV_MASK)</span></div><div class="line"><a name="l13357"></a><span class="lineno">13357</span>&#160;<span class="preprocessor">#define UART_IS7816_ADT_MASK                     (0x8U)</span></div><div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160;<span class="preprocessor">#define UART_IS7816_ADT_SHIFT                    (3U)</span></div><div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;</div><div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1aac9c296b1be00fb8648f738ca5855f">13363</a></span>&#160;<span class="preprocessor">#define UART_IS7816_ADT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_ADT_SHIFT)) &amp; UART_IS7816_ADT_MASK)</span></div><div class="line"><a name="l13364"></a><span class="lineno">13364</span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   (0x10U)</span></div><div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  (4U)</span></div><div class="line"><a name="l13366"></a><span class="lineno">13366</span>&#160;</div><div class="line"><a name="l13370"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6cb4bb7d090cf81948ed5b7b36dd4ca1">13370</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_INITD_SHIFT)) &amp; UART_IS7816_INITD_MASK)</span></div><div class="line"><a name="l13371"></a><span class="lineno">13371</span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     (0x20U)</span></div><div class="line"><a name="l13372"></a><span class="lineno">13372</span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    (5U)</span></div><div class="line"><a name="l13373"></a><span class="lineno">13373</span>&#160;</div><div class="line"><a name="l13377"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab6391c2de33ce9e7609bef16473015d3">13377</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_BWT_SHIFT)) &amp; UART_IS7816_BWT_MASK)</span></div><div class="line"><a name="l13378"></a><span class="lineno">13378</span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     (0x40U)</span></div><div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    (6U)</span></div><div class="line"><a name="l13380"></a><span class="lineno">13380</span>&#160;</div><div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga62240001cf0b6b573bb22129b1bd31d8">13384</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_CWT_SHIFT)) &amp; UART_IS7816_CWT_MASK)</span></div><div class="line"><a name="l13385"></a><span class="lineno">13385</span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      (0x80U)</span></div><div class="line"><a name="l13386"></a><span class="lineno">13386</span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     (7U)</span></div><div class="line"><a name="l13387"></a><span class="lineno">13387</span>&#160;</div><div class="line"><a name="l13391"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac0bff69c43a767ff07d220e4ae91f68a">13391</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_IS7816_WT_SHIFT)) &amp; UART_IS7816_WT_MASK)</span></div><div class="line"><a name="l13392"></a><span class="lineno">13392</span>&#160;</div><div class="line"><a name="l13396"></a><span class="lineno">13396</span>&#160;<span class="preprocessor">#define UART_WP7816_WTX_MASK                     (0xFFU)</span></div><div class="line"><a name="l13397"></a><span class="lineno">13397</span>&#160;<span class="preprocessor">#define UART_WP7816_WTX_SHIFT                    (0U)</span></div><div class="line"><a name="l13398"></a><span class="lineno">13398</span>&#160;</div><div class="line"><a name="l13400"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae574b729c7e8a7f314fb22be9b5ad305">13400</a></span>&#160;<span class="preprocessor">#define UART_WP7816_WTX(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816_WTX_SHIFT)) &amp; UART_WP7816_WTX_MASK)</span></div><div class="line"><a name="l13401"></a><span class="lineno">13401</span>&#160;</div><div class="line"><a name="l13405"></a><span class="lineno">13405</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     (0xFFU)</span></div><div class="line"><a name="l13406"></a><span class="lineno">13406</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    (0U)</span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;</div><div class="line"><a name="l13409"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace5f01806058a7519f09ca698a48dedd">13409</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WN7816_GTN_SHIFT)) &amp; UART_WN7816_GTN_MASK)</span></div><div class="line"><a name="l13410"></a><span class="lineno">13410</span>&#160;</div><div class="line"><a name="l13414"></a><span class="lineno">13414</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    (0xFFU)</span></div><div class="line"><a name="l13415"></a><span class="lineno">13415</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   (0U)</span></div><div class="line"><a name="l13416"></a><span class="lineno">13416</span>&#160;</div><div class="line"><a name="l13418"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1deec30c17d2cc28d8db76346756785f">13418</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WF7816_GTFD_SHIFT)) &amp; UART_WF7816_GTFD_MASK)</span></div><div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;</div><div class="line"><a name="l13423"></a><span class="lineno">13423</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             (0xFU)</span></div><div class="line"><a name="l13424"></a><span class="lineno">13424</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            (0U)</span></div><div class="line"><a name="l13425"></a><span class="lineno">13425</span>&#160;</div><div class="line"><a name="l13427"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga497482306b260f45732d82ac5503aba4">13427</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_ET7816_RXTHRESHOLD_SHIFT)) &amp; UART_ET7816_RXTHRESHOLD_MASK)</span></div><div class="line"><a name="l13428"></a><span class="lineno">13428</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             (0xF0U)</span></div><div class="line"><a name="l13429"></a><span class="lineno">13429</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            (4U)</span></div><div class="line"><a name="l13430"></a><span class="lineno">13430</span>&#160;</div><div class="line"><a name="l13434"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0f26cca6a1f58b4b08ff7b471d66881d">13434</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_ET7816_TXTHRESHOLD_SHIFT)) &amp; UART_ET7816_TXTHRESHOLD_MASK)</span></div><div class="line"><a name="l13435"></a><span class="lineno">13435</span>&#160;</div><div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    (0xFFU)</span></div><div class="line"><a name="l13440"></a><span class="lineno">13440</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   (0U)</span></div><div class="line"><a name="l13441"></a><span class="lineno">13441</span>&#160;</div><div class="line"><a name="l13443"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf537ccbe6ddd913ae8f3a988393519e4">13443</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_TL7816_TLEN_SHIFT)) &amp; UART_TL7816_TLEN_MASK)</span></div><div class="line"><a name="l13444"></a><span class="lineno">13444</span>&#160;</div><div class="line"><a name="l13448"></a><span class="lineno">13448</span>&#160;<span class="preprocessor">#define UART_AP7816A_T0_ADTI_H_MASK              (0xFFU)</span></div><div class="line"><a name="l13449"></a><span class="lineno">13449</span>&#160;<span class="preprocessor">#define UART_AP7816A_T0_ADTI_H_SHIFT             (0U)</span></div><div class="line"><a name="l13450"></a><span class="lineno">13450</span>&#160;</div><div class="line"><a name="l13452"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga43e9b61e16a5f00b4c010750f710a9f5">13452</a></span>&#160;<span class="preprocessor">#define UART_AP7816A_T0_ADTI_H(x)                (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_AP7816A_T0_ADTI_H_SHIFT)) &amp; UART_AP7816A_T0_ADTI_H_MASK)</span></div><div class="line"><a name="l13453"></a><span class="lineno">13453</span>&#160;</div><div class="line"><a name="l13457"></a><span class="lineno">13457</span>&#160;<span class="preprocessor">#define UART_AP7816B_T0_ADTI_L_MASK              (0xFFU)</span></div><div class="line"><a name="l13458"></a><span class="lineno">13458</span>&#160;<span class="preprocessor">#define UART_AP7816B_T0_ADTI_L_SHIFT             (0U)</span></div><div class="line"><a name="l13459"></a><span class="lineno">13459</span>&#160;</div><div class="line"><a name="l13461"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga68bd535b3ad544b5a9bb603fed834668">13461</a></span>&#160;<span class="preprocessor">#define UART_AP7816B_T0_ADTI_L(x)                (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_AP7816B_T0_ADTI_L_SHIFT)) &amp; UART_AP7816B_T0_ADTI_L_MASK)</span></div><div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;</div><div class="line"><a name="l13466"></a><span class="lineno">13466</span>&#160;<span class="preprocessor">#define UART_WP7816A_T0_WI_H_MASK                (0xFFU)</span></div><div class="line"><a name="l13467"></a><span class="lineno">13467</span>&#160;<span class="preprocessor">#define UART_WP7816A_T0_WI_H_SHIFT               (0U)</span></div><div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;</div><div class="line"><a name="l13470"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7aece2206d6a0c77bbc9d1e9f90841dd">13470</a></span>&#160;<span class="preprocessor">#define UART_WP7816A_T0_WI_H(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816A_T0_WI_H_SHIFT)) &amp; UART_WP7816A_T0_WI_H_MASK)</span></div><div class="line"><a name="l13471"></a><span class="lineno">13471</span>&#160;</div><div class="line"><a name="l13475"></a><span class="lineno">13475</span>&#160;<span class="preprocessor">#define UART_WP7816B_T0_WI_L_MASK                (0xFFU)</span></div><div class="line"><a name="l13476"></a><span class="lineno">13476</span>&#160;<span class="preprocessor">#define UART_WP7816B_T0_WI_L_SHIFT               (0U)</span></div><div class="line"><a name="l13477"></a><span class="lineno">13477</span>&#160;</div><div class="line"><a name="l13479"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga24121de4ed246d82e431c8a3d030e0ec">13479</a></span>&#160;<span class="preprocessor">#define UART_WP7816B_T0_WI_L(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816B_T0_WI_L_SHIFT)) &amp; UART_WP7816B_T0_WI_L_MASK)</span></div><div class="line"><a name="l13480"></a><span class="lineno">13480</span>&#160;</div><div class="line"><a name="l13484"></a><span class="lineno">13484</span>&#160;<span class="preprocessor">#define UART_WP7816A_T1_BWI_H_MASK               (0xFFU)</span></div><div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;<span class="preprocessor">#define UART_WP7816A_T1_BWI_H_SHIFT              (0U)</span></div><div class="line"><a name="l13486"></a><span class="lineno">13486</span>&#160;</div><div class="line"><a name="l13488"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8dc80e4a4bc9204991479a41218bbaad">13488</a></span>&#160;<span class="preprocessor">#define UART_WP7816A_T1_BWI_H(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816A_T1_BWI_H_SHIFT)) &amp; UART_WP7816A_T1_BWI_H_MASK)</span></div><div class="line"><a name="l13489"></a><span class="lineno">13489</span>&#160;</div><div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="preprocessor">#define UART_WP7816B_T1_BWI_L_MASK               (0xFFU)</span></div><div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160;<span class="preprocessor">#define UART_WP7816B_T1_BWI_L_SHIFT              (0U)</span></div><div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;</div><div class="line"><a name="l13497"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0248c8e1ada933b11672a04e695d25df">13497</a></span>&#160;<span class="preprocessor">#define UART_WP7816B_T1_BWI_L(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816B_T1_BWI_L_SHIFT)) &amp; UART_WP7816B_T1_BWI_L_MASK)</span></div><div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160;</div><div class="line"><a name="l13502"></a><span class="lineno">13502</span>&#160;<span class="preprocessor">#define UART_WGP7816_T1_BGI_MASK                 (0xFU)</span></div><div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;<span class="preprocessor">#define UART_WGP7816_T1_BGI_SHIFT                (0U)</span></div><div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160;</div><div class="line"><a name="l13506"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2c8a42e98bc4476d4e926e0be6f9c700">13506</a></span>&#160;<span class="preprocessor">#define UART_WGP7816_T1_BGI(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WGP7816_T1_BGI_SHIFT)) &amp; UART_WGP7816_T1_BGI_MASK)</span></div><div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;<span class="preprocessor">#define UART_WGP7816_T1_CWI1_MASK                (0xF0U)</span></div><div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;<span class="preprocessor">#define UART_WGP7816_T1_CWI1_SHIFT               (4U)</span></div><div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;</div><div class="line"><a name="l13511"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae1898bf4e8ee7c26f4a5529488d5b82d">13511</a></span>&#160;<span class="preprocessor">#define UART_WGP7816_T1_CWI1(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WGP7816_T1_CWI1_SHIFT)) &amp; UART_WGP7816_T1_CWI1_MASK)</span></div><div class="line"><a name="l13512"></a><span class="lineno">13512</span>&#160;</div><div class="line"><a name="l13516"></a><span class="lineno">13516</span>&#160;<span class="preprocessor">#define UART_WP7816C_T1_CWI2_MASK                (0x1FU)</span></div><div class="line"><a name="l13517"></a><span class="lineno">13517</span>&#160;<span class="preprocessor">#define UART_WP7816C_T1_CWI2_SHIFT               (0U)</span></div><div class="line"><a name="l13518"></a><span class="lineno">13518</span>&#160;</div><div class="line"><a name="l13520"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4cbdb62fb02c1c723440646bc9d444fa">13520</a></span>&#160;<span class="preprocessor">#define UART_WP7816C_T1_CWI2(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; UART_WP7816C_T1_CWI2_SHIFT)) &amp; UART_WP7816C_T1_CWI2_MASK)</span></div><div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;</div><div class="line"><a name="l13528"></a><span class="lineno">13528</span>&#160;</div><div class="line"><a name="l13529"></a><span class="lineno">13529</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l13531"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">13531</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div><div class="line"><a name="l13532"></a><span class="lineno">13532</span>&#160;</div><div class="line"><a name="l13533"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">13533</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div><div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;</div><div class="line"><a name="l13535"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gacc6561447356c229be264fa294e6cb79">13535</a></span>&#160;<span class="preprocessor">#define UART_BASE_ADDRS                          { 0u, 0u, UART2_BASE }</span></div><div class="line"><a name="l13536"></a><span class="lineno">13536</span>&#160;</div><div class="line"><a name="l13537"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7b34a38b9492a1e1007b2f66383aef17">13537</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { (UART_Type *)0u, (UART_Type *)0u, UART2 }</span></div><div class="line"><a name="l13538"></a><span class="lineno">13538</span>&#160;</div><div class="line"><a name="l13539"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga84932f7830684ae87059a8343f90095b">13539</a></span>&#160;<span class="preprocessor">#define UART_RX_TX_IRQS                          { NotAvail_IRQn, NotAvail_IRQn, UART2_FLEXIO_IRQn }</span></div><div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;<span class="preprocessor">#define UART_ERR_IRQS                            { NotAvail_IRQn, NotAvail_IRQn, UART2_FLEXIO_IRQn }</span></div><div class="line"><a name="l13541"></a><span class="lineno">13541</span>&#160; <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160;</div><div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;</div><div class="line"><a name="l13547"></a><span class="lineno">13547</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13548"></a><span class="lineno">13548</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div><div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13550"></a><span class="lineno">13550</span>&#160;</div><div class="line"><a name="l13557"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html">13557</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13558"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a077edc39b83ba91d23059f34a17d48fb">13558</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_u_s_b___type.html#a077edc39b83ba91d23059f34a17d48fb">PERID</a>;                              </div><div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;       uint8_t RESERVED_0[3];</div><div class="line"><a name="l13560"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aa175a27eddae37d758847685effe7ab0">13560</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_u_s_b___type.html#aa175a27eddae37d758847685effe7ab0">IDCOMP</a>;                             </div><div class="line"><a name="l13561"></a><span class="lineno">13561</span>&#160;       uint8_t RESERVED_1[3];</div><div class="line"><a name="l13562"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a9131f08aa5a24b8c9ef95d51f62810de">13562</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_u_s_b___type.html#a9131f08aa5a24b8c9ef95d51f62810de">REV</a>;                                </div><div class="line"><a name="l13563"></a><span class="lineno">13563</span>&#160;       uint8_t RESERVED_2[3];</div><div class="line"><a name="l13564"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a3b414f3639d8e9ccdeccf5ec15029b9c">13564</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_u_s_b___type.html#a3b414f3639d8e9ccdeccf5ec15029b9c">ADDINFO</a>;                            </div><div class="line"><a name="l13565"></a><span class="lineno">13565</span>&#160;       uint8_t RESERVED_3[115];</div><div class="line"><a name="l13566"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ab7cffdbb22df189f2a80d3b52a61a68b">13566</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#ab7cffdbb22df189f2a80d3b52a61a68b">ISTAT</a>;                              </div><div class="line"><a name="l13567"></a><span class="lineno">13567</span>&#160;       uint8_t RESERVED_4[3];</div><div class="line"><a name="l13568"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a2c270099e9174761280fdd00e12f9487">13568</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a2c270099e9174761280fdd00e12f9487">INTEN</a>;                              </div><div class="line"><a name="l13569"></a><span class="lineno">13569</span>&#160;       uint8_t RESERVED_5[3];</div><div class="line"><a name="l13570"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aae749069a75330cb4543daa28772e327">13570</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#aae749069a75330cb4543daa28772e327">ERRSTAT</a>;                            </div><div class="line"><a name="l13571"></a><span class="lineno">13571</span>&#160;       uint8_t RESERVED_6[3];</div><div class="line"><a name="l13572"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ab65f35c56895733ec3c11e246b4d99ec">13572</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#ab65f35c56895733ec3c11e246b4d99ec">ERREN</a>;                              </div><div class="line"><a name="l13573"></a><span class="lineno">13573</span>&#160;       uint8_t RESERVED_7[3];</div><div class="line"><a name="l13574"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a14ef8aa2216b90fe692d18077ce4b343">13574</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_u_s_b___type.html#a14ef8aa2216b90fe692d18077ce4b343">STAT</a>;                               </div><div class="line"><a name="l13575"></a><span class="lineno">13575</span>&#160;       uint8_t RESERVED_8[3];</div><div class="line"><a name="l13576"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#acb7581e8a603234f71f2e32a3f5463c5">13576</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#acb7581e8a603234f71f2e32a3f5463c5">CTL</a>;                                </div><div class="line"><a name="l13577"></a><span class="lineno">13577</span>&#160;       uint8_t RESERVED_9[3];</div><div class="line"><a name="l13578"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a6e9a6805bc92c5472f62e96726172684">13578</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a6e9a6805bc92c5472f62e96726172684">ADDR</a>;                               </div><div class="line"><a name="l13579"></a><span class="lineno">13579</span>&#160;       uint8_t RESERVED_10[3];</div><div class="line"><a name="l13580"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aa7781256e3a9e7b62eb5a91f8dde5161">13580</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#aa7781256e3a9e7b62eb5a91f8dde5161">BDTPAGE1</a>;                           </div><div class="line"><a name="l13581"></a><span class="lineno">13581</span>&#160;       uint8_t RESERVED_11[3];</div><div class="line"><a name="l13582"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#abf88cf17801830b6a5bc9c58717253ec">13582</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#abf88cf17801830b6a5bc9c58717253ec">FRMNUML</a>;                            </div><div class="line"><a name="l13583"></a><span class="lineno">13583</span>&#160;       uint8_t RESERVED_12[3];</div><div class="line"><a name="l13584"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aad768bb6ae15f475e43811151dc885a0">13584</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#aad768bb6ae15f475e43811151dc885a0">FRMNUMH</a>;                            </div><div class="line"><a name="l13585"></a><span class="lineno">13585</span>&#160;       uint8_t RESERVED_13[11];</div><div class="line"><a name="l13586"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a3fe7074e6a65a34004b987874bba06e1">13586</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a3fe7074e6a65a34004b987874bba06e1">BDTPAGE2</a>;                           </div><div class="line"><a name="l13587"></a><span class="lineno">13587</span>&#160;       uint8_t RESERVED_14[3];</div><div class="line"><a name="l13588"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#af9ace2f6c534877065e28aef9a09512a">13588</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#af9ace2f6c534877065e28aef9a09512a">BDTPAGE3</a>;                           </div><div class="line"><a name="l13589"></a><span class="lineno">13589</span>&#160;       uint8_t RESERVED_15[11];</div><div class="line"><a name="l13590"></a><span class="lineno">13590</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l13591"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ad696ad5082cb8aef65756299d5eb897e">13591</a></span>&#160;    <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#ad696ad5082cb8aef65756299d5eb897e">ENDPT</a>;                              </div><div class="line"><a name="l13592"></a><span class="lineno">13592</span>&#160;         uint8_t RESERVED_0[3];</div><div class="line"><a name="l13593"></a><span class="lineno">13593</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l13594"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a2fc819f4661814727300843a6c591223">13594</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a2fc819f4661814727300843a6c591223">USBCTRL</a>;                            </div><div class="line"><a name="l13595"></a><span class="lineno">13595</span>&#160;       uint8_t RESERVED_16[3];</div><div class="line"><a name="l13596"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a25809d192dc2d1e4b676d5b6c935973f">13596</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_u_s_b___type.html#a25809d192dc2d1e4b676d5b6c935973f">OBSERVE</a>;                            </div><div class="line"><a name="l13597"></a><span class="lineno">13597</span>&#160;       uint8_t RESERVED_17[3];</div><div class="line"><a name="l13598"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ad042c540de71ddbe331a097886f11579">13598</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#ad042c540de71ddbe331a097886f11579">CONTROL</a>;                            </div><div class="line"><a name="l13599"></a><span class="lineno">13599</span>&#160;       uint8_t RESERVED_18[3];</div><div class="line"><a name="l13600"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ac89afa76ff77065c1cf493a11c82b831">13600</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#ac89afa76ff77065c1cf493a11c82b831">USBTRC0</a>;                            </div><div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;       uint8_t RESERVED_19[7];</div><div class="line"><a name="l13602"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ac817eb85b2155f60ef10f06dcb3b3adc">13602</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#ac817eb85b2155f60ef10f06dcb3b3adc">USBFRMADJUST</a>;                       </div><div class="line"><a name="l13603"></a><span class="lineno">13603</span>&#160;       uint8_t RESERVED_20[43];</div><div class="line"><a name="l13604"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aa40fc6462cf87d4569e0039075b5890b">13604</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#aa40fc6462cf87d4569e0039075b5890b">CLK_RECOVER_CTRL</a>;                   </div><div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;       uint8_t RESERVED_21[3];</div><div class="line"><a name="l13606"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a9cd5cd20ce5d7dbf868a7af12fe69b81">13606</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a9cd5cd20ce5d7dbf868a7af12fe69b81">CLK_RECOVER_IRC_EN</a>;                 </div><div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;       uint8_t RESERVED_22[15];</div><div class="line"><a name="l13608"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aa3c8a58fb8efc1e8e238232aa765a801">13608</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#aa3c8a58fb8efc1e8e238232aa765a801">CLK_RECOVER_INT_EN</a>;                 </div><div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;       uint8_t RESERVED_23[7];</div><div class="line"><a name="l13610"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a45cfec446adcac8826db39db8dfb292d">13610</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a45cfec446adcac8826db39db8dfb292d">CLK_RECOVER_INT_STATUS</a>;             </div><div class="line"><a name="l13611"></a><span class="lineno">13611</span>&#160;} <a class="code" href="struct_u_s_b___type.html">USB_Type</a>;</div><div class="line"><a name="l13612"></a><span class="lineno">13612</span>&#160;</div><div class="line"><a name="l13613"></a><span class="lineno">13613</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13614"></a><span class="lineno">13614</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13616"></a><span class="lineno">13616</span>&#160;</div><div class="line"><a name="l13624"></a><span class="lineno">13624</span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        (0x3FU)</span></div><div class="line"><a name="l13625"></a><span class="lineno">13625</span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       (0U)</span></div><div class="line"><a name="l13626"></a><span class="lineno">13626</span>&#160;</div><div class="line"><a name="l13628"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad306299b648ed1827f0b4a6ad1c81c1d">13628</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_PERID_ID_SHIFT)) &amp; USB_PERID_ID_MASK)</span></div><div class="line"><a name="l13629"></a><span class="lineno">13629</span>&#160;</div><div class="line"><a name="l13633"></a><span class="lineno">13633</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      (0x3FU)</span></div><div class="line"><a name="l13634"></a><span class="lineno">13634</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     (0U)</span></div><div class="line"><a name="l13635"></a><span class="lineno">13635</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_IDCOMP_NID_SHIFT)) &amp; USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l13636"></a><span class="lineno">13636</span>&#160;</div><div class="line"><a name="l13640"></a><span class="lineno">13640</span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         (0xFFU)</span></div><div class="line"><a name="l13641"></a><span class="lineno">13641</span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        (0U)</span></div><div class="line"><a name="l13642"></a><span class="lineno">13642</span>&#160;</div><div class="line"><a name="l13644"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30e7698a3bfac84ce89aee7d2d0498f4">13644</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_REV_REV_SHIFT)) &amp; USB_REV_REV_MASK)</span></div><div class="line"><a name="l13645"></a><span class="lineno">13645</span>&#160;</div><div class="line"><a name="l13649"></a><span class="lineno">13649</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  (0x1U)</span></div><div class="line"><a name="l13650"></a><span class="lineno">13650</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 (0U)</span></div><div class="line"><a name="l13651"></a><span class="lineno">13651</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ADDINFO_IEHOST_SHIFT)) &amp; USB_ADDINFO_IEHOST_MASK)</span></div><div class="line"><a name="l13652"></a><span class="lineno">13652</span>&#160;</div><div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    (0x1U)</span></div><div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   (0U)</span></div><div class="line"><a name="l13658"></a><span class="lineno">13658</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_USBRST_SHIFT)) &amp; USB_ISTAT_USBRST_MASK)</span></div><div class="line"><a name="l13659"></a><span class="lineno">13659</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     (0x2U)</span></div><div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    (1U)</span></div><div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_ERROR_SHIFT)) &amp; USB_ISTAT_ERROR_MASK)</span></div><div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    (0x4U)</span></div><div class="line"><a name="l13663"></a><span class="lineno">13663</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   (2U)</span></div><div class="line"><a name="l13664"></a><span class="lineno">13664</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_SOFTOK_SHIFT)) &amp; USB_ISTAT_SOFTOK_MASK)</span></div><div class="line"><a name="l13665"></a><span class="lineno">13665</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    (0x8U)</span></div><div class="line"><a name="l13666"></a><span class="lineno">13666</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   (3U)</span></div><div class="line"><a name="l13667"></a><span class="lineno">13667</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_TOKDNE_SHIFT)) &amp; USB_ISTAT_TOKDNE_MASK)</span></div><div class="line"><a name="l13668"></a><span class="lineno">13668</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     (0x10U)</span></div><div class="line"><a name="l13669"></a><span class="lineno">13669</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    (4U)</span></div><div class="line"><a name="l13670"></a><span class="lineno">13670</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_SLEEP_SHIFT)) &amp; USB_ISTAT_SLEEP_MASK)</span></div><div class="line"><a name="l13671"></a><span class="lineno">13671</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    (0x20U)</span></div><div class="line"><a name="l13672"></a><span class="lineno">13672</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   (5U)</span></div><div class="line"><a name="l13673"></a><span class="lineno">13673</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_RESUME_SHIFT)) &amp; USB_ISTAT_RESUME_MASK)</span></div><div class="line"><a name="l13674"></a><span class="lineno">13674</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     (0x80U)</span></div><div class="line"><a name="l13675"></a><span class="lineno">13675</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    (7U)</span></div><div class="line"><a name="l13676"></a><span class="lineno">13676</span>&#160;</div><div class="line"><a name="l13678"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafd22a3ab3195553330b51721fa0ffbf3">13678</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ISTAT_STALL_SHIFT)) &amp; USB_ISTAT_STALL_MASK)</span></div><div class="line"><a name="l13679"></a><span class="lineno">13679</span>&#160;</div><div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  (0x1U)</span></div><div class="line"><a name="l13684"></a><span class="lineno">13684</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 (0U)</span></div><div class="line"><a name="l13685"></a><span class="lineno">13685</span>&#160;</div><div class="line"><a name="l13689"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9adae8276677c093c8b86f2198ae27bb">13689</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_USBRSTEN_SHIFT)) &amp; USB_INTEN_USBRSTEN_MASK)</span></div><div class="line"><a name="l13690"></a><span class="lineno">13690</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   (0x2U)</span></div><div class="line"><a name="l13691"></a><span class="lineno">13691</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  (1U)</span></div><div class="line"><a name="l13692"></a><span class="lineno">13692</span>&#160;</div><div class="line"><a name="l13696"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0d5944dbfdce653f192a20b6664ebcba">13696</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_ERROREN_SHIFT)) &amp; USB_INTEN_ERROREN_MASK)</span></div><div class="line"><a name="l13697"></a><span class="lineno">13697</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  (0x4U)</span></div><div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 (2U)</span></div><div class="line"><a name="l13699"></a><span class="lineno">13699</span>&#160;</div><div class="line"><a name="l13703"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18c02f9334adbb0d5221e89b7a38279d">13703</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_SOFTOKEN_SHIFT)) &amp; USB_INTEN_SOFTOKEN_MASK)</span></div><div class="line"><a name="l13704"></a><span class="lineno">13704</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  (0x8U)</span></div><div class="line"><a name="l13705"></a><span class="lineno">13705</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 (3U)</span></div><div class="line"><a name="l13706"></a><span class="lineno">13706</span>&#160;</div><div class="line"><a name="l13710"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44ac403f2bcc92e328bbd667ecbc3cda">13710</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_TOKDNEEN_SHIFT)) &amp; USB_INTEN_TOKDNEEN_MASK)</span></div><div class="line"><a name="l13711"></a><span class="lineno">13711</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   (0x10U)</span></div><div class="line"><a name="l13712"></a><span class="lineno">13712</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  (4U)</span></div><div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;</div><div class="line"><a name="l13717"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11c1e1ba0d238744202095c978088a8a">13717</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_SLEEPEN_SHIFT)) &amp; USB_INTEN_SLEEPEN_MASK)</span></div><div class="line"><a name="l13718"></a><span class="lineno">13718</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  (0x20U)</span></div><div class="line"><a name="l13719"></a><span class="lineno">13719</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 (5U)</span></div><div class="line"><a name="l13720"></a><span class="lineno">13720</span>&#160;</div><div class="line"><a name="l13724"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga515a55937012d62911eafcb3e22054eb">13724</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_RESUMEEN_SHIFT)) &amp; USB_INTEN_RESUMEEN_MASK)</span></div><div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   (0x80U)</span></div><div class="line"><a name="l13726"></a><span class="lineno">13726</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  (7U)</span></div><div class="line"><a name="l13727"></a><span class="lineno">13727</span>&#160;</div><div class="line"><a name="l13731"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9add456c958e299d486f5ca45a2379af">13731</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_INTEN_STALLEN_SHIFT)) &amp; USB_INTEN_STALLEN_MASK)</span></div><div class="line"><a name="l13732"></a><span class="lineno">13732</span>&#160;</div><div class="line"><a name="l13736"></a><span class="lineno">13736</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  (0x1U)</span></div><div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 (0U)</span></div><div class="line"><a name="l13738"></a><span class="lineno">13738</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_PIDERR_SHIFT)) &amp; USB_ERRSTAT_PIDERR_MASK)</span></div><div class="line"><a name="l13739"></a><span class="lineno">13739</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5_MASK                    (0x2U)</span></div><div class="line"><a name="l13740"></a><span class="lineno">13740</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5_SHIFT                   (1U)</span></div><div class="line"><a name="l13741"></a><span class="lineno">13741</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_CRC5_SHIFT)) &amp; USB_ERRSTAT_CRC5_MASK)</span></div><div class="line"><a name="l13742"></a><span class="lineno">13742</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   (0x4U)</span></div><div class="line"><a name="l13743"></a><span class="lineno">13743</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  (2U)</span></div><div class="line"><a name="l13744"></a><span class="lineno">13744</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_CRC16_SHIFT)) &amp; USB_ERRSTAT_CRC16_MASK)</span></div><div class="line"><a name="l13745"></a><span class="lineno">13745</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    (0x8U)</span></div><div class="line"><a name="l13746"></a><span class="lineno">13746</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   (3U)</span></div><div class="line"><a name="l13747"></a><span class="lineno">13747</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_DFN8_SHIFT)) &amp; USB_ERRSTAT_DFN8_MASK)</span></div><div class="line"><a name="l13748"></a><span class="lineno">13748</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  (0x10U)</span></div><div class="line"><a name="l13749"></a><span class="lineno">13749</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 (4U)</span></div><div class="line"><a name="l13750"></a><span class="lineno">13750</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_BTOERR_SHIFT)) &amp; USB_ERRSTAT_BTOERR_MASK)</span></div><div class="line"><a name="l13751"></a><span class="lineno">13751</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  (0x20U)</span></div><div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 (5U)</span></div><div class="line"><a name="l13753"></a><span class="lineno">13753</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_DMAERR_SHIFT)) &amp; USB_ERRSTAT_DMAERR_MASK)</span></div><div class="line"><a name="l13754"></a><span class="lineno">13754</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  (0x80U)</span></div><div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 (7U)</span></div><div class="line"><a name="l13756"></a><span class="lineno">13756</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERRSTAT_BTSERR_SHIFT)) &amp; USB_ERRSTAT_BTSERR_MASK)</span></div><div class="line"><a name="l13757"></a><span class="lineno">13757</span>&#160;</div><div class="line"><a name="l13761"></a><span class="lineno">13761</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  (0x1U)</span></div><div class="line"><a name="l13762"></a><span class="lineno">13762</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 (0U)</span></div><div class="line"><a name="l13763"></a><span class="lineno">13763</span>&#160;</div><div class="line"><a name="l13767"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8aff57d3636da4ea876d6b9666eb9c8">13767</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_PIDERREN_SHIFT)) &amp; USB_ERREN_PIDERREN_MASK)</span></div><div class="line"><a name="l13768"></a><span class="lineno">13768</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 (0x2U)</span></div><div class="line"><a name="l13769"></a><span class="lineno">13769</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                (1U)</span></div><div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;</div><div class="line"><a name="l13774"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0fdb8376f0e47f96561ee2953e225ff6">13774</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_CRC5EOFEN_SHIFT)) &amp; USB_ERREN_CRC5EOFEN_MASK)</span></div><div class="line"><a name="l13775"></a><span class="lineno">13775</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   (0x4U)</span></div><div class="line"><a name="l13776"></a><span class="lineno">13776</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  (2U)</span></div><div class="line"><a name="l13777"></a><span class="lineno">13777</span>&#160;</div><div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab790bf2a5fa9f59ed6d50f0e1ea812f3">13781</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_CRC16EN_SHIFT)) &amp; USB_ERREN_CRC16EN_MASK)</span></div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    (0x8U)</span></div><div class="line"><a name="l13783"></a><span class="lineno">13783</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   (3U)</span></div><div class="line"><a name="l13784"></a><span class="lineno">13784</span>&#160;</div><div class="line"><a name="l13788"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7b04fb03c3c9e21455addc61a82203e2">13788</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_DFN8EN_SHIFT)) &amp; USB_ERREN_DFN8EN_MASK)</span></div><div class="line"><a name="l13789"></a><span class="lineno">13789</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  (0x10U)</span></div><div class="line"><a name="l13790"></a><span class="lineno">13790</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 (4U)</span></div><div class="line"><a name="l13791"></a><span class="lineno">13791</span>&#160;</div><div class="line"><a name="l13795"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd448b6d7c5031433ac1d25bfb7a5f0d">13795</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_BTOERREN_SHIFT)) &amp; USB_ERREN_BTOERREN_MASK)</span></div><div class="line"><a name="l13796"></a><span class="lineno">13796</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  (0x20U)</span></div><div class="line"><a name="l13797"></a><span class="lineno">13797</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 (5U)</span></div><div class="line"><a name="l13798"></a><span class="lineno">13798</span>&#160;</div><div class="line"><a name="l13802"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae611010a73b86c738e27013a47be26e4">13802</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_DMAERREN_SHIFT)) &amp; USB_ERREN_DMAERREN_MASK)</span></div><div class="line"><a name="l13803"></a><span class="lineno">13803</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  (0x80U)</span></div><div class="line"><a name="l13804"></a><span class="lineno">13804</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 (7U)</span></div><div class="line"><a name="l13805"></a><span class="lineno">13805</span>&#160;</div><div class="line"><a name="l13809"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae03eeefc3a737fe0d1d31ae2305fe962">13809</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ERREN_BTSERREN_SHIFT)) &amp; USB_ERREN_BTSERREN_MASK)</span></div><div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;</div><div class="line"><a name="l13814"></a><span class="lineno">13814</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        (0x4U)</span></div><div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       (2U)</span></div><div class="line"><a name="l13816"></a><span class="lineno">13816</span>&#160;<span class="preprocessor">#define USB_STAT_ODD(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_STAT_ODD_SHIFT)) &amp; USB_STAT_ODD_MASK)</span></div><div class="line"><a name="l13817"></a><span class="lineno">13817</span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         (0x8U)</span></div><div class="line"><a name="l13818"></a><span class="lineno">13818</span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        (3U)</span></div><div class="line"><a name="l13819"></a><span class="lineno">13819</span>&#160;</div><div class="line"><a name="l13823"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga879e6d045ec05d5edcad4e05e091c568">13823</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_STAT_TX_SHIFT)) &amp; USB_STAT_TX_MASK)</span></div><div class="line"><a name="l13824"></a><span class="lineno">13824</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       (0xF0U)</span></div><div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      (4U)</span></div><div class="line"><a name="l13826"></a><span class="lineno">13826</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_STAT_ENDP_SHIFT)) &amp; USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l13827"></a><span class="lineno">13827</span>&#160;</div><div class="line"><a name="l13831"></a><span class="lineno">13831</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  (0x1U)</span></div><div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 (0U)</span></div><div class="line"><a name="l13833"></a><span class="lineno">13833</span>&#160;</div><div class="line"><a name="l13837"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafcc995142941dbf5985fdd3b4c21ca81">13837</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_USBENSOFEN_SHIFT)) &amp; USB_CTL_USBENSOFEN_MASK)</span></div><div class="line"><a name="l13838"></a><span class="lineno">13838</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      (0x2U)</span></div><div class="line"><a name="l13839"></a><span class="lineno">13839</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     (1U)</span></div><div class="line"><a name="l13840"></a><span class="lineno">13840</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_ODDRST_SHIFT)) &amp; USB_CTL_ODDRST_MASK)</span></div><div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      (0x4U)</span></div><div class="line"><a name="l13842"></a><span class="lineno">13842</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     (2U)</span></div><div class="line"><a name="l13843"></a><span class="lineno">13843</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_RESUME_SHIFT)) &amp; USB_CTL_RESUME_MASK)</span></div><div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          (0x20U)</span></div><div class="line"><a name="l13845"></a><span class="lineno">13845</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         (5U)</span></div><div class="line"><a name="l13846"></a><span class="lineno">13846</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY(x)            (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_TXSUSPENDTOKENBUSY_SHIFT)) &amp; USB_CTL_TXSUSPENDTOKENBUSY_MASK)</span></div><div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         (0x40U)</span></div><div class="line"><a name="l13848"></a><span class="lineno">13848</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        (6U)</span></div><div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;</div><div class="line"><a name="l13851"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga438fbda9fa4299d7b9761ca3f63afa6d">13851</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_SE0_SHIFT)) &amp; USB_CTL_SE0_MASK)</span></div><div class="line"><a name="l13852"></a><span class="lineno">13852</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      (0x80U)</span></div><div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     (7U)</span></div><div class="line"><a name="l13854"></a><span class="lineno">13854</span>&#160;</div><div class="line"><a name="l13856"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga61736e62d6fdc40d1b100eadc0ab2be2">13856</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CTL_JSTATE_SHIFT)) &amp; USB_CTL_JSTATE_MASK)</span></div><div class="line"><a name="l13857"></a><span class="lineno">13857</span>&#160;</div><div class="line"><a name="l13861"></a><span class="lineno">13861</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       (0x7FU)</span></div><div class="line"><a name="l13862"></a><span class="lineno">13862</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      (0U)</span></div><div class="line"><a name="l13863"></a><span class="lineno">13863</span>&#160;</div><div class="line"><a name="l13865"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad42e50014eedee91315521b19199ef39">13865</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ADDR_ADDR_SHIFT)) &amp; USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l13866"></a><span class="lineno">13866</span>&#160;</div><div class="line"><a name="l13870"></a><span class="lineno">13870</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  (0xFEU)</span></div><div class="line"><a name="l13871"></a><span class="lineno">13871</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 (1U)</span></div><div class="line"><a name="l13872"></a><span class="lineno">13872</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_BDTPAGE1_BDTBA_SHIFT)) &amp; USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l13873"></a><span class="lineno">13873</span>&#160;</div><div class="line"><a name="l13877"></a><span class="lineno">13877</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     (0xFFU)</span></div><div class="line"><a name="l13878"></a><span class="lineno">13878</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    (0U)</span></div><div class="line"><a name="l13879"></a><span class="lineno">13879</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_FRMNUML_FRM_SHIFT)) &amp; USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l13880"></a><span class="lineno">13880</span>&#160;</div><div class="line"><a name="l13884"></a><span class="lineno">13884</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     (0x7U)</span></div><div class="line"><a name="l13885"></a><span class="lineno">13885</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    (0U)</span></div><div class="line"><a name="l13886"></a><span class="lineno">13886</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_FRMNUMH_FRM_SHIFT)) &amp; USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l13887"></a><span class="lineno">13887</span>&#160;</div><div class="line"><a name="l13891"></a><span class="lineno">13891</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  (0xFFU)</span></div><div class="line"><a name="l13892"></a><span class="lineno">13892</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 (0U)</span></div><div class="line"><a name="l13893"></a><span class="lineno">13893</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_BDTPAGE2_BDTBA_SHIFT)) &amp; USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l13894"></a><span class="lineno">13894</span>&#160;</div><div class="line"><a name="l13898"></a><span class="lineno">13898</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  (0xFFU)</span></div><div class="line"><a name="l13899"></a><span class="lineno">13899</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 (0U)</span></div><div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_BDTPAGE3_BDTBA_SHIFT)) &amp; USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;</div><div class="line"><a name="l13905"></a><span class="lineno">13905</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    (0x1U)</span></div><div class="line"><a name="l13906"></a><span class="lineno">13906</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   (0U)</span></div><div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPHSHK_SHIFT)) &amp; USB_ENDPT_EPHSHK_MASK)</span></div><div class="line"><a name="l13908"></a><span class="lineno">13908</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   (0x2U)</span></div><div class="line"><a name="l13909"></a><span class="lineno">13909</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  (1U)</span></div><div class="line"><a name="l13910"></a><span class="lineno">13910</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPSTALL_SHIFT)) &amp; USB_ENDPT_EPSTALL_MASK)</span></div><div class="line"><a name="l13911"></a><span class="lineno">13911</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    (0x4U)</span></div><div class="line"><a name="l13912"></a><span class="lineno">13912</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   (2U)</span></div><div class="line"><a name="l13913"></a><span class="lineno">13913</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPTXEN_SHIFT)) &amp; USB_ENDPT_EPTXEN_MASK)</span></div><div class="line"><a name="l13914"></a><span class="lineno">13914</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    (0x8U)</span></div><div class="line"><a name="l13915"></a><span class="lineno">13915</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   (3U)</span></div><div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPRXEN_SHIFT)) &amp; USB_ENDPT_EPRXEN_MASK)</span></div><div class="line"><a name="l13917"></a><span class="lineno">13917</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  (0x10U)</span></div><div class="line"><a name="l13918"></a><span class="lineno">13918</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 (4U)</span></div><div class="line"><a name="l13919"></a><span class="lineno">13919</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_ENDPT_EPCTLDIS_SHIFT)) &amp; USB_ENDPT_EPCTLDIS_MASK)</span></div><div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;</div><div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="comment">/* The count of USB_ENDPT */</span></div><div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160;<span class="preprocessor">#define USB_ENDPT_COUNT                          (16U)</span></div><div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;</div><div class="line"><a name="l13927"></a><span class="lineno">13927</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     (0x40U)</span></div><div class="line"><a name="l13928"></a><span class="lineno">13928</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    (6U)</span></div><div class="line"><a name="l13929"></a><span class="lineno">13929</span>&#160;</div><div class="line"><a name="l13933"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6a35a726a9f00f3e8762aa76a95e4682">13933</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBCTRL_PDE_SHIFT)) &amp; USB_USBCTRL_PDE_MASK)</span></div><div class="line"><a name="l13934"></a><span class="lineno">13934</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    (0x80U)</span></div><div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   (7U)</span></div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;</div><div class="line"><a name="l13940"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacf465e2b204f5bb95e476574c35dd74a">13940</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBCTRL_SUSP_SHIFT)) &amp; USB_USBCTRL_SUSP_MASK)</span></div><div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160;</div><div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    (0x10U)</span></div><div class="line"><a name="l13946"></a><span class="lineno">13946</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   (4U)</span></div><div class="line"><a name="l13947"></a><span class="lineno">13947</span>&#160;</div><div class="line"><a name="l13951"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa9e05cb77f4ac1c1dd88ba27574df3dc">13951</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OBSERVE_DMPD_SHIFT)) &amp; USB_OBSERVE_DMPD_MASK)</span></div><div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    (0x40U)</span></div><div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   (6U)</span></div><div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;</div><div class="line"><a name="l13958"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab317284d7d9fc6132a9cd00293c69015">13958</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OBSERVE_DPPD_SHIFT)) &amp; USB_OBSERVE_DPPD_MASK)</span></div><div class="line"><a name="l13959"></a><span class="lineno">13959</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    (0x80U)</span></div><div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   (7U)</span></div><div class="line"><a name="l13961"></a><span class="lineno">13961</span>&#160;</div><div class="line"><a name="l13965"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac95d445b08a1a0abb32095b3b6213f14">13965</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_OBSERVE_DPPU_SHIFT)) &amp; USB_OBSERVE_DPPU_MASK)</span></div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;</div><div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          (0x10U)</span></div><div class="line"><a name="l13971"></a><span class="lineno">13971</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         (4U)</span></div><div class="line"><a name="l13972"></a><span class="lineno">13972</span>&#160;</div><div class="line"><a name="l13976"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae22b0aee8222ab7dd6f06db5ab401558">13976</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG(x)            (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CONTROL_DPPULLUPNONOTG_SHIFT)) &amp; USB_CONTROL_DPPULLUPNONOTG_MASK)</span></div><div class="line"><a name="l13977"></a><span class="lineno">13977</span>&#160;</div><div class="line"><a name="l13981"></a><span class="lineno">13981</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          (0x1U)</span></div><div class="line"><a name="l13982"></a><span class="lineno">13982</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         (0U)</span></div><div class="line"><a name="l13983"></a><span class="lineno">13983</span>&#160;</div><div class="line"><a name="l13987"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa9f049670f81705c2d16d233d26fcdef">13987</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT(x)            (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USB_RESUME_INT_SHIFT)) &amp; USB_USBTRC0_USB_RESUME_INT_MASK)</span></div><div class="line"><a name="l13988"></a><span class="lineno">13988</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                (0x2U)</span></div><div class="line"><a name="l13989"></a><span class="lineno">13989</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               (1U)</span></div><div class="line"><a name="l13990"></a><span class="lineno">13990</span>&#160;</div><div class="line"><a name="l13994"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa41ec146d75f9df502036a725d938eb2">13994</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_SYNC_DET_SHIFT)) &amp; USB_USBTRC0_SYNC_DET_MASK)</span></div><div class="line"><a name="l13995"></a><span class="lineno">13995</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK    (0x4U)</span></div><div class="line"><a name="l13996"></a><span class="lineno">13996</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT   (2U)</span></div><div class="line"><a name="l13997"></a><span class="lineno">13997</span>&#160;</div><div class="line"><a name="l13999"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga894dfcada08a458b11641438d7ed4589">13999</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT(x)      (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT)) &amp; USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK)</span></div><div class="line"><a name="l14000"></a><span class="lineno">14000</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               (0x20U)</span></div><div class="line"><a name="l14001"></a><span class="lineno">14001</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              (5U)</span></div><div class="line"><a name="l14002"></a><span class="lineno">14002</span>&#160;</div><div class="line"><a name="l14008"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8cfb473cdf63dce69fbae3b03e5fa0b9">14008</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USBRESMEN_SHIFT)) &amp; USB_USBTRC0_USBRESMEN_MASK)</span></div><div class="line"><a name="l14009"></a><span class="lineno">14009</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                (0x80U)</span></div><div class="line"><a name="l14010"></a><span class="lineno">14010</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               (7U)</span></div><div class="line"><a name="l14011"></a><span class="lineno">14011</span>&#160;</div><div class="line"><a name="l14015"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga004b6aa65751423c60c2fecc27798d47">14015</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBTRC0_USBRESET_SHIFT)) &amp; USB_USBTRC0_USBRESET_MASK)</span></div><div class="line"><a name="l14016"></a><span class="lineno">14016</span>&#160;</div><div class="line"><a name="l14020"></a><span class="lineno">14020</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                (0xFFU)</span></div><div class="line"><a name="l14021"></a><span class="lineno">14021</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               (0U)</span></div><div class="line"><a name="l14022"></a><span class="lineno">14022</span>&#160;</div><div class="line"><a name="l14024"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9425a289b2e719d6aad583a33ddf1e4b">14024</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_USBFRMADJUST_ADJ_SHIFT)) &amp; USB_USBFRMADJUST_ADJ_MASK)</span></div><div class="line"><a name="l14025"></a><span class="lineno">14025</span>&#160;</div><div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK (0x20U)</span></div><div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT (5U)</span></div><div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160;</div><div class="line"><a name="l14035"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada4fdb1916b81069fbd064c0493cad58">14035</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(x) (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT)) &amp; USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK)</span></div><div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK (0x40U)</span></div><div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT (6U)</span></div><div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;</div><div class="line"><a name="l14042"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d125bb7030c1076bfeee0699b4ef507">14042</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(x) (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT)) &amp; USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK)</span></div><div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK (0x80U)</span></div><div class="line"><a name="l14044"></a><span class="lineno">14044</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT (7U)</span></div><div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160;</div><div class="line"><a name="l14049"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab2e71afbcf36a633273539e09cac475e">14049</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(x) (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT)) &amp; USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK)</span></div><div class="line"><a name="l14050"></a><span class="lineno">14050</span>&#160;</div><div class="line"><a name="l14054"></a><span class="lineno">14054</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK       (0x2U)</span></div><div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT      (1U)</span></div><div class="line"><a name="l14056"></a><span class="lineno">14056</span>&#160;</div><div class="line"><a name="l14060"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac47a28e4b3e9a5ff688770af8f7d6fc1">14060</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN(x)         (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT)) &amp; USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK)</span></div><div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;</div><div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_MASK (0x10U)</span></div><div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_SHIFT (4U)</span></div><div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;</div><div class="line"><a name="l14071"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadee3d160d114d4d4184cc6ed3dee1ca9">14071</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN(x)   (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_SHIFT)) &amp; USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_MASK)</span></div><div class="line"><a name="l14072"></a><span class="lineno">14072</span>&#160;</div><div class="line"><a name="l14076"></a><span class="lineno">14076</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK (0x10U)</span></div><div class="line"><a name="l14077"></a><span class="lineno">14077</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT (4U)</span></div><div class="line"><a name="l14078"></a><span class="lineno">14078</span>&#160;</div><div class="line"><a name="l14082"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga24f0317159c6d0686ee348c7579fbadf">14082</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR(x)  (((uint8_t)(((uint8_t)(x)) &lt;&lt; USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT)) &amp; USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK)</span></div><div class="line"><a name="l14083"></a><span class="lineno">14083</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l14089"></a><span class="lineno">14089</span>&#160;</div><div class="line"><a name="l14090"></a><span class="lineno">14090</span>&#160;</div><div class="line"><a name="l14091"></a><span class="lineno">14091</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l14093"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaa47acf4992407a85e79d911ca1055d17">14093</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div><div class="line"><a name="l14094"></a><span class="lineno">14094</span>&#160;</div><div class="line"><a name="l14095"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaea56c015ce8ad0cc88464060fde6d87c">14095</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div><div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160;</div><div class="line"><a name="l14097"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gac3fe38a7a5a01a7da6dfcc4a06f4f721">14097</a></span>&#160;<span class="preprocessor">#define USB_BASE_ADDRS                           { USB0_BASE }</span></div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;</div><div class="line"><a name="l14099"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gabb481a231c7c57907377d7ee985f826c">14099</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0 }</span></div><div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160;</div><div class="line"><a name="l14101"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#ga17e92a5c4b8217467adbbc5ab517c72f">14101</a></span>&#160;<span class="preprocessor">#define USB_IRQS                                 { USB0_IRQn }</span></div><div class="line"><a name="l14102"></a><span class="lineno">14102</span>&#160; <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;</div><div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;</div><div class="line"><a name="l14108"></a><span class="lineno">14108</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14109"></a><span class="lineno">14109</span>&#160;<span class="comment">   -- VREF Peripheral Access Layer</span></div><div class="line"><a name="l14110"></a><span class="lineno">14110</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14111"></a><span class="lineno">14111</span>&#160;</div><div class="line"><a name="l14118"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html">14118</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l14119"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html#acdaf356ffe42125ef3a82e4439a2e3c9">14119</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_v_r_e_f___type.html#acdaf356ffe42125ef3a82e4439a2e3c9">TRM</a>;                                </div><div class="line"><a name="l14120"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html#a369ca7d5284929a823dab79b7d10d81f">14120</a></span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_v_r_e_f___type.html#a369ca7d5284929a823dab79b7d10d81f">SC</a>;                                 </div><div class="line"><a name="l14121"></a><span class="lineno">14121</span>&#160;} <a class="code" href="struct_v_r_e_f___type.html">VREF_Type</a>;</div><div class="line"><a name="l14122"></a><span class="lineno">14122</span>&#160;</div><div class="line"><a name="l14123"></a><span class="lineno">14123</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14124"></a><span class="lineno">14124</span>&#160;<span class="comment">   -- VREF Register Masks</span></div><div class="line"><a name="l14125"></a><span class="lineno">14125</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14126"></a><span class="lineno">14126</span>&#160;</div><div class="line"><a name="l14134"></a><span class="lineno">14134</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       (0x3FU)</span></div><div class="line"><a name="l14135"></a><span class="lineno">14135</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      (0U)</span></div><div class="line"><a name="l14136"></a><span class="lineno">14136</span>&#160;</div><div class="line"><a name="l14140"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7b200f282af693ea614c6bb380a5bfb8">14140</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_TRM_TRIM_SHIFT)) &amp; VREF_TRM_TRIM_MASK)</span></div><div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_MASK                     (0x40U)</span></div><div class="line"><a name="l14142"></a><span class="lineno">14142</span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_SHIFT                    (6U)</span></div><div class="line"><a name="l14143"></a><span class="lineno">14143</span>&#160;</div><div class="line"><a name="l14148"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaaa2d50a050e401275bb8db441075a60c">14148</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_TRM_CHOPEN_SHIFT)) &amp; VREF_TRM_CHOPEN_MASK)</span></div><div class="line"><a name="l14149"></a><span class="lineno">14149</span>&#160;</div><div class="line"><a name="l14153"></a><span class="lineno">14153</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     (0x3U)</span></div><div class="line"><a name="l14154"></a><span class="lineno">14154</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    (0U)</span></div><div class="line"><a name="l14155"></a><span class="lineno">14155</span>&#160;</div><div class="line"><a name="l14161"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2bd98e877f61a410c3226d6472365b5e">14161</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_MODE_LV_SHIFT)) &amp; VREF_SC_MODE_LV_MASK)</span></div><div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      (0x4U)</span></div><div class="line"><a name="l14163"></a><span class="lineno">14163</span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     (2U)</span></div><div class="line"><a name="l14164"></a><span class="lineno">14164</span>&#160;</div><div class="line"><a name="l14168"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga30537740fce6d9a373359c63805e11e8">14168</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_VREFST_SHIFT)) &amp; VREF_SC_VREFST_MASK)</span></div><div class="line"><a name="l14169"></a><span class="lineno">14169</span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_MASK                     (0x20U)</span></div><div class="line"><a name="l14170"></a><span class="lineno">14170</span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_SHIFT                    (5U)</span></div><div class="line"><a name="l14171"></a><span class="lineno">14171</span>&#160;</div><div class="line"><a name="l14175"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gab383d7f445ab9bf9266da50107d30f7f">14175</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_ICOMPEN_SHIFT)) &amp; VREF_SC_ICOMPEN_MASK)</span></div><div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       (0x40U)</span></div><div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      (6U)</span></div><div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;</div><div class="line"><a name="l14182"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gac93682ccff6c6c12d1929940d197020a">14182</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_REGEN_SHIFT)) &amp; VREF_SC_REGEN_MASK)</span></div><div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      (0x80U)</span></div><div class="line"><a name="l14184"></a><span class="lineno">14184</span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     (7U)</span></div><div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160;</div><div class="line"><a name="l14189"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7a5994dbf9e379f63aea014ab33e4822">14189</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_VREFEN_SHIFT)) &amp; VREF_SC_VREFEN_MASK)</span></div><div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160; <span class="comment">/* end of group VREF_Register_Masks */</span></div><div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160;</div><div class="line"><a name="l14197"></a><span class="lineno">14197</span>&#160;</div><div class="line"><a name="l14198"></a><span class="lineno">14198</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div><div class="line"><a name="l14200"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4a13ce72546505561e4a780677ec0375">14200</a></span>&#160;<span class="preprocessor">#define VREF_BASE                                (0x40074000u)</span></div><div class="line"><a name="l14201"></a><span class="lineno">14201</span>&#160;</div><div class="line"><a name="l14202"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2c9e85d22a9ba37ea589b1747af46307">14202</a></span>&#160;<span class="preprocessor">#define VREF                                     ((VREF_Type *)VREF_BASE)</span></div><div class="line"><a name="l14203"></a><span class="lineno">14203</span>&#160;</div><div class="line"><a name="l14204"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac0ccacace16937d7109589180bb2650b">14204</a></span>&#160;<span class="preprocessor">#define VREF_BASE_ADDRS                          { VREF_BASE }</span></div><div class="line"><a name="l14205"></a><span class="lineno">14205</span>&#160;</div><div class="line"><a name="l14206"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3eb17aee5de4a519ee18fe763e43865b">14206</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTRS                           { VREF }</span></div><div class="line"><a name="l14207"></a><span class="lineno">14207</span>&#160; <span class="comment">/* end of group VREF_Peripheral_Access_Layer */</span></div><div class="line"><a name="l14211"></a><span class="lineno">14211</span>&#160;</div><div class="line"><a name="l14212"></a><span class="lineno">14212</span>&#160;</div><div class="line"><a name="l14213"></a><span class="lineno">14213</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14214"></a><span class="lineno">14214</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l14215"></a><span class="lineno">14215</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l14216"></a><span class="lineno">14216</span>&#160;</div><div class="line"><a name="l14217"></a><span class="lineno">14217</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l14218"></a><span class="lineno">14218</span>&#160;<span class="preprocessor">  #if (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l14219"></a><span class="lineno">14219</span>&#160;<span class="preprocessor">    #pragma clang diagnostic pop</span></div><div class="line"><a name="l14220"></a><span class="lineno">14220</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l14221"></a><span class="lineno">14221</span>&#160;<span class="preprocessor">    #pragma pop</span></div><div class="line"><a name="l14222"></a><span class="lineno">14222</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l14223"></a><span class="lineno">14223</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l14226"></a><span class="lineno">14226</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l14227"></a><span class="lineno">14227</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l14228"></a><span class="lineno">14228</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l14229"></a><span class="lineno">14229</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l14230"></a><span class="lineno">14230</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l14231"></a><span class="lineno">14231</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l14232"></a><span class="lineno">14232</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l14236"></a><span class="lineno">14236</span>&#160;</div><div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;</div><div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;<span class="comment">   -- Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).</span></div><div class="line"><a name="l14240"></a><span class="lineno">14240</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14241"></a><span class="lineno">14241</span>&#160;</div><div class="line"><a name="l14247"></a><span class="lineno">14247</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l14248"></a><span class="lineno">14248</span>&#160;<span class="preprocessor">  #if (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l14249"></a><span class="lineno">14249</span>&#160;<span class="preprocessor">    #pragma clang system_header</span></div><div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l14251"></a><span class="lineno">14251</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l14252"></a><span class="lineno">14252</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l14253"></a><span class="lineno">14253</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l14254"></a><span class="lineno">14254</span>&#160;</div><div class="line"><a name="l14261"></a><span class="lineno"><a class="line" href="group___bit___field___generic___macros.html#ga174e73af51fd6bf7974359c28ec60c0d">14261</a></span>&#160;<span class="preprocessor">#define NXP_VAL2FLD(field, value)    (((value) &lt;&lt; (field ## _SHIFT)) &amp; (field ## _MASK))</span></div><div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;</div><div class="line"><a name="l14268"></a><span class="lineno"><a class="line" href="group___bit___field___generic___macros.html#ga83e253adbbe07eccc440659bf67ef176">14268</a></span>&#160;<span class="preprocessor">#define NXP_FLD2VAL(field, value)    (((value) &amp; (field ## _MASK)) &gt;&gt; (field ## _SHIFT))</span></div><div class="line"><a name="l14269"></a><span class="lineno">14269</span>&#160; <span class="comment">/* end of group Bit_Field_Generic_Macros */</span></div><div class="line"><a name="l14273"></a><span class="lineno">14273</span>&#160;</div><div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;</div><div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14276"></a><span class="lineno">14276</span>&#160;<span class="comment">   -- SDK Compatibility</span></div><div class="line"><a name="l14277"></a><span class="lineno">14277</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;</div><div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;<span class="preprocessor">#define I2C_S1_RXAK_MASK                       I2C_S_RXAK_MASK</span></div><div class="line"><a name="l14285"></a><span class="lineno">14285</span>&#160;<span class="preprocessor">#define I2C_S1_RXAK_SHIFT                      I2C_S_RXAK_SHIFT</span></div><div class="line"><a name="l14286"></a><span class="lineno">14286</span>&#160;<span class="preprocessor">#define I2C_S1_IICIF_MASK                      I2C_S_IICIF_MASK</span></div><div class="line"><a name="l14287"></a><span class="lineno">14287</span>&#160;<span class="preprocessor">#define I2C_S1_IICIF_SHIFT                     I2C_S_IICIF_SHIFTFT</span></div><div class="line"><a name="l14288"></a><span class="lineno">14288</span>&#160;<span class="preprocessor">#define I2C_S1_SRW_MASK                        I2C_S_SRW_MASK</span></div><div class="line"><a name="l14289"></a><span class="lineno">14289</span>&#160;<span class="preprocessor">#define I2C_S1_SRW_SHIFT                       I2C_S_SRW_SHIFT</span></div><div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160;<span class="preprocessor">#define I2C_S1_RAM_MASK                        I2C_S_RAM_MASK</span></div><div class="line"><a name="l14291"></a><span class="lineno">14291</span>&#160;<span class="preprocessor">#define I2C_S1_RAM_SHIFT                       I2C_S_RAM_SHIFT</span></div><div class="line"><a name="l14292"></a><span class="lineno">14292</span>&#160;<span class="preprocessor">#define I2C_S1_ARBL_MASK                       I2C_S_ARBL_MASK</span></div><div class="line"><a name="l14293"></a><span class="lineno">14293</span>&#160;<span class="preprocessor">#define I2C_S1_ARBL_SHIFT                      I2C_S_ARBL_SHIFT</span></div><div class="line"><a name="l14294"></a><span class="lineno">14294</span>&#160;<span class="preprocessor">#define I2C_S1_BUSY_MASK                       I2C_S_BUSY_MASK</span></div><div class="line"><a name="l14295"></a><span class="lineno">14295</span>&#160;<span class="preprocessor">#define I2C_S1_BUSY_SHIFT                      I2C_S_BUSY_SHIFT</span></div><div class="line"><a name="l14296"></a><span class="lineno">14296</span>&#160;<span class="preprocessor">#define I2C_S1_IAAS_MASK                       I2C_S_IAAS_MASK</span></div><div class="line"><a name="l14297"></a><span class="lineno">14297</span>&#160;<span class="preprocessor">#define I2C_S1_IAAS_SHIFT                      I2C_S_IAAS_SHIFT</span></div><div class="line"><a name="l14298"></a><span class="lineno">14298</span>&#160;<span class="preprocessor">#define I2C_S1_TCF_MASK                        I2C_S_TCF_MASK</span></div><div class="line"><a name="l14299"></a><span class="lineno">14299</span>&#160;<span class="preprocessor">#define I2C_S1_TCF_SHIFT                       I2C_S_TCF_SHIFT</span></div><div class="line"><a name="l14300"></a><span class="lineno">14300</span>&#160;<span class="preprocessor">#define I2C_S1_REG(base)                       I2C_S_REG(base)</span></div><div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="preprocessor">#define I2C0_S1                                I2C0_S</span></div><div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160;<span class="preprocessor">#define I2C1_S1                                I2C1_S</span></div><div class="line"><a name="l14303"></a><span class="lineno">14303</span>&#160;<span class="preprocessor">#define PTA_BASE                               GPIOA_BASE</span></div><div class="line"><a name="l14304"></a><span class="lineno">14304</span>&#160;<span class="preprocessor">#define PTB_BASE                               GPIOB_BASE</span></div><div class="line"><a name="l14305"></a><span class="lineno">14305</span>&#160;<span class="preprocessor">#define PTC_BASE                               GPIOC_BASE</span></div><div class="line"><a name="l14306"></a><span class="lineno">14306</span>&#160;<span class="preprocessor">#define PTD_BASE                               GPIOD_BASE</span></div><div class="line"><a name="l14307"></a><span class="lineno">14307</span>&#160;<span class="preprocessor">#define PTE_BASE                               GPIOE_BASE</span></div><div class="line"><a name="l14308"></a><span class="lineno">14308</span>&#160;<span class="preprocessor">#define PTA                                    GPIOA</span></div><div class="line"><a name="l14309"></a><span class="lineno">14309</span>&#160;<span class="preprocessor">#define PTB                                    GPIOB</span></div><div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="preprocessor">#define PTC                                    GPIOC</span></div><div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160;<span class="preprocessor">#define PTD                                    GPIOD</span></div><div class="line"><a name="l14312"></a><span class="lineno">14312</span>&#160;<span class="preprocessor">#define PTE                                    GPIOE</span></div><div class="line"><a name="l14313"></a><span class="lineno">14313</span>&#160;<span class="preprocessor">#define UART0_FLEXIO_IRQn                      UART2_FLEXIO_IRQn</span></div><div class="line"><a name="l14314"></a><span class="lineno">14314</span>&#160;<span class="preprocessor">#define UART0_FLEXIO_IRQHandler                UART2_FLEXIO_IRQHandler</span></div><div class="line"><a name="l14315"></a><span class="lineno">14315</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_MASK                SIM_SOPT5_UART2ODE_MASK</span></div><div class="line"><a name="l14316"></a><span class="lineno">14316</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_SHIFT               SIM_SOPT5_UART2ODE_SHIFT</span></div><div class="line"><a name="l14317"></a><span class="lineno">14317</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                   SIM_SCGC4_UART2_MASK</span></div><div class="line"><a name="l14318"></a><span class="lineno">14318</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                  SIM_SCGC4_UART2_SHIFT</span></div><div class="line"><a name="l14319"></a><span class="lineno">14319</span>&#160;<span class="preprocessor">#define UART0_BASE                             UART2_BASE</span></div><div class="line"><a name="l14320"></a><span class="lineno">14320</span>&#160;<span class="preprocessor">#define UART0_BDH                              UART2_BDH</span></div><div class="line"><a name="l14321"></a><span class="lineno">14321</span>&#160;<span class="preprocessor">#define UART0_BDL                              UART2_BDL</span></div><div class="line"><a name="l14322"></a><span class="lineno">14322</span>&#160;<span class="preprocessor">#define UART0_C1                               UART2_C1</span></div><div class="line"><a name="l14323"></a><span class="lineno">14323</span>&#160;<span class="preprocessor">#define UART0_C2                               UART2_C2</span></div><div class="line"><a name="l14324"></a><span class="lineno">14324</span>&#160;<span class="preprocessor">#define UART0_S1                               UART2_S1</span></div><div class="line"><a name="l14325"></a><span class="lineno">14325</span>&#160;<span class="preprocessor">#define UART0_S2                               UART2_S2</span></div><div class="line"><a name="l14326"></a><span class="lineno">14326</span>&#160;<span class="preprocessor">#define UART0_C3                               UART2_C3</span></div><div class="line"><a name="l14327"></a><span class="lineno">14327</span>&#160;<span class="preprocessor">#define UART0_D                                UART2_D</span></div><div class="line"><a name="l14328"></a><span class="lineno">14328</span>&#160;<span class="preprocessor">#define UART0_MA1                              UART2_MA1</span></div><div class="line"><a name="l14329"></a><span class="lineno">14329</span>&#160;<span class="preprocessor">#define UART0_MA2                              UART2_MA2</span></div><div class="line"><a name="l14330"></a><span class="lineno">14330</span>&#160;<span class="preprocessor">#define UART0_C4                               UART2_C4</span></div><div class="line"><a name="l14331"></a><span class="lineno">14331</span>&#160;<span class="preprocessor">#define UART0_C5                               UART2_C5</span></div><div class="line"><a name="l14332"></a><span class="lineno">14332</span>&#160;<span class="preprocessor">#define UART0_ED                               UART2_ED</span></div><div class="line"><a name="l14333"></a><span class="lineno">14333</span>&#160;<span class="preprocessor">#define UART0_MODEM                            UART2_MODEM</span></div><div class="line"><a name="l14334"></a><span class="lineno">14334</span>&#160;<span class="preprocessor">#define UART0_IR                               UART2_IR</span></div><div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;<span class="preprocessor">#define UART0_PFIFO                            UART2_PFIFO</span></div><div class="line"><a name="l14336"></a><span class="lineno">14336</span>&#160;<span class="preprocessor">#define UART0_CFIFO                            UART2_CFIFO</span></div><div class="line"><a name="l14337"></a><span class="lineno">14337</span>&#160;<span class="preprocessor">#define UART0_SFIFO                            UART2_SFIFO</span></div><div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;<span class="preprocessor">#define UART0_TWFIFO                           UART2_TWFIFO</span></div><div class="line"><a name="l14339"></a><span class="lineno">14339</span>&#160;<span class="preprocessor">#define UART0_TCFIFO                           UART2_TCFIFO</span></div><div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160;<span class="preprocessor">#define UART0_RWFIFO                           UART2_RWFIFO</span></div><div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="preprocessor">#define UART0_RCFIFO                           UART2_RCFIFO</span></div><div class="line"><a name="l14342"></a><span class="lineno">14342</span>&#160;<span class="preprocessor">#define UART0_C7816                            UART2_C7816</span></div><div class="line"><a name="l14343"></a><span class="lineno">14343</span>&#160;<span class="preprocessor">#define UART0_IE7816                           UART2_IE7816</span></div><div class="line"><a name="l14344"></a><span class="lineno">14344</span>&#160;<span class="preprocessor">#define UART0_IS7816                           UART2_IS7816</span></div><div class="line"><a name="l14345"></a><span class="lineno">14345</span>&#160;<span class="preprocessor">#define UART0_WP7816                           UART2_WP7816</span></div><div class="line"><a name="l14346"></a><span class="lineno">14346</span>&#160;<span class="preprocessor">#define UART0_WN7816                           UART2_WN7816</span></div><div class="line"><a name="l14347"></a><span class="lineno">14347</span>&#160;<span class="preprocessor">#define UART0_WF7816                           UART2_WF7816</span></div><div class="line"><a name="l14348"></a><span class="lineno">14348</span>&#160;<span class="preprocessor">#define UART0_ET7816                           UART2_ET7816</span></div><div class="line"><a name="l14349"></a><span class="lineno">14349</span>&#160;<span class="preprocessor">#define UART0_TL7816                           UART2_TL7816</span></div><div class="line"><a name="l14350"></a><span class="lineno">14350</span>&#160;<span class="preprocessor">#define UART0_AP7816A_T0                       UART2_AP7816A_T0</span></div><div class="line"><a name="l14351"></a><span class="lineno">14351</span>&#160;<span class="preprocessor">#define UART0_AP7816B_T0                       UART2_AP7816B_T0</span></div><div class="line"><a name="l14352"></a><span class="lineno">14352</span>&#160;<span class="preprocessor">#define UART0_WP7816A_T0                       UART2_WP7816A_T0</span></div><div class="line"><a name="l14353"></a><span class="lineno">14353</span>&#160;<span class="preprocessor">#define UART0_WP7816A_T1                       UART2_WP7816A_T1</span></div><div class="line"><a name="l14354"></a><span class="lineno">14354</span>&#160;<span class="preprocessor">#define UART0_WP7816B_T0                       UART2_WP7816B_T0</span></div><div class="line"><a name="l14355"></a><span class="lineno">14355</span>&#160;<span class="preprocessor">#define UART0_WP7816B_T1                       UART2_WP7816B_T1</span></div><div class="line"><a name="l14356"></a><span class="lineno">14356</span>&#160;<span class="preprocessor">#define UART0_WGP7816_T1                       UART2_WGP7816_T1</span></div><div class="line"><a name="l14357"></a><span class="lineno">14357</span>&#160;<span class="preprocessor">#define UART0_WP7816C_T1                       UART2_WP7816C_T1</span></div><div class="line"><a name="l14358"></a><span class="lineno">14358</span>&#160;<span class="preprocessor">#define I2S0_MDR                               This_symb_has_been_deprecated</span></div><div class="line"><a name="l14359"></a><span class="lineno">14359</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                    This_symb_has_been_deprecated</span></div><div class="line"><a name="l14360"></a><span class="lineno">14360</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                   This_symb_has_been_deprecated</span></div><div class="line"><a name="l14361"></a><span class="lineno">14361</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE(x)                      This_symb_has_been_deprecated</span></div><div class="line"><a name="l14362"></a><span class="lineno">14362</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_MASK                     This_symb_has_been_deprecated</span></div><div class="line"><a name="l14363"></a><span class="lineno">14363</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                    This_symb_has_been_deprecated</span></div><div class="line"><a name="l14364"></a><span class="lineno">14364</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT(x)                       This_symb_has_been_deprecated</span></div><div class="line"><a name="l14365"></a><span class="lineno">14365</span>&#160;<span class="preprocessor">#define I2S_MDR_REG(base)                      This_symb_has_been_deprecated</span></div><div class="line"><a name="l14366"></a><span class="lineno">14366</span>&#160;<span class="preprocessor">#define CTL0                                   OTGCTL</span></div><div class="line"><a name="l14367"></a><span class="lineno">14367</span>&#160;<span class="preprocessor">#define USB0_CTL0                              USB0_OTGCTL</span></div><div class="line"><a name="l14368"></a><span class="lineno">14368</span>&#160;<span class="preprocessor">#define USB_CTL0_REG(base)                     USB_OTGCTL_REG(base)</span></div><div class="line"><a name="l14369"></a><span class="lineno">14369</span>&#160;<span class="preprocessor">#define USB_CTL0_DPHIGH_MASK                   USB_OTGCTL_DPHIGH_MASK</span></div><div class="line"><a name="l14370"></a><span class="lineno">14370</span>&#160;<span class="preprocessor">#define USB_CTL0_DPHIGH_SHIFT                  USB_OTGCTL_DPHIGH_SHIFT</span></div><div class="line"><a name="l14371"></a><span class="lineno">14371</span>&#160;<span class="preprocessor">#define CTL1                                   CTL</span></div><div class="line"><a name="l14372"></a><span class="lineno">14372</span>&#160;<span class="preprocessor">#define USB0_CTL1                              USB0_CTL</span></div><div class="line"><a name="l14373"></a><span class="lineno">14373</span>&#160;<span class="preprocessor">#define USB_CTL1_REG(base)                     USB_CTL_REG(base)</span></div><div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="preprocessor">#define USB_CTL1_USBEN_MASK                    USB_CTL_USBEN_MASK</span></div><div class="line"><a name="l14375"></a><span class="lineno">14375</span>&#160;<span class="preprocessor">#define USB_CTL1_USBEN_SHIFT                   USB_CTL_USBEN_SHIFT</span></div><div class="line"><a name="l14376"></a><span class="lineno">14376</span>&#160;<span class="preprocessor">#define USB_CTL1_ODDRST_MASK                   USB_CTL_ODDRST_MASK</span></div><div class="line"><a name="l14377"></a><span class="lineno">14377</span>&#160;<span class="preprocessor">#define USB_CTL1_ODDRST_SHIFT                  USB_CTL_ODDRST_SHIFT</span></div><div class="line"><a name="l14378"></a><span class="lineno">14378</span>&#160;<span class="preprocessor">#define USB_CTL1_TXSUSPENDTOKENBUSY_MASK       USB_CTL_TXSUSPENDTOKENBUSY_MASK</span></div><div class="line"><a name="l14379"></a><span class="lineno">14379</span>&#160;<span class="preprocessor">#define USB_CTL1_TXSUSPENDTOKENBUSY_SHIFT      USB_CTL_TXSUSPENDTOKENBUSY_SHIFT</span></div><div class="line"><a name="l14380"></a><span class="lineno">14380</span>&#160;<span class="preprocessor">#define USB_CTL1_SE0_MASK                      USB_CTL_SE0_MASK</span></div><div class="line"><a name="l14381"></a><span class="lineno">14381</span>&#160;<span class="preprocessor">#define USB_CTL1_SE0_SHIFT                     USB_CTL_SE0_SHIFT</span></div><div class="line"><a name="l14382"></a><span class="lineno">14382</span>&#160;<span class="preprocessor">#define USB_CTL1_JSTATE_MASK                   USB_CTL_JSTATE_MASK</span></div><div class="line"><a name="l14383"></a><span class="lineno">14383</span>&#160;<span class="preprocessor">#define USB_CTL1_JSTATE_SHIFT                  USB_CTL_JSTATE_SHIFT</span></div><div class="line"><a name="l14384"></a><span class="lineno">14384</span>&#160;<span class="preprocessor">#define USB_CTL_USBEN_MASK                     USB_CTL_USBENSOFEN_MASK</span></div><div class="line"><a name="l14385"></a><span class="lineno">14385</span>&#160;<span class="preprocessor">#define USB_CTL_USBEN_SHIFT                    USB_CTL_USBENSOFEN_SHIFT</span></div><div class="line"><a name="l14386"></a><span class="lineno">14386</span>&#160; <span class="comment">/* end of group SDK_Compatibility_Symbols */</span></div><div class="line"><a name="l14390"></a><span class="lineno">14390</span>&#160;</div><div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;</div><div class="line"><a name="l14392"></a><span class="lineno">14392</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* _K32L2B31A_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l14393"></a><span class="lineno">14393</span>&#160;</div><div class="ttc" id="struct_u_s_b___type_html_a14ef8aa2216b90fe692d18077ce4b343"><div class="ttname"><a href="struct_u_s_b___type.html#a14ef8aa2216b90fe692d18077ce4b343">USB_Type::STAT</a></div><div class="ttdeci">__I uint8_t STAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13574</div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8494</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a9549c4cef02a58746721348d670e4672"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a9549c4cef02a58746721348d670e4672">MTBDWT_Type::CTRL</a></div><div class="ttdeci">__I uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9139</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="struct_t_p_m___type.html#a9037a11797290aef4ac48048c07e2e89">TPM_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12424</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a02485b6c951602d1fc7bc5c4ffc13994"><div class="ttname"><a href="struct_f_t_f_a___type.html#a02485b6c951602d1fc7bc5c4ffc13994">FTFA_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2302</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_abc885669f9579a0514a37a62fc070ec7"><div class="ttname"><a href="struct_p_o_r_t___type.html#abc885669f9579a0514a37a62fc070ec7">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10064</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a96563b10e1e91f05203f88047408044a">FLEXIO_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1770</div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:284</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">kDmaRequestMux0SPI0Tx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:185</div></div>
<div class="ttc" id="struct_n_v___type_html_aa0da3d6ede3a90b0697a300ddf18cd65"><div class="ttname"><a href="struct_n_v___type.html#aa0da3d6ede3a90b0697a300ddf18cd65">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9415</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">kDmaRequestMux0PortA</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:217</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a2ccafb211d059f7673357ae5bd2c6f18"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a2ccafb211d059f7673357ae5bd2c6f18">MTBDWT_Type::TBCTRL</a></div><div class="ttdeci">__IO uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9148</div></div>
<div class="ttc" id="struct_m_t_b___type_html_af02c1de4dc7a10addebde14fb6e4fa40"><div class="ttname"><a href="struct_m_t_b___type.html#af02c1de4dc7a10addebde14fb6e4fa40">MTB_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8838</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aad768bb6ae15f475e43811151dc885a0"><div class="ttname"><a href="struct_u_s_b___type.html#aad768bb6ae15f475e43811151dc885a0">USB_Type::FRMNUMH</a></div><div class="ttdeci">__IO uint8_t FRMNUMH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13584</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a5cd8776ec6f4970551d0384fd9d9fcee"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5cd8776ec6f4970551d0384fd9d9fcee">kDmaRequestMux0FlexIOChannel2</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:182</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a6feb99db2005544024ef3614c085522b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a6feb99db2005544024ef3614c085522b">kDmaRequestMux0LPUART1Tx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:175</div></div>
<div class="ttc" id="struct_i2_c___type_html_a59168eda4690de8b4b61d6b940d010a6"><div class="ttname"><a href="struct_i2_c___type.html#a59168eda4690de8b4b61d6b940d010a6">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2733</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a715a225c91b8c19aa933f75d516e4edd"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd">LPUART_Type::BAUD</a></div><div class="ttdeci">__IO uint32_t BAUD</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7930</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9168459d074d7d5db188818f924bb86a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9168459d074d7d5db188818f924bb86a">kDmaRequestMux0LPUART1Rx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:174</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a98069e908f0dbdf30857c4c33e5680b8"><div class="ttname"><a href="struct_r_t_c___type.html#a98069e908f0dbdf30857c4c33e5680b8">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10779</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a5baf01a3a36a117e2bebdd02d6d6876a"><div class="ttname"><a href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11082</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a76768ab2e99c7ff366200d94db19eeea"><div class="ttname"><a href="struct_f_t_f_a___type.html#a76768ab2e99c7ff366200d94db19eeea">FTFA_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2305</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">kDmaRequestMux0CMP0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:210</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:104</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f">kDmaRequestMux0TPM2Overflow</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:224</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a1c26bce9144a9606d3f8a60dc750b063"><div class="ttname"><a href="struct_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2604</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_r_t_c___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10784</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_abccabeeb775d571ffd814f5d21937eab"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#abccabeeb775d571ffd814f5d21937eab">MTBDWT_Type::PERIPHID0</a></div><div class="ttdeci">__I uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9156</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a9423324babed28ac7e0a6990356c8cb1"><div class="ttname"><a href="struct_r_c_m___type.html#a9423324babed28ac7e0a6990356c8cb1">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10267</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a3d40c2ada5f832e7800b30feeaf8a8db"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a3d40c2ada5f832e7800b30feeaf8a8db">FLEXIO_Type::SHIFTSTAT</a></div><div class="ttdeci">__IO uint32_t SHIFTSTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1773</div></div>
<div class="ttc" id="struct_a_d_c___type_html_abecccecd01b0d465123a2dc166db4141"><div class="ttname"><a href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:286</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ac8fad0c17c25ced4bf6b1789130f9734"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac8fad0c17c25ced4bf6b1789130f9734">kDmaRequestMux0FlexIOChannel0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:180</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef">kDmaRequestMux0Reserved41</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:209</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aa3f72d440c6487b4770a64743fe1ab15"><div class="ttname"><a href="struct_u_a_r_t___type.html#aa3f72d440c6487b4770a64743fe1ab15">UART_Type::WP7816</a></div><div class="ttdeci">__IO uint8_t WP7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12820</div></div>
<div class="ttc" id="struct_r_c_m___type_html_adb3a6cb8a3c37e9a55ab12962d0983d1"><div class="ttname"><a href="struct_r_c_m___type.html#adb3a6cb8a3c37e9a55ab12962d0983d1">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10266</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae959a34b13cf9ea0076fda72fcf4cf70"><div class="ttname"><a href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:297</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf">kDmaRequestMux0TPM1Channel1</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:201</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:91</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a0c446648987aaee5bb2cd7c8a2e95519"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a0c446648987aaee5bb2cd7c8a2e95519">MTBDWT_Type::COMP</a></div><div class="ttdeci">__IO uint32_t COMP</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9142</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aecd55d0e1e8cbb157482bcfee62ca6ce"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aecd55d0e1e8cbb157482bcfee62ca6ce">Reserved43_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:107</div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1225</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_p_m___type.html#a6095a27d764d06750fc0d642e08f8b2a">TPM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12415</div></div>
<div class="ttc" id="struct_m_c_m___type_html_ab20545f6570ba4fbd88b12f2f32d6cc4"><div class="ttname"><a href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4">MCM_Type::CPO</a></div><div class="ttdeci">__IO uint32_t CPO</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8673</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083add4da009a546c07b4dd20a10d01f47f1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083add4da009a546c07b4dd20a10d01f47f1">Reserved42_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:106</div></div>
<div class="ttc" id="struct_n_v___type_html_ae87543688ebb5c30285916eaa270c014"><div class="ttname"><a href="struct_n_v___type.html#ae87543688ebb5c30285916eaa270c014">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9421</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b">kDmaRequestMux0SPI1Rx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:186</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a247a9bdfd7730b209d0eb1a9d5ef6a8f"><div class="ttname"><a href="struct_s_p_i___type.html#a247a9bdfd7730b209d0eb1a9d5ef6a8f">SPI_Type::CI</a></div><div class="ttdeci">__IO uint8_t CI</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12002</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af49878ba855945dbdb0b403f64bb7360"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af49878ba855945dbdb0b403f64bb7360">kDmaRequestMux0Reserved50</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:218</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e">LPUART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:92</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aca4463c928e7f65eaa324dd97fb6abae"><div class="ttname"><a href="struct_u_a_r_t___type.html#aca4463c928e7f65eaa324dd97fb6abae">UART_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12805</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a3c6b2dbabce20880a5d35da93176e863"><div class="ttname"><a href="struct_t_p_m___type.html#a3c6b2dbabce20880a5d35da93176e863">TPM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12418</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aa3c8a58fb8efc1e8e238232aa765a801"><div class="ttname"><a href="struct_u_s_b___type.html#aa3c8a58fb8efc1e8e238232aa765a801">USB_Type::CLK_RECOVER_INT_EN</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_INT_EN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13608</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">kDmaRequestMux0AlwaysOn61</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:229</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a5634132d0d636b9eac05627fe9e2b2f9"><div class="ttname"><a href="struct_d_a_c___type.html#a5634132d0d636b9eac05627fe9e2b2f9">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1039</div></div>
<div class="ttc" id="struct_n_v___type_html_a060054d1f5f54bb8a55d0eeb7cd8ae29"><div class="ttname"><a href="struct_n_v___type.html#a060054d1f5f54bb8a55d0eeb7cd8ae29">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9423</div></div>
<div class="ttc" id="struct_m_t_b___type_html_aacfec5feeacac6c5b12fd2eef4fcd197"><div class="ttname"><a href="struct_m_t_b___type.html#aacfec5feeacac6c5b12fd2eef4fcd197">MTB_Type::POSITION</a></div><div class="ttdeci">__IO uint32_t POSITION</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8823</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684">kDmaRequestMux0TPM0Channel0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:192</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ac25efaaa034049fd39719cfe5b8ef3a0"><div class="ttname"><a href="struct_a_d_c___type.html#ac25efaaa034049fd39719cfe5b8ef3a0">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:294</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a67ee6ed882d48b23ff9b82a947a1e2ea"><div class="ttname"><a href="struct_c_m_p___type.html#a67ee6ed882d48b23ff9b82a947a1e2ea">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:786</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93">kDmaRequestMux0TPM0Channel2</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:194</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a72bb9b7d61fe3262cd2a6070a7bd5b69"><div class="ttname"><a href="struct_r_t_c___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10778</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a1b1815ddd62683aeabdeac281ff2b4e9"><div class="ttname"><a href="struct_f_t_f_a___type.html#a1b1815ddd62683aeabdeac281ff2b4e9">FTFA_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2300</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a15fc8d35f045f329b80c544bef35ff64">FLEXIO_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1771</div></div>
<div class="ttc" id="struct_n_v___type_html_ae3df2dcb7a5f33570f8cc15cc8126810"><div class="ttname"><a href="struct_n_v___type.html#ae3df2dcb7a5f33570f8cc15cc8126810">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9416</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac1a0e1a00eb516d6cbac701a5704124f"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac1a0e1a00eb516d6cbac701a5704124f">UART_Type::WP7816A_T0</a></div><div class="ttdeci">__IO uint8_t WP7816A_T0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12830</div></div>
<div class="ttc" id="struct_n_v___type_html_a925e5cd64e47102087d0a66af786a626"><div class="ttname"><a href="struct_n_v___type.html#a925e5cd64e47102087d0a66af786a626">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9419</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a42f5a13cd52a3f76b0b20e3e7cb441b4"><div class="ttname"><a href="struct_t_p_m___type.html#a42f5a13cd52a3f76b0b20e3e7cb441b4">TPM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12426</div></div>
<div class="ttc" id="struct_n_v___type_html_a42fa40dda0fa3aee0b861bdf6ffa1eae"><div class="ttname"><a href="struct_n_v___type.html#a42fa40dda0fa3aee0b861bdf6ffa1eae">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9414</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:84</div></div>
<div class="ttc" id="struct_s_m_c___type_html_a96fa5644eba54c5bf0a4c5c16ad4f6f7"><div class="ttname"><a href="struct_s_m_c___type.html#a96fa5644eba54c5bf0a4c5c16ad4f6f7">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11847</div></div>
<div class="ttc" id="struct_i2_c___type_html_a7da5c460cfe30d313f3f057de44ae6b6"><div class="ttname"><a href="struct_i2_c___type.html#a7da5c460cfe30d313f3f057de44ae6b6">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2740</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aaa5097e49217e3d39e09e78fe0495ff7"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aaa5097e49217e3d39e09e78fe0495ff7">kDmaRequestMux0Reserved20</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:188</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aae749069a75330cb4543daa28772e327"><div class="ttname"><a href="struct_u_s_b___type.html#aae749069a75330cb4543daa28772e327">USB_Type::ERRSTAT</a></div><div class="ttdeci">__IO uint8_t ERRSTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13570</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a02e7a916df429e8749930cda0f1bd9e3"><div class="ttname"><a href="struct_c_m_p___type.html#a02e7a916df429e8749930cda0f1bd9e3">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:782</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a9c86520f3dd610ad464ad0a595a761a9"><div class="ttname"><a href="struct_f_t_f_a___type.html#a9c86520f3dd610ad464ad0a595a761a9">FTFA_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2304</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3">kDmaRequestMux0TPM1Overflow</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:223</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a6f9beed9e0ae16bedb9f0681140527fc"><div class="ttname"><a href="struct_m_t_b___type.html#a6f9beed9e0ae16bedb9f0681140527fc">MTB_Type::AUTHSTAT</a></div><div class="ttdeci">__I uint32_t AUTHSTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8835</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354">kDmaRequestMux0Reserved8</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:178</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a3fe7074e6a65a34004b987874bba06e1"><div class="ttname"><a href="struct_u_s_b___type.html#a3fe7074e6a65a34004b987874bba06e1">USB_Type::BDTPAGE2</a></div><div class="ttdeci">__IO uint8_t BDTPAGE2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13586</div></div>
<div class="ttc" id="struct_n_v___type_html_ae95f76fe298558644b1a5c8acc1cdf3a"><div class="ttname"><a href="struct_n_v___type.html#ae95f76fe298558644b1a5c8acc1cdf3a">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9420</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f">kDmaRequestMux0Reserved9</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:179</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_afd5a884a462a6723edaced63ba23ba4e"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#afd5a884a462a6723edaced63ba23ba4e">MTBDWT_Type::FCT</a></div><div class="ttdeci">__IO uint32_t FCT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9144</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">kDmaRequestMux0DAC0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:213</div></div>
<div class="ttc" id="struct_i2_c___type_html_ae154cfc39aa9ad234093c3a7a469a27d"><div class="ttname"><a href="struct_i2_c___type.html#ae154cfc39aa9ad234093c3a7a469a27d">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2743</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_aef77a53fb6962f329978c788b3c1e637"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637">FGPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1638</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a1b5282422d8bb162cd742775e5f9864f"><div class="ttname"><a href="struct_s_i_m___type.html#a1b5282422d8bb162cd742775e5f9864f">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11090</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a70dba78a9955734512a852eeea205781"><div class="ttname"><a href="struct_f_t_f_a___type.html#a70dba78a9955734512a852eeea205781">FTFA_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2292</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_afbfc4df5e76d5106a7e22475e477a468"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#afbfc4df5e76d5106a7e22475e477a468">MTBDWT_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9151</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ad508451930d7d8f8013b3696ddadde2e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad508451930d7d8f8013b3696ddadde2e">kDmaRequestMux0TPM0Channel5</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:197</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a59d6723930c0cbfd56a7451ec569b598"><div class="ttname"><a href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8669</div></div>
<div class="ttc" id="struct_r_f_s_y_s___type_html"><div class="ttname"><a href="struct_r_f_s_y_s___type.html">RFSYS_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10543</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1cc2d6954ca002237cf69c29c4c8fdaf"><div class="ttname"><a href="struct_a_d_c___type.html#a1cc2d6954ca002237cf69c29c4c8fdaf">ADC_Type::CLM3</a></div><div class="ttdeci">__IO uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:307</div></div>
<div class="ttc" id="struct_m_t_b___type_html_acd8505982b40f4478a3d82c4e0c884b4"><div class="ttname"><a href="struct_m_t_b___type.html#acd8505982b40f4478a3d82c4e0c884b4">MTB_Type::PERIPHID6</a></div><div class="ttdeci">__I uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8842</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac7724a1254eff9850cc2c043fa2d0534"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac7724a1254eff9850cc2c043fa2d0534">UART_Type::WN7816</a></div><div class="ttdeci">__IO uint8_t WN7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12821</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">kDmaRequestMux0Disable</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:170</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ab69f073a5103823855dfa98e8b75ec9c"><div class="ttname"><a href="struct_a_d_c___type.html#ab69f073a5103823855dfa98e8b75ec9c">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:289</div></div>
<div class="ttc" id="struct_m_t_b___type_html_abccabeeb775d571ffd814f5d21937eab"><div class="ttname"><a href="struct_m_t_b___type.html#abccabeeb775d571ffd814f5d21937eab">MTB_Type::PERIPHID0</a></div><div class="ttdeci">__I uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8844</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:96</div></div>
<div class="ttc" id="struct_i2_c___type_html_acb6a1bc3db8fa6148894140daa6b97e1"><div class="ttname"><a href="struct_i2_c___type.html#acb6a1bc3db8fa6148894140daa6b97e1">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2732</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_ace00880bb4cdd91134d59cd85324c681"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#ace00880bb4cdd91134d59cd85324c681">MTBDWT_Type::PERIPHID7</a></div><div class="ttdeci">__I uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9155</div></div>
<div class="ttc" id="struct_a_d_c___type_html_addad8cc46860498791a191bb20eaabee"><div class="ttname"><a href="struct_a_d_c___type.html#addad8cc46860498791a191bb20eaabee">ADC_Type::CLMD</a></div><div class="ttdeci">__IO uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:304</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10781</div></div>
<div class="ttc" id="struct_m_t_b___type_html_ac731ad5635ca4bf89e48c2a9e2547877"><div class="ttname"><a href="struct_m_t_b___type.html#ac731ad5635ca4bf89e48c2a9e2547877">MTB_Type::DEVICEARCH</a></div><div class="ttdeci">__I uint32_t DEVICEARCH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8836</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_af1f73251625b304407339862ce318059"><div class="ttname"><a href="struct_u_a_r_t___type.html#af1f73251625b304407339862ce318059">UART_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12804</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a366faa2333304f3085d824a6b21d6f43"><div class="ttname"><a href="struct_c_m_p___type.html#a366faa2333304f3085d824a6b21d6f43">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:784</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a369ca7d5284929a823dab79b7d10d81f"><div class="ttname"><a href="struct_m_c_g___type.html#a369ca7d5284929a823dab79b7d10d81f">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8500</div></div>
<div class="ttc" id="struct_d_a_c___type_html_ad54aa92be9fc988e74d55d2d3daae8ad"><div class="ttname"><a href="struct_d_a_c___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1041</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:81</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a7355e1e5bbdc6795f789840a8b281087"><div class="ttname"><a href="struct_f_t_f_a___type.html#a7355e1e5bbdc6795f789840a8b281087">FTFA_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2296</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a951da47dda3dfe3452e96e494178fad4"><div class="ttname"><a href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8670</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a995e13620d64851a128d6d2e03b6713e"><div class="ttname"><a href="struct_l_l_w_u___type.html#a995e13620d64851a128d6d2e03b6713e">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7259</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a6e9a6805bc92c5472f62e96726172684"><div class="ttname"><a href="struct_u_s_b___type.html#a6e9a6805bc92c5472f62e96726172684">USB_Type::ADDR</a></div><div class="ttdeci">__IO uint8_t ADDR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13578</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a6533a725e5ee4892879f0b6d9dd6675a"><div class="ttname"><a href="struct_s_p_i___type.html#a6533a725e5ee4892879f0b6d9dd6675a">SPI_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12003</div></div>
<div class="ttc" id="core__armv81mml_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:274</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a186e457099444315982ffe89d6235393"><div class="ttname"><a href="struct_r_o_m___type.html#a186e457099444315982ffe89d6235393">ROM_Type::SYSACCESS</a></div><div class="ttdeci">__I uint32_t SYSACCESS</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10610</div></div>
<div class="ttc" id="struct_r_o_m___type_html_ace00880bb4cdd91134d59cd85324c681"><div class="ttname"><a href="struct_r_o_m___type.html#ace00880bb4cdd91134d59cd85324c681">ROM_Type::PERIPHID7</a></div><div class="ttdeci">__I uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10614</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a22ddc096f121ce961c24976be80cacba"><div class="ttname"><a href="struct_m_t_b___type.html#a22ddc096f121ce961c24976be80cacba">MTB_Type::MODECTRL</a></div><div class="ttdeci">__I uint32_t MODECTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8828</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:98</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ac9553a6641fb9da34cb7a0b63c7b2d4e"><div class="ttname"><a href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:292</div></div>
<div class="ttc" id="struct_m_t_b___type_html"><div class="ttname"><a href="struct_m_t_b___type.html">MTB_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8822</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a0542ffc7618a0893938748eef9c87474"><div class="ttname"><a href="struct_s_p_i___type.html#a0542ffc7618a0893938748eef9c87474">SPI_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11993</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a16ec4a15479493f070d74c29f4e244c5"><div class="ttname"><a href="struct_r_o_m___type.html#a16ec4a15479493f070d74c29f4e244c5">ROM_Type::PERIPHID1</a></div><div class="ttdeci">__I uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10616</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">kDmaRequestMux0Reserved1</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:171</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a6d57dd25c691557286930237edb832ab"><div class="ttname"><a href="struct_m_t_b___type.html#a6d57dd25c691557286930237edb832ab">MTB_Type::PERIPHID4</a></div><div class="ttdeci">__I uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8840</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_af02c1de4dc7a10addebde14fb6e4fa40"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#af02c1de4dc7a10addebde14fb6e4fa40">MTBDWT_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9150</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a53d4127ba86dcb65e9c60a5900fb5376"><div class="ttname"><a href="struct_u_a_r_t___type.html#a53d4127ba86dcb65e9c60a5900fb5376">UART_Type::IS7816</a></div><div class="ttdeci">__IO uint8_t IS7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12819</div></div>
<div class="ttc" id="struct_a_d_c___type_html_af8205d2a8f6f433a429ad72e094d617e"><div class="ttname"><a href="struct_a_d_c___type.html#af8205d2a8f6f433a429ad72e094d617e">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:298</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a2c270099e9174761280fdd00e12f9487"><div class="ttname"><a href="struct_u_s_b___type.html#a2c270099e9174761280fdd00e12f9487">USB_Type::INTEN</a></div><div class="ttdeci">__IO uint8_t INTEN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13568</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ad54aa92be9fc988e74d55d2d3daae8ad"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">UART_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12806</div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2731</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a603f8619b1df91f8997fe58a2e54cf25"><div class="ttname"><a href="struct_u_a_r_t___type.html#a603f8619b1df91f8997fe58a2e54cf25">UART_Type::WGP7816_T1</a></div><div class="ttdeci">__IO uint8_t WGP7816_T1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12838</div></div>
<div class="ttc" id="struct_c_m_p___type_html_abdb5e2aed90a3a46151c8bb740665579"><div class="ttname"><a href="struct_c_m_p___type.html#abdb5e2aed90a3a46151c8bb740665579">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:783</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a876dd0a8546697065f406b7543e27af2">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7767</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aeff609af3ee2afab66a1519100036439"><div class="ttname"><a href="struct_u_a_r_t___type.html#aeff609af3ee2afab66a1519100036439">UART_Type::WP7816C_T1</a></div><div class="ttdeci">__IO uint8_t WP7816C_T1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12839</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a722c7bd03a5d7b185bf43bdb5f846d43"><div class="ttname"><a href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:287</div></div>
<div class="ttc" id="struct_s_i_m___type_html_afa6e40b1dfd085e74bffc345bd359205"><div class="ttname"><a href="struct_s_i_m___type.html#afa6e40b1dfd085e74bffc345bd359205">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11087</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ae77f8de9862af2873d5d822ef5229f0a"><div class="ttname"><a href="struct_u_a_r_t___type.html#ae77f8de9862af2873d5d822ef5229f0a">UART_Type::AP7816B_T0</a></div><div class="ttdeci">__IO uint8_t AP7816B_T0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12827</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a48581edecb6a9421e0e159dca5bf8c8c"><div class="ttname"><a href="struct_s_i_m___type.html#a48581edecb6a9421e0e159dca5bf8c8c">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11091</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a6706e8ab80e6df0e9c6624ea08a755a8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a6706e8ab80e6df0e9c6624ea08a755a8">kDmaRequestMux0Reserved21</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:189</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a7006c26539198fbc8729e0386bffdd40"><div class="ttname"><a href="struct_r_t_c___type.html#a7006c26539198fbc8729e0386bffdd40">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10783</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">kDmaRequestMux0I2C1</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:191</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a8075f4fb5887b43eba04eb636853be29"><div class="ttname"><a href="struct_s_i_m___type.html#a8075f4fb5887b43eba04eb636853be29">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11086</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:75</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aa7781256e3a9e7b62eb5a91f8dde5161"><div class="ttname"><a href="struct_u_s_b___type.html#aa7781256e3a9e7b62eb5a91f8dde5161">USB_Type::BDTPAGE1</a></div><div class="ttdeci">__IO uint8_t BDTPAGE1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13580</div></div>
<div class="ttc" id="struct_u_s_b___type_html_acb7581e8a603234f71f2e32a3f5463c5"><div class="ttname"><a href="struct_u_s_b___type.html#acb7581e8a603234f71f2e32a3f5463c5">USB_Type::CTL</a></div><div class="ttdeci">__IO uint8_t CTL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13576</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a2dd2ae7d066d4b4240fe56f72f0f7095"><div class="ttname"><a href="struct_s_i_m___type.html#a2dd2ae7d066d4b4240fe56f72f0f7095">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11072</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a5937017796e3c90bd8d70273e5205549"><div class="ttname"><a href="struct_m_t_b___type.html#a5937017796e3c90bd8d70273e5205549">MTB_Type::LOCKSTAT</a></div><div class="ttdeci">__I uint32_t LOCKSTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8834</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:95</div></div>
<div class="ttc" id="struct_s_i_m___type_html_aac796478e9fdd908d4bccc7b754de080"><div class="ttname"><a href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11095</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e">kDmaRequestMux0Reserved38</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:206</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a41d4e6ae9fb47445146929d15e97153f"><div class="ttname"><a href="struct_r_c_m___type.html#a41d4e6ae9fb47445146929d15e97153f">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10263</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a810f6911c38333115775f924be784050"><div class="ttname"><a href="struct_p_o_r_t___type.html#a810f6911c38333115775f924be784050">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10066</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94">kDmaRequestMux0Reserved31</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:199</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a9c229965c5de3a76f0f694f7f008bd27"><div class="ttname"><a href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:293</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a3b414f3639d8e9ccdeccf5ec15029b9c"><div class="ttname"><a href="struct_u_s_b___type.html#a3b414f3639d8e9ccdeccf5ec15029b9c">USB_Type::ADDINFO</a></div><div class="ttdeci">__I uint8_t ADDINFO</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13564</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec">kDmaRequestMux0LPUART0Tx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:173</div></div>
<div class="ttc" id="struct_i2_c___type_html_ae8436760942c43a7f6b6b8561803dfd7"><div class="ttname"><a href="struct_i2_c___type.html#ae8436760942c43a7f6b6b8561803dfd7">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2741</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a7215388cabf525598a5fc937eb20ed31"><div class="ttname"><a href="struct_u_a_r_t___type.html#a7215388cabf525598a5fc937eb20ed31">UART_Type::TL7816</a></div><div class="ttdeci">__IO uint8_t TL7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12824</div></div>
<div class="ttc" id="struct_p_i_t___type_html_ad205d7250cea8af8b177be3e861193d8"><div class="ttname"><a href="struct_p_i_t___type.html#ad205d7250cea8af8b177be3e861193d8">PIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9761</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a97fbe48fa2f04fa8bd5f27b255d5e0ab"><div class="ttname"><a href="struct_r_o_m___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab">ROM_Type::PERIPHID5</a></div><div class="ttdeci">__I uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10612</div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11992</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">Reserved39_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:103</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a9cd5cd20ce5d7dbf868a7af12fe69b81"><div class="ttname"><a href="struct_u_s_b___type.html#a9cd5cd20ce5d7dbf868a7af12fe69b81">USB_Type::CLK_RECOVER_IRC_EN</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_IRC_EN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13606</div></div>
<div class="ttc" id="struct_n_v___type_html_ae00ef9e85bce41b17b8c85e226bfeadb"><div class="ttname"><a href="struct_n_v___type.html#ae00ef9e85bce41b17b8c85e226bfeadb">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9422</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a16ec4a15479493f070d74c29f4e244c5"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a16ec4a15479493f070d74c29f4e244c5">MTBDWT_Type::PERIPHID1</a></div><div class="ttdeci">__I uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9157</div></div>
<div class="ttc" id="struct_a_d_c___type_html_acc34fda0519e96304c90539eaa110979"><div class="ttname"><a href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:299</div></div>
<div class="ttc" id="struct_p_i_t___type_html_ae4123169fcefb48b1be09b131cbbbd51"><div class="ttname"><a href="struct_p_i_t___type.html#ae4123169fcefb48b1be09b131cbbbd51">PIT_Type::LTMR64H</a></div><div class="ttdeci">__I uint32_t LTMR64H</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9755</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_adb3f29cb83f573e65eb091a7a79e2e43"><div class="ttname"><a href="struct_u_a_r_t___type.html#adb3f29cb83f573e65eb091a7a79e2e43">UART_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12814</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a01995af9e111222e08476c9aee76677c"><div class="ttname"><a href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:302</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10061</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_ac53cb29f8a090565bec5e94b6b808572"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572">FGPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1640</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">kDmaRequestMux0I2C0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:190</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a94da77c610b86d788d32cc8cb6871d23"><div class="ttname"><a href="struct_r_o_m___type.html#a94da77c610b86d788d32cc8cb6871d23">ROM_Type::PERIPHID2</a></div><div class="ttdeci">__I uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10617</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_afabfe869c2da8a9974cac1da36481312"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#afabfe869c2da8a9974cac1da36481312">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7770</div></div>
<div class="ttc" id="struct_n_v___type_html_a7d27c275caa809e8b950cb9fb1f52ea5"><div class="ttname"><a href="struct_n_v___type.html#a7d27c275caa809e8b950cb9fb1f52ea5">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9412</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a295eb4c6412838f4fce0d7f2312c696f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a295eb4c6412838f4fce0d7f2312c696f">kDmaRequestMux0FlexIOChannel1</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:181</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:87</div></div>
<div class="ttc" id="struct_r_t_c___type_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_r_t_c___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10782</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1768</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html"><div class="ttname"><a href="struct_v_r_e_f___type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:14118</div></div>
<div class="ttc" id="struct_o_s_c___type_html_aa8badb87f4f3dc685e151d16014db8f0"><div class="ttname"><a href="struct_o_s_c___type.html#aa8badb87f4f3dc685e151d16014db8f0">OSC_Type::CR</a></div><div class="ttdeci">__IO uint8_t CR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9663</div></div>
<div class="ttc" id="struct_m_t_b___type_html_acc1a632d91e654ed519f8a5baa954733"><div class="ttname"><a href="struct_m_t_b___type.html#acc1a632d91e654ed519f8a5baa954733">MTB_Type::MASTER</a></div><div class="ttdeci">__IO uint32_t MASTER</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8824</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_aa90c98b3b95ed1374dbcf018c74aef79"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79">LPUART_Type::STAT</a></div><div class="ttdeci">__IO uint32_t STAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7931</div></div>
<div class="ttc" id="struct_l_c_d___type_html"><div class="ttname"><a href="struct_l_c_d___type.html">LCD_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:3151</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a07deba1a9895548e459d751b6d4a9a9b"><div class="ttname"><a href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:300</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a87e3001757a0cd493785f1f3337dd0e8"><div class="ttname"><a href="struct_r_t_c___type.html#a87e3001757a0cd493785f1f3337dd0e8">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10777</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a15733121a3927d30210bdcdf90f2d296"><div class="ttname"><a href="struct_r_c_m___type.html#a15733121a3927d30210bdcdf90f2d296">RCM_Type::SSRS0</a></div><div class="ttdeci">__IO uint8_t SSRS0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10270</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_afbd6f1eb8283eca63c4ea3c3d657f149"><div class="ttname"><a href="struct_l_l_w_u___type.html#afbd6f1eb8283eca63c4ea3c3d657f149">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7266</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964">kDmaRequestMux0Reserved53</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:221</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0">PMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:86</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_aef77a53fb6962f329978c788b3c1e637"><div class="ttname"><a href="struct_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2601</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a1013b95ac09a1205ba0528ad32ad1edc"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc">FGPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1642</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a0e53b71919e79a3b3d41b79397733f49"><div class="ttname"><a href="struct_d_m_a___type.html#a0e53b71919e79a3b3d41b79397733f49">DMA_Type::DSR_BCR</a></div><div class="ttdeci">__IO uint32_t DSR_BCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1235</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e">kDmaRequestMux0UART2Rx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:176</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a9131f08aa5a24b8c9ef95d51f62810de"><div class="ttname"><a href="struct_u_s_b___type.html#a9131f08aa5a24b8c9ef95d51f62810de">USB_Type::REV</a></div><div class="ttdeci">__I uint8_t REV</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13562</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:99</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d">kDmaRequestMux0TPM0Overflow</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:222</div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa35d8ef46eb486a961d6a3c4d5b3441f"><div class="ttname"><a href="struct_s_i_m___type.html#aa35d8ef46eb486a961d6a3c4d5b3441f">SIM_Type::COPC</a></div><div class="ttdeci">__IO uint32_t COPC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11097</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a85880705c28fcc199112e1ed40773677"><div class="ttname"><a href="struct_f_t_f_a___type.html#a85880705c28fcc199112e1ed40773677">FTFA_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2306</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a16ec4a15479493f070d74c29f4e244c5"><div class="ttname"><a href="struct_m_t_b___type.html#a16ec4a15479493f070d74c29f4e244c5">MTB_Type::PERIPHID1</a></div><div class="ttdeci">__I uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8845</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda">kDmaRequestMux0Reserved58</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:226</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220">kDmaRequestMux0Reserved39</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:207</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643">kDmaRequestMux0Reserved59</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:227</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">kDmaRequestMux0ADC0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:208</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7257</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8">kDmaRequestMux0Reserved30</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:198</div></div>
<div class="ttc" id="struct_a_d_c___type_html_aa6d0c2c2ba809736fd08737b76334280"><div class="ttname"><a href="struct_a_d_c___type.html#aa6d0c2c2ba809736fd08737b76334280">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:290</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a4fa927e3370c85b13ea9ad67312d3ec1"><div class="ttname"><a href="struct_f_t_f_a___type.html#a4fa927e3370c85b13ea9ad67312d3ec1">FTFA_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2295</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a4a588e9f6d971bfa0ec727d08935c72e"><div class="ttname"><a href="struct_f_t_f_a___type.html#a4a588e9f6d971bfa0ec727d08935c72e">FTFA_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2290</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ab65f35c56895733ec3c11e246b4d99ec"><div class="ttname"><a href="struct_u_s_b___type.html#ab65f35c56895733ec3c11e246b4d99ec">USB_Type::ERREN</a></div><div class="ttdeci">__IO uint8_t ERREN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13572</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html_acdaf356ffe42125ef3a82e4439a2e3c9"><div class="ttname"><a href="struct_v_r_e_f___type.html#acdaf356ffe42125ef3a82e4439a2e3c9">VREF_Type::TRM</a></div><div class="ttdeci">__IO uint8_t TRM</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:14119</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">kDmaRequestMux0PortC</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:219</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a9a966008c6b3e9777985b820a50c7634"><div class="ttname"><a href="struct_f_t_f_a___type.html#a9a966008c6b3e9777985b820a50c7634">FTFA_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2291</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a2164524ec77565baad264a25fbc65378"><div class="ttname"><a href="struct_r_c_m___type.html#a2164524ec77565baad264a25fbc65378">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10264</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_aef000e29f3b219eb64c053000c22fe97"><div class="ttname"><a href="struct_f_t_f_a___type.html#aef000e29f3b219eb64c053000c22fe97">FTFA_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2287</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:74</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a9a5cff1a3ad3808a7b9478791a37915d"><div class="ttname"><a href="struct_s_i_m___type.html#a9a5cff1a3ad3808a7b9478791a37915d">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11080</div></div>
<div class="ttc" id="struct_a_d_c___type_html_aa7869ef75cfd5cd705846e5ab901e275"><div class="ttname"><a href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:301</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a9ebff4a243ecc983d7f4de875b7669d6"><div class="ttname"><a href="struct_r_o_m___type.html#a9ebff4a243ecc983d7f4de875b7669d6">ROM_Type::PERIPHID3</a></div><div class="ttdeci">__I uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10618</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3f8dc2ae265d799ec159ccd2c2fddabd"><div class="ttname"><a href="struct_s_i_m___type.html#a3f8dc2ae265d799ec159ccd2c2fddabd">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11075</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a6526be9b8cd1160be6ff367641220e96"><div class="ttname"><a href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11093</div></div>
<div class="ttc" id="struct_u_s_b___type_html_abf88cf17801830b6a5bc9c58717253ec"><div class="ttname"><a href="struct_u_s_b___type.html#abf88cf17801830b6a5bc9c58717253ec">USB_Type::FRMNUML</a></div><div class="ttdeci">__IO uint8_t FRMNUML</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13582</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a3b45993d28df53171645290c45bdb55c"><div class="ttname"><a href="struct_f_t_f_a___type.html#a3b45993d28df53171645290c45bdb55c">FTFA_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2293</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a54cb6b41986c241ca85af803e9cd6101"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101">LPUART_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7933</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a7e4f8b6d8a9eaabc87f8cd58a42c405c"><div class="ttname"><a href="struct_u_a_r_t___type.html#a7e4f8b6d8a9eaabc87f8cd58a42c405c">UART_Type::WP7816B_T1</a></div><div class="ttdeci">__IO uint8_t WP7816B_T1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12835</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f">kDmaRequestMux0LPUART0Rx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:172</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a3aa2323e3b596f8c9f191acb2ad7f75d"><div class="ttname"><a href="struct_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2602</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58">kDmaRequestMux0TPM2Channel0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:202</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a5c5e4c91ad6bcfad9dae85c6c206234d"><div class="ttname"><a href="struct_d_m_a___type.html#a5c5e4c91ad6bcfad9dae85c6c206234d">DMA_Type::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1229</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a4f920936a8fc32483b3ebd9b0674b450"><div class="ttname"><a href="struct_d_a_c___type.html#a4f920936a8fc32483b3ebd9b0674b450">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1042</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:90</div></div>
<div class="ttc" id="struct_s_m_c___type_html_a758faafc20c20806df9267730ac4bd6a"><div class="ttname"><a href="struct_s_m_c___type.html#a758faafc20c20806df9267730ac4bd6a">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint8_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11848</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:97</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a94dea30a2694ee7f503572038ba68249"><div class="ttname"><a href="struct_f_t_f_a___type.html#a94dea30a2694ee7f503572038ba68249">FTFA_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2297</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64">LPUART_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7932</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html"><div class="ttname"><a href="struct_f_g_p_i_o___type.html">FGPIO_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1637</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aa175a27eddae37d758847685effe7ab0"><div class="ttname"><a href="struct_u_s_b___type.html#aa175a27eddae37d758847685effe7ab0">USB_Type::IDCOMP</a></div><div class="ttdeci">__I uint8_t IDCOMP</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13560</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a5a64f3efc24eb45f8629ddc8050071d0"><div class="ttname"><a href="struct_m_t_b___type.html#a5a64f3efc24eb45f8629ddc8050071d0">MTB_Type::TAGSET</a></div><div class="ttdeci">__I uint32_t TAGSET</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8830</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:85</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a5bfe1e18e59f29dbbec3aca61ab9e4a8"><div class="ttname"><a href="struct_s_p_i___type.html#a5bfe1e18e59f29dbbec3aca61ab9e4a8">SPI_Type::BR</a></div><div class="ttdeci">__IO uint8_t BR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11994</div></div>
<div class="ttc" id="struct_i2_c___type_html_a4f920936a8fc32483b3ebd9b0674b450"><div class="ttname"><a href="struct_i2_c___type.html#a4f920936a8fc32483b3ebd9b0674b450">I2C_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2737</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a5f8b81ae482da669eb9402d4b7db9093"><div class="ttname"><a href="struct_s_p_i___type.html#a5f8b81ae482da669eb9402d4b7db9093">SPI_Type::ML</a></div><div class="ttdeci">__IO uint8_t ML</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11997</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a5704aaa9940312ccd60ee44f31932094"><div class="ttname"><a href="struct_l_l_w_u___type.html#a5704aaa9940312ccd60ee44f31932094">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7267</div></div>
<div class="ttc" id="struct_t_p_m___type_html"><div class="ttname"><a href="struct_t_p_m___type.html">TPM_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12413</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a9571cdf93f6e2a618f6f0163003fe585"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a9571cdf93f6e2a618f6f0163003fe585">FLEXIO_Type::SHIFTEIEN</a></div><div class="ttdeci">__IO uint32_t SHIFTEIEN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1778</div></div>
<div class="ttc" id="struct_a_d_c___type_html_af1f1f4e8be5d496b5ee572702254ca97"><div class="ttname"><a href="struct_a_d_c___type.html#af1f1f4e8be5d496b5ee572702254ca97">ADC_Type::CLM1</a></div><div class="ttdeci">__IO uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:309</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a909d70d4d88dd6731a07b76a21c8214b"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a909d70d4d88dd6731a07b76a21c8214b">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7768</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:83</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600acb0f1f89e5860a941e30d14bb7126728"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acb0f1f89e5860a941e30d14bb7126728">kDmaRequestMux0Reserved57</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:225</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a9ebff4a243ecc983d7f4de875b7669d6"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a9ebff4a243ecc983d7f4de875b7669d6">MTBDWT_Type::PERIPHID3</a></div><div class="ttdeci">__I uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9159</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2">kDmaRequestMux0Reserved46</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:214</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a4711a30f2fd22f8aeab7f895a48e23e5"><div class="ttname"><a href="struct_a_d_c___type.html#a4711a30f2fd22f8aeab7f895a48e23e5">ADC_Type::CLM2</a></div><div class="ttdeci">__IO uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:308</div></div>
<div class="ttc" id="group__edma__request_html_gafd16b7227cfdebb996c941d293ddd600"><div class="ttname"><a href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a></div><div class="ttdeci">_dma_request_source</div><div class="ttdoc">Structure for the DMA hardware request.</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:168</div></div>
<div class="ttc" id="struct_p_m_c___type_html_ac2fc2acedfe2248d41dfbaaccd2a582e"><div class="ttname"><a href="struct_p_m_c___type.html#ac2fc2acedfe2248d41dfbaaccd2a582e">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9913</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a3b3db55ca4412212bfe2c7454f2c6d5e"><div class="ttname"><a href="struct_m_t_b___type.html#a3b3db55ca4412212bfe2c7454f2c6d5e">MTB_Type::LOCKACCESS</a></div><div class="ttdeci">__I uint32_t LOCKACCESS</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8833</div></div>
<div class="ttc" id="struct_s_p_i___type_html_ac1e77cf0d67fe29fd8a408d0ade2dd04"><div class="ttname"><a href="struct_s_p_i___type.html#ac1e77cf0d67fe29fd8a408d0ade2dd04">SPI_Type::DL</a></div><div class="ttdeci">__IO uint8_t DL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11999</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">kDmaRequestMux0AlwaysOn60</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:228</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:80</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aa97f1aae59ce6efd1a22b9ca279058f0"><div class="ttname"><a href="struct_l_l_w_u___type.html#aa97f1aae59ce6efd1a22b9ca279058f0">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7258</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:73</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196">kDmaRequestMux0TPM1Channel0</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:200</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a986be295f88a5b585ac89b5ae6a75f57"><div class="ttname"><a href="struct_a_d_c___type.html#a986be295f88a5b585ac89b5ae6a75f57">ADC_Type::MG</a></div><div class="ttdeci">__IO uint32_t MG</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:295</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:70</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a94da77c610b86d788d32cc8cb6871d23"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a94da77c610b86d788d32cc8cb6871d23">MTBDWT_Type::PERIPHID2</a></div><div class="ttdeci">__I uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9158</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8e90c113959474ceb6f02a51a4d82cc7"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e90c113959474ceb6f02a51a4d82cc7">kDmaRequestMux0TPM0Channel4</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:196</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a7066d020800ce5572217b4dd7be33245"><div class="ttname"><a href="struct_p_i_t___type.html#a7066d020800ce5572217b4dd7be33245">PIT_Type::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9759</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4">kDmaRequestMux0Reserved48</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:216</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:101</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a38fdb1e5ac5dd95a6f67e651ded71276"><div class="ttname"><a href="struct_p_i_t___type.html#a38fdb1e5ac5dd95a6f67e651ded71276">PIT_Type::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9762</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ab3540714d43d0b62818c72e8dc20d90a"><div class="ttname"><a href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:291</div></div>
<div class="ttc" id="struct_n_v___type_html_ae0ad5dd66c2109955a90e1a6f4720a43"><div class="ttname"><a href="struct_n_v___type.html#ae0ad5dd66c2109955a90e1a6f4720a43">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9413</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:108</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12803</div></div>
<div class="ttc" id="struct_t_p_m___type_html_aa35a6713b1e2aafa0749f986730795cb"><div class="ttname"><a href="struct_t_p_m___type.html#aa35a6713b1e2aafa0749f986730795cb">TPM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12416</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a890f44fa11afe8e8452a179312dbbfd6"><div class="ttname"><a href="struct_m_t_b___type.html#a890f44fa11afe8e8452a179312dbbfd6">MTB_Type::BASE</a></div><div class="ttdeci">__I uint32_t BASE</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8826</div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10776</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ac817eb85b2155f60ef10f06dcb3b3adc"><div class="ttname"><a href="struct_u_s_b___type.html#ac817eb85b2155f60ef10f06dcb3b3adc">USB_Type::USBFRMADJUST</a></div><div class="ttdeci">__IO uint8_t USBFRMADJUST</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13602</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ae691410c960f357d63ab3b479cb59641"><div class="ttname"><a href="struct_s_i_m___type.html#ae691410c960f357d63ab3b479cb59641">SIM_Type::SOPT1CFG</a></div><div class="ttdeci">__IO uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11073</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a547577f975c70d66760366cc120462b0"><div class="ttname"><a href="struct_f_t_f_a___type.html#a547577f975c70d66760366cc120462b0">FTFA_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2299</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">kDmaRequestMux0SPI0Rx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:184</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_adfd02f97965934a771d87e054c1fde3e"><div class="ttname"><a href="struct_f_t_f_a___type.html#adfd02f97965934a771d87e054c1fde3e">FTFA_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2298</div></div>
<div class="ttc" id="core__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:110</div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9910</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_adfbc3fe490e0f3d6d67facdc8e0d3497"><div class="ttname"><a href="struct_f_t_f_a___type.html#adfbc3fe490e0f3d6d67facdc8e0d3497">FTFA_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2301</div></div>
<div class="ttc" id="core__armv81mml_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:276</div></div>
<div class="ttc" id="group__edma__request_html_ga87fac76863c6c941e6363236dde6f58e"><div class="ttname"><a href="group__edma__request.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a></div><div class="ttdeci">enum _dma_request_source dma_request_source_t</div><div class="ttdoc">Structure for the DMA hardware request.</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a97fbe48fa2f04fa8bd5f27b255d5e0ab"><div class="ttname"><a href="struct_m_t_b___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab">MTB_Type::PERIPHID5</a></div><div class="ttdeci">__I uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8841</div></div>
<div class="ttc" id="struct_n_v___type_html_a4a588e9f6d971bfa0ec727d08935c72e"><div class="ttname"><a href="struct_n_v___type.html#a4a588e9f6d971bfa0ec727d08935c72e">NV_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9425</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a5c3e6553034f7993105ebde9d573236b"><div class="ttname"><a href="struct_u_a_r_t___type.html#a5c3e6553034f7993105ebde9d573236b">UART_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12815</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_ae66b179d39862bb7d0f8ba9b4c2c58a8"><div class="ttname"><a href="struct_l_l_w_u___type.html#ae66b179d39862bb7d0f8ba9b4c2c58a8">LLWU_Type::PE3</a></div><div class="ttdeci">__IO uint8_t PE3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7260</div></div>
<div class="ttc" id="struct_m_t_b___type_html_ace00880bb4cdd91134d59cd85324c681"><div class="ttname"><a href="struct_m_t_b___type.html#ace00880bb4cdd91134d59cd85324c681">MTB_Type::PERIPHID7</a></div><div class="ttdeci">__I uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8843</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:88</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af5ac0e39fc168694d2b7d39018c6cc0a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:93</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a94da77c610b86d788d32cc8cb6871d23"><div class="ttname"><a href="struct_m_t_b___type.html#a94da77c610b86d788d32cc8cb6871d23">MTB_Type::PERIPHID2</a></div><div class="ttdeci">__I uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8846</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a339e554f6ce0e1633a1e07f5ee9fd2ca"><div class="ttname"><a href="struct_f_t_f_a___type.html#a339e554f6ce0e1633a1e07f5ee9fd2ca">FTFA_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2294</div></div>
<div class="ttc" id="struct_i2_c___type_html_a6c0edcafd91c3baa698617799de6ec35"><div class="ttname"><a href="struct_i2_c___type.html#a6c0edcafd91c3baa698617799de6ec35">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2736</div></div>
<div class="ttc" id="struct_r_o_m___type_html"><div class="ttname"><a href="struct_r_o_m___type.html">ROM_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10606</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aee34a4f9eb528d93f0cc7502501fb907"><div class="ttname"><a href="struct_u_a_r_t___type.html#aee34a4f9eb528d93f0cc7502501fb907">UART_Type::AP7816A_T0</a></div><div class="ttdeci">__IO uint8_t AP7816A_T0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12826</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a09350a7ee6276cea8738dc77ad2049e3"><div class="ttname"><a href="struct_u_a_r_t___type.html#a09350a7ee6276cea8738dc77ad2049e3">UART_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12813</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:109</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aaafdc4eddd9d9e84f3175cf74e29f1b0"><div class="ttname"><a href="struct_l_l_w_u___type.html#aaafdc4eddd9d9e84f3175cf74e29f1b0">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7262</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a5e152370dc7f083dff49c4e56e669435"><div class="ttname"><a href="struct_s_i_m___type.html#a5e152370dc7f083dff49c4e56e669435">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11077</div></div>
<div class="ttc" id="struct_n_v___type_html_a3076fe0bf30cde224dfb9c944d517de0"><div class="ttname"><a href="struct_n_v___type.html#a3076fe0bf30cde224dfb9c944d517de0">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9417</div></div>
<div class="ttc" id="struct_d_a_c___type_html_ab715ae4b8d7a52b050b97bb1048fc2a2"><div class="ttname"><a href="struct_d_a_c___type.html#ab715ae4b8d7a52b050b97bb1048fc2a2">DAC_Type::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1036</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a6c0edcafd91c3baa698617799de6ec35"><div class="ttname"><a href="struct_u_a_r_t___type.html#a6c0edcafd91c3baa698617799de6ec35">UART_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12811</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a5c955643593b4aedbe9f84f054d26522"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a5c955643593b4aedbe9f84f054d26522">MTBDWT_Type::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9143</div></div>
<div class="ttc" id="struct_m_t_b___type_html_ae7fbeaa986ae874c8c93bb71ba6ced25"><div class="ttname"><a href="struct_m_t_b___type.html#ae7fbeaa986ae874c8c93bb71ba6ced25">MTB_Type::FLOW</a></div><div class="ttdeci">__IO uint32_t FLOW</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8825</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">kDmaRequestMux0AlwaysOn62</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:230</div></div>
<div class="ttc" id="struct_d_m_a___type_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_d_m_a___type.html#af6225cb8f4938f98204d11afaffd41c9">DMA_Type::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1237</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ae76758451e5a49d5a7ecc5107aa6aaec"><div class="ttname"><a href="struct_u_a_r_t___type.html#ae76758451e5a49d5a7ecc5107aa6aaec">UART_Type::IE7816</a></div><div class="ttdeci">__IO uint8_t IE7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12818</div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1033</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:100</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a077edc39b83ba91d23059f34a17d48fb"><div class="ttname"><a href="struct_u_s_b___type.html#a077edc39b83ba91d23059f34a17d48fb">USB_Type::PERID</a></div><div class="ttdeci">__I uint8_t PERID</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13558</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a2727b3fe1ebf5d8aa026f51a4857e293"><div class="ttname"><a href="struct_d_a_c___type.html#a2727b3fe1ebf5d8aa026f51a4857e293">DAC_Type::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1035</div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:781</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a183606de7c919c44520d5625860eaebd"><div class="ttname"><a href="struct_p_m_c___type.html#a183606de7c919c44520d5625860eaebd">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9911</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a87caead6e07d105afdea1716b3f1f152"><div class="ttname"><a href="struct_u_a_r_t___type.html#a87caead6e07d105afdea1716b3f1f152">UART_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12812</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a4f920936a8fc32483b3ebd9b0674b450"><div class="ttname"><a href="struct_m_c_g___type.html#a4f920936a8fc32483b3ebd9b0674b450">MCG_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8496</div></div>
<div class="ttc" id="struct_m_t_b___type_html_afbfc4df5e76d5106a7e22475e477a468"><div class="ttname"><a href="struct_m_t_b___type.html#afbfc4df5e76d5106a7e22475e477a468">MTB_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8839</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:89</div></div>
<div class="ttc" id="struct_n_v___type_html_aa4ca5b627931a03b02c1d4ac01e664d5"><div class="ttname"><a href="struct_n_v___type.html#aa4ca5b627931a03b02c1d4ac01e664d5">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9418</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:102</div></div>
<div class="ttc" id="struct_l_c_d___type_html_aae092d9d07574afe1fbc79c8bf7f7c19"><div class="ttname"><a href="struct_l_c_d___type.html#aae092d9d07574afe1fbc79c8bf7f7c19">LCD_Type::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:3152</div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8667</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092">kDmaRequestMux0TPM2Channel1</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:203</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a7ca65d71461aa5e76eb2266ab7ccd0cf"><div class="ttname"><a href="struct_p_o_r_t___type.html#a7ca65d71461aa5e76eb2266ab7ccd0cf">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10063</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a9830952a98862ed103ad0cff61b77bb5"><div class="ttname"><a href="struct_l_l_w_u___type.html#a9830952a98862ed103ad0cff61b77bb5">LLWU_Type::F3</a></div><div class="ttdeci">__I uint8_t F3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7265</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a9dc688d824bd4fbad7ae0cbf014ab941"><div class="ttname"><a href="struct_r_c_m___type.html#a9dc688d824bd4fbad7ae0cbf014ab941">RCM_Type::FM</a></div><div class="ttdeci">__IO uint8_t FM</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10268</div></div>
<div class="ttc" id="struct_s_m_c___type_html_ab80b0e0bb4c1aa3e20de93cee5828603"><div class="ttname"><a href="struct_s_m_c___type.html#ab80b0e0bb4c1aa3e20de93cee5828603">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11846</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a4ba4b47de6e555a63f00e1942c6a2d51"><div class="ttname"><a href="struct_u_a_r_t___type.html#a4ba4b47de6e555a63f00e1942c6a2d51">UART_Type::WP7816B_T0</a></div><div class="ttdeci">__IO uint8_t WP7816B_T0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12831</div></div>
<div class="ttc" id="struct_p_i_t___type_html_ad4fcb6f0bd4cbbc890593eeb21152a92"><div class="ttname"><a href="struct_p_i_t___type.html#ad4fcb6f0bd4cbbc890593eeb21152a92">PIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9760</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a">kDmaRequestMux0Reserved44</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:212</div></div>
<div class="ttc" id="struct_s_p_i___type_html_ab50f078a2c98c9d728f29125df6032cb"><div class="ttname"><a href="struct_s_p_i___type.html#ab50f078a2c98c9d728f29125df6032cb">SPI_Type::DH</a></div><div class="ttdeci">__IO uint8_t DH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12000</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a3fbfa42319981886e98899e3ee069f81"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a3fbfa42319981886e98899e3ee069f81">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7769</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:77</div></div>
<div class="ttc" id="struct_i2_c___type_html_a1150d16f9855062058c3b12511dcd188"><div class="ttname"><a href="struct_i2_c___type.html#a1150d16f9855062058c3b12511dcd188">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2738</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_aa235af9b0cbab8f28b3af6ba1d05fa08"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#aa235af9b0cbab8f28b3af6ba1d05fa08">FLEXIO_Type::SHIFTSIEN</a></div><div class="ttdeci">__IO uint32_t SHIFTSIEN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1777</div></div>
<div class="ttc" id="struct_i2_c___type_html_ae9dab8ef1aad113e4a4f83a1dc78e357"><div class="ttname"><a href="struct_i2_c___type.html#ae9dab8ef1aad113e4a4f83a1dc78e357">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2739</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4">PORTC_PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:111</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a58148ff5ccf31e3492e95fefe99ada53"><div class="ttname"><a href="struct_a_d_c___type.html#a58148ff5ccf31e3492e95fefe99ada53">ADC_Type::CLMS</a></div><div class="ttdeci">__IO uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:305</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ad54aa92be9fc988e74d55d2d3daae8ad"><div class="ttname"><a href="struct_m_c_g___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">MCG_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8495</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ad0d728d70043ae45a2629823fb3dc8ef"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ad0d728d70043ae45a2629823fb3dc8ef">kDmaRequestMux0FlexIOChannel3</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:183</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7929</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a0c6b967745d0bb3e1bd280f7dd98db49"><div class="ttname"><a href="struct_s_i_m___type.html#a0c6b967745d0bb3e1bd280f7dd98db49">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11085</div></div>
<div class="ttc" id="struct_r_o_m___type_html_abccabeeb775d571ffd814f5d21937eab"><div class="ttname"><a href="struct_r_o_m___type.html#abccabeeb775d571ffd814f5d21937eab">ROM_Type::PERIPHID0</a></div><div class="ttdeci">__I uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10615</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a0efd9120430014bffb829dea9ae59849"><div class="ttname"><a href="struct_d_a_c___type.html#a0efd9120430014bffb829dea9ae59849">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1040</div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9662</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="struct_r_t_c___type.html#ae9dd9282fab299d0cd6e119564688e53">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10780</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ac8db14da050fcf50b52dc461c601cf95"><div class="ttname"><a href="struct_m_c_g___type.html#ac8db14da050fcf50b52dc461c601cf95">MCG_Type::S</a></div><div class="ttdeci">__I uint8_t S</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8498</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b">kDmaRequestMux0Reserved36</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:204</div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9411</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297">kDmaRequestMux0Reserved43</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:211</div></div>
<div class="ttc" id="struct_r_o_m___type_html_acd8505982b40f4478a3d82c4e0c884b4"><div class="ttname"><a href="struct_r_o_m___type.html#acd8505982b40f4478a3d82c4e0c884b4">ROM_Type::PERIPHID6</a></div><div class="ttdeci">__I uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10613</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e">kDmaRequestMux0TPM0Channel3</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:195</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ac89afa76ff77065c1cf493a11c82b831"><div class="ttname"><a href="struct_u_s_b___type.html#ac89afa76ff77065c1cf493a11c82b831">USB_Type::USBTRC0</a></div><div class="ttdeci">__IO uint8_t USBTRC0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13600</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a3aa2323e3b596f8c9f191acb2ad7f75d"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d">FGPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1639</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a5c6ad4e0c91192a69ab5951a6635d38b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5c6ad4e0c91192a69ab5951a6635d38b">kDmaRequestMux0Reserved47</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:215</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aafdaf251d5cfeb18803536542a880459"><div class="ttname"><a href="struct_u_a_r_t___type.html#aafdaf251d5cfeb18803536542a880459">UART_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12809</div></div>
<div class="ttc" id="struct_u_s_b___type_html"><div class="ttname"><a href="struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13557</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html_a369ca7d5284929a823dab79b7d10d81f"><div class="ttname"><a href="struct_v_r_e_f___type.html#a369ca7d5284929a823dab79b7d10d81f">VREF_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:14120</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a387c7f0803d309215cb3a8e950a3306e"><div class="ttname"><a href="struct_a_d_c___type.html#a387c7f0803d309215cb3a8e950a3306e">ADC_Type::CLM0</a></div><div class="ttdeci">__IO uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:310</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a57790bed2fb6759181812845dbca3eb8"><div class="ttname"><a href="struct_s_i_m___type.html#a57790bed2fb6759181812845dbca3eb8">SIM_Type::SRVCOP</a></div><div class="ttdeci">__O uint32_t SRVCOP</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11098</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a4f920936a8fc32483b3ebd9b0674b450"><div class="ttname"><a href="struct_s_p_i___type.html#a4f920936a8fc32483b3ebd9b0674b450">SPI_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11995</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_ad347c3a79fc856a6b4a44a448f9e3a0c"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ad347c3a79fc856a6b4a44a448f9e3a0c">FLEXIO_Type::SHIFTERR</a></div><div class="ttdeci">__IO uint32_t SHIFTERR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1774</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac856f6590921b79caebef629c5704c4e"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac856f6590921b79caebef629c5704c4e">UART_Type::WP7816A_T1</a></div><div class="ttdeci">__IO uint8_t WP7816A_T1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12834</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_acb3c733a52a45ab759f6a6d76d59b86c"><div class="ttname"><a href="struct_f_t_f_a___type.html#acb3c733a52a45ab759f6a6d76d59b86c">FTFA_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2303</div></div>
<div class="ttc" id="struct_l_c_d___type_html_aaae4fdf0b16483015bdf37fefd65a3ae"><div class="ttname"><a href="struct_l_c_d___type.html#aaae4fdf0b16483015bdf37fefd65a3ae">LCD_Type::FDCR</a></div><div class="ttdeci">__IO uint32_t FDCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:3154</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ad042c540de71ddbe331a097886f11579"><div class="ttname"><a href="struct_u_s_b___type.html#ad042c540de71ddbe331a097886f11579">USB_Type::CONTROL</a></div><div class="ttdeci">__IO uint8_t CONTROL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13598</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a1013b95ac09a1205ba0528ad32ad1edc"><div class="ttname"><a href="struct_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2605</div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9752</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a04dafd3ac005ff337f83b0a17755161f"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f">LPUART_Type::MATCH</a></div><div class="ttdeci">__IO uint32_t MATCH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7934</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a91433e592a086af139d7860f6a37b723"><div class="ttname"><a href="struct_r_c_m___type.html#a91433e592a086af139d7860f6a37b723">RCM_Type::MR</a></div><div class="ttdeci">__IO uint8_t MR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10269</div></div>
<div class="ttc" id="struct_n_v___type_html_a9c289cf99054de8442c0847062613f18"><div class="ttname"><a href="struct_n_v___type.html#a9c289cf99054de8442c0847062613f18">NV_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9424</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1ac68ed297fff3a0b27ccd90a55b2f28"><div class="ttname"><a href="struct_a_d_c___type.html#a1ac68ed297fff3a0b27ccd90a55b2f28">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:296</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="struct_t_p_m___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">TPM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12422</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1525</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a06f204f3d6e31fa8b5c3af07bc098278"><div class="ttname"><a href="struct_f_t_f_a___type.html#a06f204f3d6e31fa8b5c3af07bc098278">FTFA_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2288</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a07810538c8d6aba73ee3dd0c573256c7"><div class="ttname"><a href="struct_l_l_w_u___type.html#a07810538c8d6aba73ee3dd0c573256c7">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7263</div></div>
<div class="ttc" id="struct_c_m_p___type_html_aaa661e87917570b0139052849a7a1dae"><div class="ttname"><a href="struct_c_m_p___type.html#aaa661e87917570b0139052849a7a1dae">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:787</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aa40fc6462cf87d4569e0039075b5890b"><div class="ttname"><a href="struct_u_s_b___type.html#aa40fc6462cf87d4569e0039075b5890b">USB_Type::CLK_RECOVER_CTRL</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_CTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13604</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a6533a725e5ee4892879f0b6d9dd6675a"><div class="ttname"><a href="struct_u_a_r_t___type.html#a6533a725e5ee4892879f0b6d9dd6675a">UART_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12810</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a9ebff4a243ecc983d7f4de875b7669d6"><div class="ttname"><a href="struct_m_t_b___type.html#a9ebff4a243ecc983d7f4de875b7669d6">MTB_Type::PERIPHID3</a></div><div class="ttdeci">__I uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8847</div></div>
<div class="ttc" id="struct_i2_c___type_html_ad54aa92be9fc988e74d55d2d3daae8ad"><div class="ttname"><a href="struct_i2_c___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">I2C_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2734</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae20cd4616d206938dcbdd0d89294a1c5"><div class="ttname"><a href="struct_a_d_c___type.html#ae20cd4616d206938dcbdd0d89294a1c5">ADC_Type::CLM4</a></div><div class="ttdeci">__IO uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:306</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">kDmaRequestMux0AlwaysOn63</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:231</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541">kDmaRequestMux0Reserved37</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:205</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a092532c18bb122f73d67ea2ea2ee2d1a"><div class="ttname"><a href="struct_m_c_g___type.html#a092532c18bb122f73d67ea2ea2ee2d1a">MCG_Type::MC</a></div><div class="ttdeci">__IO uint8_t MC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8502</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9138</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572">kDmaRequestMux0TPM0Channel1</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:193</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a80a839f3568db27ac207dc4e8b9bd7a7"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a80a839f3568db27ac207dc4e8b9bd7a7">FLEXIO_Type::TIMIEN</a></div><div class="ttdeci">__IO uint32_t TIMIEN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1779</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ab7cffdbb22df189f2a80d3b52a61a68b"><div class="ttname"><a href="struct_u_s_b___type.html#ab7cffdbb22df189f2a80d3b52a61a68b">USB_Type::ISTAT</a></div><div class="ttdeci">__IO uint8_t ISTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13566</div></div>
<div class="ttc" id="struct_l_c_d___type_html_a2ac50357d1ebac2949d27bfc4855e6a4"><div class="ttname"><a href="struct_l_c_d___type.html#a2ac50357d1ebac2949d27bfc4855e6a4">LCD_Type::AR</a></div><div class="ttdeci">__IO uint32_t AR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:3153</div></div>
<div class="ttc" id="struct_i2_c___type_html_aafdaf251d5cfeb18803536542a880459"><div class="ttname"><a href="struct_i2_c___type.html#aafdaf251d5cfeb18803536542a880459">I2C_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2744</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f">UART2_FLEXIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:94</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7766</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a441a96d3febd01d841b24561b4d036a3"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3">FGPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1643</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a9d04f09d406768348505eb747ade1e23"><div class="ttname"><a href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11094</div></div>
<div class="ttc" id="struct_d_m_a___type_html_af59ac6c373e8107836aab76df475a6cd"><div class="ttname"><a href="struct_d_m_a___type.html#af59ac6c373e8107836aab76df475a6cd">DMA_Type::DSR</a></div><div class="ttdeci">uint8_t DSR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1233</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a342559d79209f064052a8a005bfd38a3"><div class="ttname"><a href="struct_s_i_m___type.html#a342559d79209f064052a8a005bfd38a3">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11084</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_ac53cb29f8a090565bec5e94b6b808572"><div class="ttname"><a href="struct_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2603</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905">kDmaRequestMux0UART2Tx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:177</div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11845</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_acd8505982b40f4478a3d82c4e0c884b4"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#acd8505982b40f4478a3d82c4e0c884b4">MTBDWT_Type::PERIPHID6</a></div><div class="ttdeci">__I uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9154</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a45cfec446adcac8826db39db8dfb292d"><div class="ttname"><a href="struct_u_s_b___type.html#a45cfec446adcac8826db39db8dfb292d">USB_Type::CLK_RECOVER_INT_STATUS</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_INT_STATUS</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13610</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a7c081e6d23713bc4eec0ab17965a8dff"><div class="ttname"><a href="struct_l_l_w_u___type.html#a7c081e6d23713bc4eec0ab17965a8dff">LLWU_Type::PE4</a></div><div class="ttdeci">__IO uint8_t PE4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7261</div></div>
<div class="ttc" id="struct_i2_c___type_html_ae84d7b4597381d16c807ac8c0f77b12c"><div class="ttname"><a href="struct_i2_c___type.html#ae84d7b4597381d16c807ac8c0f77b12c">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2742</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_p_i_t___type.html#a27af4e9f888f0b7b1e8da7e002d98798">PIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9753</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a71c139861c5c28b6a6e81b2b1c72946a"><div class="ttname"><a href="struct_t_p_m___type.html#a71c139861c5c28b6a6e81b2b1c72946a">TPM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12414</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_ae6ff4ad124af251e253d7c736c688675"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ae6ff4ad124af251e253d7c736c688675">FLEXIO_Type::TIMSTAT</a></div><div class="ttdeci">__IO uint32_t TIMSTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1775</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aa2febdf8acc41a1c2092f4448fcd4211"><div class="ttname"><a href="struct_u_a_r_t___type.html#aa2febdf8acc41a1c2092f4448fcd4211">UART_Type::ET7816</a></div><div class="ttdeci">__IO uint8_t ET7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12823</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a25809d192dc2d1e4b676d5b6c935973f"><div class="ttname"><a href="struct_u_s_b___type.html#a25809d192dc2d1e4b676d5b6c935973f">USB_Type::OBSERVE</a></div><div class="ttdeci">__I uint8_t OBSERVE</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13596</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:76</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a83913e1e59cc5b6a9f2906fab663be39"><div class="ttname"><a href="struct_u_a_r_t___type.html#a83913e1e59cc5b6a9f2906fab663be39">UART_Type::WF7816</a></div><div class="ttdeci">__IO uint8_t WF7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12822</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ab20ff3f0387cbcc2652477ed5d2702df">FLEXIO_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1769</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ad696ad5082cb8aef65756299d5eb897e"><div class="ttname"><a href="struct_u_s_b___type.html#ad696ad5082cb8aef65756299d5eb897e">USB_Type::ENDPT</a></div><div class="ttdeci">__IO uint8_t ENDPT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13591</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a9f165d8b54aa90099eb9eeb4bb86ba1d"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a9f165d8b54aa90099eb9eeb4bb86ba1d">FLEXIO_Type::SHIFTSDEN</a></div><div class="ttdeci">__IO uint32_t SHIFTSDEN</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1781</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac4e320927bd72445c49414603b05f792"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac4e320927bd72445c49414603b05f792">UART_Type::S1</a></div><div class="ttdeci">__I uint8_t S1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12808</div></div>
<div class="ttc" id="struct_u_s_b___type_html_af9ace2f6c534877065e28aef9a09512a"><div class="ttname"><a href="struct_u_s_b___type.html#af9ace2f6c534877065e28aef9a09512a">USB_Type::BDTPAGE3</a></div><div class="ttdeci">__IO uint8_t BDTPAGE3</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13588</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a1c26bce9144a9606d3f8a60dc750b063"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063">FGPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1641</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a350a7f2bc07234049109e960348ae22c"><div class="ttname"><a href="struct_p_i_t___type.html#a350a7f2bc07234049109e960348ae22c">PIT_Type::LTMR64L</a></div><div class="ttdeci">__I uint32_t LTMR64L</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9756</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html"><div class="ttname"><a href="struct_f_t_f_a___type.html">FTFA_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2286</div></div>
<div class="ttc" id="struct_s_p_i___type_html_ad54aa92be9fc988e74d55d2d3daae8ad"><div class="ttname"><a href="struct_s_p_i___type.html#ad54aa92be9fc988e74d55d2d3daae8ad">SPI_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11996</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a16512ce9ebeba1cd4b36259b4872b679"><div class="ttname"><a href="struct_m_c_m___type.html#a16512ce9ebeba1cd4b36259b4872b679">MCM_Type::PLACR</a></div><div class="ttdeci">__IO uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8671</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a9c289cf99054de8442c0847062613f18"><div class="ttname"><a href="struct_f_t_f_a___type.html#a9c289cf99054de8442c0847062613f18">FTFA_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2289</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ad3423d05c1b61a09639d9ea8b5d3ea66"><div class="ttname"><a href="struct_s_i_m___type.html#ad3423d05c1b61a09639d9ea8b5d3ea66">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11078</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a6d57dd25c691557286930237edb832ab"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a6d57dd25c691557286930237edb832ab">MTBDWT_Type::PERIPHID4</a></div><div class="ttdeci">__I uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9152</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a97fbe48fa2f04fa8bd5f27b255d5e0ab"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a97fbe48fa2f04fa8bd5f27b255d5e0ab">MTBDWT_Type::PERIPHID5</a></div><div class="ttdeci">__I uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9153</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a441a96d3febd01d841b24561b4d036a3"><div class="ttname"><a href="struct_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2606</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a4f920936a8fc32483b3ebd9b0674b450"><div class="ttname"><a href="struct_u_a_r_t___type.html#a4f920936a8fc32483b3ebd9b0674b450">UART_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12807</div></div>
<div class="ttc" id="struct_s_p_i___type_html_aea2fccc9fc351b426a4d0789546eaa88"><div class="ttname"><a href="struct_s_p_i___type.html#aea2fccc9fc351b426a4d0789546eaa88">SPI_Type::MH</a></div><div class="ttdeci">__IO uint8_t MH</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11998</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda">kDmaRequestMux0PortD</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:220</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2600</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a6d57dd25c691557286930237edb832ab"><div class="ttname"><a href="struct_r_o_m___type.html#a6d57dd25c691557286930237edb832ab">ROM_Type::PERIPHID4</a></div><div class="ttdeci">__I uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10611</div></div>
<div class="ttc" id="struct_l_c_d___type_html_a60e603662731cb78500abe693fa249ee"><div class="ttname"><a href="struct_l_c_d___type.html#a60e603662731cb78500abe693fa249ee">LCD_Type::FDSR</a></div><div class="ttdeci">__IO uint32_t FDSR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:3155</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:82</div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10262</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a22e5df8ec02f6f9fb1aae7aab10f7ac6"><div class="ttname"><a href="struct_p_m_c___type.html#a22e5df8ec02f6f9fb1aae7aab10f7ac6">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:9912</div></div>
<div class="ttc" id="struct_i2_c___type_html_a0542ffc7618a0893938748eef9c87474"><div class="ttname"><a href="struct_i2_c___type.html#a0542ffc7618a0893938748eef9c87474">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:2735</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a2fc819f4661814727300843a6c591223"><div class="ttname"><a href="struct_u_s_b___type.html#a2fc819f4661814727300843a6c591223">USB_Type::USBCTRL</a></div><div class="ttdeci">__IO uint8_t USBCTRL</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:13594</div></div>
<div class="ttc" id="struct_r_o_m___type_html_aeabd12dc10a19a2f333e39bb5f329295"><div class="ttname"><a href="struct_r_o_m___type.html#aeabd12dc10a19a2f333e39bb5f329295">ROM_Type::TABLEMARK</a></div><div class="ttdeci">__I uint32_t TABLEMARK</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10608</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_acdab11c41c499a94d80bd2d347ec97cb"><div class="ttname"><a href="struct_u_a_r_t___type.html#acdab11c41c499a94d80bd2d347ec97cb">UART_Type::C7816</a></div><div class="ttdeci">__IO uint8_t C7816</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12817</div></div>
<div class="ttc" id="struct_t_p_m___type_html_abbc17ee9708ecdd4ddc9cb9e528bdbac"><div class="ttname"><a href="struct_t_p_m___type.html#abbc17ee9708ecdd4ddc9cb9e528bdbac">TPM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:12419</div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11071</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a03a428b9768794844191fe61a3e27f87"><div class="ttname"><a href="struct_d_m_a___type.html#a03a428b9768794844191fe61a3e27f87">DMA_Type::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:1228</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a76d0489a678cfb330980a27aa5c561ce"><div class="ttname"><a href="struct_m_t_b___type.html#a76d0489a678cfb330980a27aa5c561ce">MTB_Type::TAGCLEAR</a></div><div class="ttdeci">__I uint32_t TAGCLEAR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:8831</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46">kDmaRequestMux0SPI1Tx</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:187</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a8390d51184687794c312ac5148cc9e2b"><div class="ttname"><a href="struct_l_l_w_u___type.html#a8390d51184687794c312ac5148cc9e2b">LLWU_Type::F2</a></div><div class="ttdeci">__IO uint8_t F2</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:7264</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a063b97a92c34c2c0cb7f8746f9f50f3c"><div class="ttname"><a href="struct_s_i_m___type.html#a063b97a92c34c2c0cb7f8746f9f50f3c">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11088</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a3fa18be8bc25b11eff5d36fbad087a91"><div class="ttname"><a href="struct_c_m_p___type.html#a3fa18be8bc25b11eff5d36fbad087a91">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:785</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:105</div></div>
<div class="ttc" id="struct_s_m_c___type_html_ad38d8d9691e23bb395d7b9030040693a"><div class="ttname"><a href="struct_s_m_c___type.html#ad38d8d9691e23bb395d7b9030040693a">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:11849</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a7b2815c39ff2f860d979b2aa9f18d773"><div class="ttname"><a href="struct_r_c_m___type.html#a7b2815c39ff2f860d979b2aa9f18d773">RCM_Type::SSRS1</a></div><div class="ttdeci">__IO uint8_t SSRS1</div><div class="ttdef"><b>Definition:</b> K32L2B31A.h:10271</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
