// Seed: 1330126789
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    output id_5
    , id_8,
    input id_6,
    input id_7
);
  logic id_9, id_10, id_11;
  logic id_12 = id_6;
  reg   id_13;
  always @(negedge id_7 | 1) id_13 <= #1{1'b0, 1};
endmodule
