// Seed: 362072411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply0 id_4;
  inout supply0 id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = 1;
  assign module_1.id_11 = 0;
  assign id_3 = $realtime;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd68,
    parameter id_1  = 32'd39,
    parameter id_11 = 32'd12,
    parameter id_6  = 32'd26,
    parameter id_8  = 32'd86
) (
    input  tri0 _id_0,
    input  tri1 _id_1
    , id_5,
    output wire id_2,
    output tri  id_3
);
  assign {id_5, id_5, 1, -1'b0} = 1;
  wire _id_6;
  wire ["" -  id_0 : id_6] id_7;
  wire _id_8;
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_5,
      id_7
  );
  logic [-1 : (  -1  )] id_10;
  ;
  always @(posedge 1) $signed(40);
  ;
  logic [id_6 : -1] _id_11;
  reg id_12;
  always @(posedge id_9[id_11 : id_8<id_1] or posedge id_10)
    if (1) id_12 <= 1'h0;
    else deassign id_6;
endmodule
