#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d0bbb5b3a0 .scope module, "cpu_testbench" "cpu_testbench" 2 3;
 .timescale -9 -12;
L_000001d0bbcc8380 .functor BUFZ 4, v000001d0bbb41660_0, C4<0000>, C4<0000>, C4<0000>;
v000001d0bbbc6b20_0 .var "clk", 0 0;
v000001d0bbbc6300_0 .net "pc", 3 0, L_000001d0bbcc8380;  1 drivers
v000001d0bbbc69e0_0 .var "reset", 0 0;
S_000001d0bbb5b530 .scope module, "cpu" "simple_cpu" 2 12, 3 3 0, S_000001d0bbb5b3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "pc";
v000001d0bbbc7660_0 .net "alu_result", 7 0, v000001d0bbb40ee0_0;  1 drivers
v000001d0bbbc73e0_0 .net "clk", 0 0, v000001d0bbbc6b20_0;  1 drivers
v000001d0bbbc7340_0 .net "dest", 2 0, L_000001d0bbbc6760;  1 drivers
v000001d0bbbc6120_0 .net "instruction", 7 0, L_000001d0bbb5baa0;  1 drivers
v000001d0bbbc6da0_0 .var "jump", 0 0;
v000001d0bbbc6580_0 .var "jump_addr", 3 0;
v000001d0bbbc7840_0 .net "opcode", 2 0, L_000001d0bbbc63a0;  1 drivers
v000001d0bbbc7980_0 .net "pc", 3 0, v000001d0bbb41660_0;  1 drivers
v000001d0bbbc6620_0 .net "reg_data1", 7 0, L_000001d0bbb5bd40;  1 drivers
v000001d0bbbc61c0_0 .net "reg_data2", 7 0, L_000001d0bbb5bdb0;  1 drivers
v000001d0bbbc72a0_0 .net "reset", 0 0, v000001d0bbbc69e0_0;  1 drivers
v000001d0bbbc68a0_0 .net "src", 2 0, L_000001d0bbbc6a80;  1 drivers
v000001d0bbbc6260_0 .var "write_addr", 2 0;
v000001d0bbbc7f20_0 .var "write_data", 7 0;
v000001d0bbbc7480_0 .var "write_en", 0 0;
v000001d0bbbc7700_0 .net "zero_flag", 0 0, v000001d0bbb409e0_0;  1 drivers
E_000001d0bbb6ae00/0 .event anyedge, v000001d0bbb40b20_0, v000001d0bbb40c60_0, v000001d0bbb40ee0_0, v000001d0bbb412a0_0;
E_000001d0bbb6ae00/1 .event anyedge, v000001d0bbb40940_0, v000001d0bbbc7c00_0, v000001d0bbb41660_0, v000001d0bbb40f80_0;
E_000001d0bbb6ae00/2 .event anyedge, v000001d0bbb40bc0_0, v000001d0bbbc7200_0, v000001d0bbbc7b60_0, v000001d0bbb409e0_0;
E_000001d0bbb6ae00 .event/or E_000001d0bbb6ae00/0, E_000001d0bbb6ae00/1, E_000001d0bbb6ae00/2;
S_000001d0bbb50970 .scope module, "ALU" "alu" 3 61, 4 3 0, S_000001d0bbb5b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 8 "operand1";
    .port_info 2 /INPUT 8 "operand2";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v000001d0bbb40c60_0 .net "opcode", 2 0, L_000001d0bbbc63a0;  alias, 1 drivers
v000001d0bbb412a0_0 .net "operand1", 7 0, L_000001d0bbb5bd40;  alias, 1 drivers
v000001d0bbb40940_0 .net "operand2", 7 0, L_000001d0bbb5bdb0;  alias, 1 drivers
v000001d0bbb40ee0_0 .var "result", 7 0;
v000001d0bbb409e0_0 .var "zero_flag", 0 0;
E_000001d0bbb6a400 .event anyedge, v000001d0bbb40c60_0, v000001d0bbb412a0_0, v000001d0bbb40940_0, v000001d0bbb40ee0_0;
S_000001d0bbb50b00 .scope module, "DEC" "instruction_decoder" 3 41, 5 3 0, S_000001d0bbb5b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /OUTPUT 3 "opcode";
    .port_info 2 /OUTPUT 3 "reg1";
    .port_info 3 /OUTPUT 3 "reg2_or_imm";
v000001d0bbb40a80_0 .net *"_ivl_3", 1 0, L_000001d0bbbc66c0;  1 drivers
L_000001d0bbc800d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0bbb41340_0 .net *"_ivl_7", 0 0, L_000001d0bbc800d0;  1 drivers
v000001d0bbb40f80_0 .net "instruction", 7 0, L_000001d0bbb5baa0;  alias, 1 drivers
v000001d0bbb413e0_0 .net "opcode", 2 0, L_000001d0bbbc63a0;  alias, 1 drivers
v000001d0bbb40b20_0 .net "reg1", 2 0, L_000001d0bbbc6760;  alias, 1 drivers
v000001d0bbb40bc0_0 .net "reg2_or_imm", 2 0, L_000001d0bbbc6a80;  alias, 1 drivers
L_000001d0bbbc63a0 .part L_000001d0bbb5baa0, 5, 3;
L_000001d0bbbc66c0 .part L_000001d0bbb5baa0, 3, 2;
L_000001d0bbbc6760 .concat [ 2 1 0 0], L_000001d0bbbc66c0, L_000001d0bbc800d0;
L_000001d0bbbc6a80 .part L_000001d0bbb5baa0, 0, 3;
S_000001d0bbb55790 .scope module, "PC" "program_counter" 3 26, 6 3 0, S_000001d0bbb5b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 4 "jump_addr";
    .port_info 4 /OUTPUT 4 "pc_out";
v000001d0bbb40d00_0 .net "clk", 0 0, v000001d0bbbc6b20_0;  alias, 1 drivers
v000001d0bbb41020_0 .net "jump", 0 0, v000001d0bbbc6da0_0;  1 drivers
v000001d0bbb40da0_0 .net "jump_addr", 3 0, v000001d0bbbc6580_0;  1 drivers
v000001d0bbb41660_0 .var "pc_out", 3 0;
v000001d0bbb410c0_0 .net "reset", 0 0, v000001d0bbbc69e0_0;  alias, 1 drivers
E_000001d0bbb6a7c0 .event posedge, v000001d0bbb410c0_0, v000001d0bbb40d00_0;
S_000001d0bbb55920 .scope module, "REGFILE" "register_file" 3 49, 7 3 0, S_000001d0bbb5b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 3 "read_addr1";
    .port_info 5 /INPUT 3 "read_addr2";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
L_000001d0bbb5bd40 .functor BUFZ 8, L_000001d0bbbc6f80, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d0bbb5bdb0 .functor BUFZ 8, L_000001d0bbbc70c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d0bbc80118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d0bbb41200_0 .net *"_ivl_11", 1 0, L_000001d0bbc80118;  1 drivers
v000001d0bbb41160_0 .net *"_ivl_14", 7 0, L_000001d0bbbc70c0;  1 drivers
v000001d0bbb41480_0 .net *"_ivl_16", 3 0, L_000001d0bbbc7520;  1 drivers
L_000001d0bbc80160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d0bbb41520_0 .net *"_ivl_19", 1 0, L_000001d0bbc80160;  1 drivers
v000001d0bbb415c0_0 .net *"_ivl_6", 7 0, L_000001d0bbbc6f80;  1 drivers
v000001d0bbb41700_0 .net *"_ivl_8", 3 0, L_000001d0bbbc7020;  1 drivers
v000001d0bbb40800_0 .net "actual_read_addr1", 1 0, L_000001d0bbbc6bc0;  1 drivers
v000001d0bbbc7d40_0 .net "actual_read_addr2", 1 0, L_000001d0bbbc6d00;  1 drivers
v000001d0bbbc64e0_0 .net "actual_write_addr", 1 0, L_000001d0bbbc6ee0;  1 drivers
v000001d0bbbc7160_0 .net "clk", 0 0, v000001d0bbbc6b20_0;  alias, 1 drivers
v000001d0bbbc78e0_0 .net "read_addr1", 2 0, L_000001d0bbbc6760;  alias, 1 drivers
v000001d0bbbc7ac0_0 .net "read_addr2", 2 0, L_000001d0bbbc6a80;  alias, 1 drivers
v000001d0bbbc7a20_0 .net "read_data1", 7 0, L_000001d0bbb5bd40;  alias, 1 drivers
v000001d0bbbc6800_0 .net "read_data2", 7 0, L_000001d0bbb5bdb0;  alias, 1 drivers
v000001d0bbbc7e80 .array "registers", 0 3, 7 0;
v000001d0bbbc7200_0 .net "write_addr", 2 0, v000001d0bbbc6260_0;  1 drivers
v000001d0bbbc7b60_0 .net "write_data", 7 0, v000001d0bbbc7f20_0;  1 drivers
v000001d0bbbc7c00_0 .net "write_en", 0 0, v000001d0bbbc7480_0;  1 drivers
E_000001d0bbb6a440 .event posedge, v000001d0bbb40d00_0;
L_000001d0bbbc6ee0 .part v000001d0bbbc6260_0, 0, 2;
L_000001d0bbbc6bc0 .part L_000001d0bbbc6760, 0, 2;
L_000001d0bbbc6d00 .part L_000001d0bbbc6a80, 0, 2;
L_000001d0bbbc6f80 .array/port v000001d0bbbc7e80, L_000001d0bbbc7020;
L_000001d0bbbc7020 .concat [ 2 2 0 0], L_000001d0bbbc6bc0, L_000001d0bbc80118;
L_000001d0bbbc70c0 .array/port v000001d0bbbc7e80, L_000001d0bbbc7520;
L_000001d0bbbc7520 .concat [ 2 2 0 0], L_000001d0bbbc6d00, L_000001d0bbc80160;
S_000001d0bbb594f0 .scope module, "ROM" "instruction_memory" 3 35, 8 3 0, S_000001d0bbb5b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 8 "data";
L_000001d0bbb5baa0 .functor BUFZ 8, L_000001d0bbbc7ca0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d0bbbc77a0_0 .net *"_ivl_0", 7 0, L_000001d0bbbc7ca0;  1 drivers
v000001d0bbbc7de0_0 .net *"_ivl_2", 5 0, L_000001d0bbbc6080;  1 drivers
L_000001d0bbc80088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d0bbbc6440_0 .net *"_ivl_5", 1 0, L_000001d0bbc80088;  1 drivers
v000001d0bbbc6940_0 .net "addr", 3 0, v000001d0bbb41660_0;  alias, 1 drivers
v000001d0bbbc6c60_0 .net "data", 7 0, L_000001d0bbb5baa0;  alias, 1 drivers
v000001d0bbbc6e40 .array "memory", 15 0, 7 0;
L_000001d0bbbc7ca0 .array/port v000001d0bbbc6e40, L_000001d0bbbc6080;
L_000001d0bbbc6080 .concat [ 4 2 0 0], v000001d0bbb41660_0, L_000001d0bbc80088;
    .scope S_000001d0bbb55790;
T_0 ;
    %wait E_000001d0bbb6a7c0;
    %load/vec4 v000001d0bbb410c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d0bbb41660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d0bbb41020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d0bbb40da0_0;
    %assign/vec4 v000001d0bbb41660_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d0bbb41660_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d0bbb41660_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d0bbb594f0;
T_1 ;
    %pushi/vec4 173, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0bbbc6e40, 4, 0;
    %pushi/vec4 183, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0bbbc6e40, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0bbbc6e40, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001d0bbb55920;
T_2 ;
    %wait E_000001d0bbb6a440;
    %load/vec4 v000001d0bbbc7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001d0bbbc7b60_0;
    %load/vec4 v000001d0bbbc64e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d0bbbc7e80, 0, 4;
    %vpi_call 7 30 "$display", "REG WRITE: R[%0d] = %h", v000001d0bbbc7200_0, v000001d0bbbc7b60_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d0bbb50970;
T_3 ;
    %wait E_000001d0bbb6a400;
    %load/vec4 v000001d0bbb40c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v000001d0bbb412a0_0;
    %load/vec4 v000001d0bbb40940_0;
    %add;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v000001d0bbb412a0_0;
    %load/vec4 v000001d0bbb40940_0;
    %mul;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000001d0bbb412a0_0;
    %load/vec4 v000001d0bbb40940_0;
    %and;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v000001d0bbb412a0_0;
    %load/vec4 v000001d0bbb40940_0;
    %or;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000001d0bbb412a0_0;
    %load/vec4 v000001d0bbb40940_0;
    %xor;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000001d0bbb40940_0;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000001d0bbb412a0_0;
    %load/vec4 v000001d0bbb40940_0;
    %sub;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000001d0bbb412a0_0;
    %inv;
    %store/vec4 v000001d0bbb40ee0_0, 0, 8;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %load/vec4 v000001d0bbb40ee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v000001d0bbb409e0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d0bbb5b530;
T_4 ;
    %wait E_000001d0bbb6ae00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc7340_0;
    %store/vec4 v000001d0bbbc6260_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc6da0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d0bbbc6580_0, 0, 4;
    %load/vec4 v000001d0bbbc7840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc7660_0;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %vpi_call 3 82 "$display", "ADD Executed: R1=%h, R2=%h, RESULT=%h, write_en=%b", v000001d0bbbc6620_0, v000001d0bbbc61c0_0, v000001d0bbbc7660_0, v000001d0bbbc7480_0 {0 0 0};
    %vpi_call 3 83 "$display", "CPU Cycle - PC=%d, Instruction=%h, Opcode=%b, Dest=%b, Src=%b", v000001d0bbbc7980_0, v000001d0bbbc6120_0, v000001d0bbbc7840_0, v000001d0bbbc7340_0, v000001d0bbbc68a0_0 {0 0 0};
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc7660_0;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc7660_0;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc7660_0;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc7660_0;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v000001d0bbbc7340_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d0bbbc7340_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d0bbbc6260_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v000001d0bbbc68a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %vpi_call 3 112 "$display", "MOV IMM: R%d = #%h", v000001d0bbbc6260_0, v000001d0bbbc7f20_0 {0 0 0};
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc61c0_0;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %vpi_call 3 117 "$display", "MOV REG: R%d = R%d = %h", v000001d0bbbc7340_0, v000001d0bbbc68a0_0, v000001d0bbbc61c0_0 {0 0 0};
T_4.10 ;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %load/vec4 v000001d0bbbc7660_0;
    %store/vec4 v000001d0bbbc7f20_0, 0, 8;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v000001d0bbbc7840_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.13, 4;
    %load/vec4 v000001d0bbbc7340_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc6da0_0, 0, 1;
    %load/vec4 v000001d0bbbc68a0_0;
    %pad/u 4;
    %store/vec4 v000001d0bbbc6580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v000001d0bbbc7840_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.16, 4;
    %load/vec4 v000001d0bbbc7340_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000001d0bbbc7700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc6da0_0, 0, 1;
    %load/vec4 v000001d0bbbc68a0_0;
    %pad/u 4;
    %store/vec4 v000001d0bbbc6580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
T_4.17 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001d0bbbc7840_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.21, 4;
    %load/vec4 v000001d0bbbc7340_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %load/vec4 v000001d0bbbc7700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc6da0_0, 0, 1;
    %load/vec4 v000001d0bbbc68a0_0;
    %pad/u 4;
    %store/vec4 v000001d0bbbc6580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc7480_0, 0, 1;
T_4.22 ;
T_4.19 ;
T_4.15 ;
T_4.12 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d0bbb5b3a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc6b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0bbbc69e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001d0bbb5b3a0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000001d0bbbc6b20_0;
    %inv;
    %store/vec4 v000001d0bbbc6b20_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d0bbb5b3a0;
T_7 ;
    %vpi_call 2 25 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d0bbb5b3a0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0bbbc69e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 35 "$display", "Final PC = %h", v000001d0bbbc6300_0 {0 0 0};
    %vpi_call 2 36 "$display", "R1 = %h", &A<v000001d0bbbc7e80, 1> {0 0 0};
    %vpi_call 2 37 "$display", "R2 = %h", &A<v000001d0bbbc7e80, 2> {0 0 0};
    %vpi_call 2 38 "$display", "R3 = %h", &A<v000001d0bbbc7e80, 3> {0 0 0};
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_testbench.v";
    "cpu.v";
    "alu.v";
    "instruction_decoder.v";
    "program_counter.v";
    "register_file.v";
    "instruction_memory.v";
