
/* Verilog's underlying data representation allows for any bit to have one of four values:

1, 
0, 
x (i.e. unknown, could actually be 1, 0, z or on the state of change), 
z (the high impedance output of a tri-state gate)

*/