Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 21:28:34 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.470       -6.989                     31                  920        0.165        0.000                      0                  920        4.500        0.000                       0                   578  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.470       -6.989                     31                  920        0.165        0.000                      0                  920        4.500        0.000                       0                   578  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           31  Failing Endpoints,  Worst Slack       -0.470ns,  Total Violation       -6.989ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 2.750ns (28.005%)  route 7.070ns (71.995%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=12, routed)          0.847     2.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X41Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.462 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm[339]_i_79/O
                         net (fo=6, routed)           0.705     3.167    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[31]
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.291 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052/O
                         net (fo=1, routed)           0.300     3.590    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.714 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.296     4.010    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124     4.134 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021/O
                         net (fo=1, routed)           0.413     4.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021_n_4
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.671 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007/O
                         net (fo=1, routed)           0.301     4.972    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.096 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993/O
                         net (fo=1, routed)           0.295     5.391    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.515 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.312     5.827    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_4
    SLICE_X42Y78         LUT5 (Prop_lut5_I1_O)        0.124     5.951 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966/O
                         net (fo=1, routed)           0.285     6.236    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.360 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949/O
                         net (fo=1, routed)           0.154     6.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.638 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931/O
                         net (fo=1, routed)           0.263     6.901    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911/O
                         net (fo=1, routed)           0.154     7.179    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.303 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886/O
                         net (fo=1, routed)           0.294     7.597    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.721 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.165     7.886    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.010 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725/O
                         net (fo=1, routed)           0.286     8.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.296     8.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I4_O)        0.124     8.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252/O
                         net (fo=1, routed)           0.263     9.104    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.151     9.379    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.503 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.289    10.793    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_4
    RAMB36_X3Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.750ns (28.248%)  route 6.985ns (71.752%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=12, routed)          0.847     2.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X41Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.462 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm[339]_i_79/O
                         net (fo=6, routed)           0.705     3.167    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[31]
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.291 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052/O
                         net (fo=1, routed)           0.300     3.590    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.714 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.296     4.010    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124     4.134 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021/O
                         net (fo=1, routed)           0.413     4.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021_n_4
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.671 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007/O
                         net (fo=1, routed)           0.301     4.972    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.096 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993/O
                         net (fo=1, routed)           0.295     5.391    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.515 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.312     5.827    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_4
    SLICE_X42Y78         LUT5 (Prop_lut5_I1_O)        0.124     5.951 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966/O
                         net (fo=1, routed)           0.285     6.236    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.360 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949/O
                         net (fo=1, routed)           0.154     6.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.638 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931/O
                         net (fo=1, routed)           0.263     6.901    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911/O
                         net (fo=1, routed)           0.154     7.179    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.303 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886/O
                         net (fo=1, routed)           0.294     7.597    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.721 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.165     7.886    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.010 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725/O
                         net (fo=1, routed)           0.286     8.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.296     8.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I4_O)        0.124     8.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252/O
                         net (fo=1, routed)           0.263     9.104    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.151     9.379    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.503 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.205    10.708    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_4
    RAMB36_X2Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.668ns (27.407%)  route 7.067ns (72.593%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y82         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=12, routed)          0.671     2.100    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[41]
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.150     2.250 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_788/O
                         net (fo=3, routed)           0.829     3.079    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_788_n_4
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.326     3.405 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1023/O
                         net (fo=1, routed)           0.857     4.263    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1023_n_4
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.387 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1009/O
                         net (fo=1, routed)           0.293     4.680    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1009_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.804 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_995/O
                         net (fo=1, routed)           0.289     5.093    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_995_n_4
    SLICE_X41Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.217 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.151     5.369    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_4
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.348     5.840    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_4
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.964 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.158     6.122    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_4
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.246 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.311     6.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_4
    SLICE_X38Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.681 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_915/O
                         net (fo=1, routed)           0.171     6.852    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_915_n_4
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.976 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_890/O
                         net (fo=1, routed)           0.282     7.258    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_890_n_4
    SLICE_X38Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.382 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_832/O
                         net (fo=1, routed)           0.165     7.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_832_n_4
    SLICE_X38Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.671 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_726/O
                         net (fo=1, routed)           0.303     7.974    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_726_n_4
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_544/O
                         net (fo=1, routed)           0.435     8.533    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_544_n_4
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.657 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_268/O
                         net (fo=1, routed)           0.305     8.962    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_268_n_4
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.086 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.161     9.247    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_4
    SLICE_X42Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.371 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_24/O
                         net (fo=8, routed)           1.336    10.708    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_24_n_4
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 2.110ns (21.676%)  route 7.624ns (78.324%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y74         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[138]/Q
                         net (fo=12, routed)          0.692     2.183    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[137]
    SLICE_X42Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.307 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_379/O
                         net (fo=5, routed)           0.796     3.103    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[141]
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.227 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_165/O
                         net (fo=4, routed)           0.438     3.665    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_165_n_4
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124     3.789 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_347/O
                         net (fo=4, routed)           0.375     4.164    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_347_n_4
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.288 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_130/O
                         net (fo=4, routed)           0.628     4.915    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_130_n_4
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.150     5.065 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_124/O
                         net (fo=4, routed)           0.395     5.460    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_124_n_4
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.326     5.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_35/O
                         net (fo=8, routed)           0.609     6.396    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_35_n_4
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.520 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_352/O
                         net (fo=2, routed)           0.572     7.091    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_352_n_4
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_361/O
                         net (fo=1, routed)           0.834     8.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_361_n_4
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_141/O
                         net (fo=1, routed)           0.295     8.468    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_141_n_4
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.592 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_45/O
                         net (fo=1, routed)           0.570     9.162    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_45_n_4
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.421    10.707    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_11_n_4
    RAMB36_X3Y16         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y16         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 2.750ns (28.293%)  route 6.970ns (71.707%))
  Logic Levels:           18  (LUT2=1 LUT6=17)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y82         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=11, routed)          0.649     2.140    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.264 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1066/O
                         net (fo=1, routed)           0.440     2.704    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1066_n_4
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.828 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           1.004     3.832    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_4
    SLICE_X42Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.956 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.162     4.117    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X42Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.241 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.305     4.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X42Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.671 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.162     4.833    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X42Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.957 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.302     5.259    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.383 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.165     5.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.399     6.071    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.195 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.312     6.507    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X39Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.631 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.151     6.782    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X39Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.906 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.323     7.230    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.280     7.633    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.162     7.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.043 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.279     8.322    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.446 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.299     8.745    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.869 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.159     9.028    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.161     9.313    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.437 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.256    10.693    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X3Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.750ns (28.355%)  route 6.949ns (71.645%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=12, routed)          0.847     2.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X41Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.462 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm[339]_i_79/O
                         net (fo=6, routed)           0.705     3.167    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[31]
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.291 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052/O
                         net (fo=1, routed)           0.300     3.590    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.714 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.296     4.010    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124     4.134 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021/O
                         net (fo=1, routed)           0.413     4.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021_n_4
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.671 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007/O
                         net (fo=1, routed)           0.301     4.972    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.096 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993/O
                         net (fo=1, routed)           0.295     5.391    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.515 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.312     5.827    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_4
    SLICE_X42Y78         LUT5 (Prop_lut5_I1_O)        0.124     5.951 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966/O
                         net (fo=1, routed)           0.285     6.236    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.360 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949/O
                         net (fo=1, routed)           0.154     6.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.638 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931/O
                         net (fo=1, routed)           0.263     6.901    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911/O
                         net (fo=1, routed)           0.154     7.179    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.303 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886/O
                         net (fo=1, routed)           0.294     7.597    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.721 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.165     7.886    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.010 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725/O
                         net (fo=1, routed)           0.286     8.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.296     8.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I4_O)        0.124     8.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252/O
                         net (fo=1, routed)           0.263     9.104    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.151     9.379    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.503 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.168    10.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_4
    RAMB36_X3Y16         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y16         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 2.750ns (28.422%)  route 6.926ns (71.578%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=12, routed)          0.847     2.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X41Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.462 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm[339]_i_79/O
                         net (fo=6, routed)           0.705     3.167    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[31]
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.291 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052/O
                         net (fo=1, routed)           0.300     3.590    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.714 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.296     4.010    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124     4.134 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021/O
                         net (fo=1, routed)           0.413     4.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021_n_4
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.671 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007/O
                         net (fo=1, routed)           0.301     4.972    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.096 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993/O
                         net (fo=1, routed)           0.295     5.391    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.515 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.312     5.827    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_4
    SLICE_X42Y78         LUT5 (Prop_lut5_I1_O)        0.124     5.951 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966/O
                         net (fo=1, routed)           0.285     6.236    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.360 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949/O
                         net (fo=1, routed)           0.154     6.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.638 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931/O
                         net (fo=1, routed)           0.263     6.901    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911/O
                         net (fo=1, routed)           0.154     7.179    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.303 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886/O
                         net (fo=1, routed)           0.294     7.597    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.721 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.165     7.886    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.010 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725/O
                         net (fo=1, routed)           0.286     8.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.296     8.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I4_O)        0.124     8.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252/O
                         net (fo=1, routed)           0.263     9.104    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.151     9.379    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.503 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.145    10.649    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_4
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 2.750ns (28.469%)  route 6.910ns (71.531%))
  Logic Levels:           18  (LUT2=1 LUT6=17)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y82         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=11, routed)          0.649     2.140    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.264 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1066/O
                         net (fo=1, routed)           0.440     2.704    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1066_n_4
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.828 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           1.004     3.832    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_4
    SLICE_X42Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.956 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.162     4.117    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X42Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.241 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.305     4.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X42Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.671 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.162     4.833    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X42Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.957 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.302     5.259    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.383 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.165     5.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.399     6.071    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.195 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.312     6.507    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X39Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.631 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.151     6.782    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X39Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.906 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.323     7.230    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.280     7.633    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.162     7.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.043 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.279     8.322    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.446 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.299     8.745    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.869 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.159     9.028    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.161     9.313    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.437 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.196    10.633    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 2.110ns (21.847%)  route 7.548ns (78.153%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y74         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[138]/Q
                         net (fo=12, routed)          0.692     2.183    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[137]
    SLICE_X42Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.307 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_379/O
                         net (fo=5, routed)           0.796     3.103    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[141]
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.227 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_165/O
                         net (fo=4, routed)           0.438     3.665    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_165_n_4
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124     3.789 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_347/O
                         net (fo=4, routed)           0.375     4.164    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_347_n_4
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.288 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_130/O
                         net (fo=4, routed)           0.628     4.915    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_130_n_4
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.150     5.065 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_124/O
                         net (fo=4, routed)           0.395     5.460    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_124_n_4
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.326     5.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_35/O
                         net (fo=8, routed)           0.609     6.396    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_35_n_4
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.520 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_352/O
                         net (fo=2, routed)           0.572     7.091    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_352_n_4
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_361/O
                         net (fo=1, routed)           0.834     8.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_361_n_4
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_141/O
                         net (fo=1, routed)           0.295     8.468    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_141_n_4
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.592 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_45/O
                         net (fo=1, routed)           0.570     9.162    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_45_n_4
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.345    10.631    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_11_n_4
    RAMB36_X3Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y17         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.750ns (28.495%)  route 6.901ns (71.505%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=12, routed)          0.847     2.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X41Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.462 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm[339]_i_79/O
                         net (fo=6, routed)           0.705     3.167    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[31]
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.291 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052/O
                         net (fo=1, routed)           0.300     3.590    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.714 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.296     4.010    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124     4.134 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021/O
                         net (fo=1, routed)           0.413     4.547    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021_n_4
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.671 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007/O
                         net (fo=1, routed)           0.301     4.972    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007_n_4
    SLICE_X41Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.096 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993/O
                         net (fo=1, routed)           0.295     5.391    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993_n_4
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.515 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.312     5.827    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_4
    SLICE_X42Y78         LUT5 (Prop_lut5_I1_O)        0.124     5.951 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966/O
                         net (fo=1, routed)           0.285     6.236    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.360 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949/O
                         net (fo=1, routed)           0.154     6.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.638 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931/O
                         net (fo=1, routed)           0.263     6.901    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911/O
                         net (fo=1, routed)           0.154     7.179    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.303 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886/O
                         net (fo=1, routed)           0.294     7.597    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.721 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.165     7.886    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.010 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725/O
                         net (fo=1, routed)           0.286     8.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725_n_4
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.296     8.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I4_O)        0.124     8.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252/O
                         net (fo=1, routed)           0.263     9.104    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.151     9.379    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_4
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.503 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.121    10.624    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_4
    RAMB36_X3Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                 -0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.546%)  route 0.121ns (39.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y91         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=6, routed)           0.121     0.672    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_start
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.717 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.717    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[0]
    SLICE_X30Y91         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X30Y91         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[368]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[369]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.833%)  route 0.136ns (49.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y74         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[368]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[368]/Q
                         net (fo=12, routed)          0.136     0.688    bd_0_i/hls_inst/inst/ap_CS_fsm_state369
    SLICE_X29Y74         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[369]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y74         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[369]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[369]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y92         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.123     0.674    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg_n_4
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.719 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.719    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_i_1_n_4
    SLICE_X29Y92         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y92         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.884%)  route 0.124ns (43.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[175]/Q
                         net (fo=10, routed)          0.124     0.698    bd_0_i/hls_inst/inst/ap_CS_fsm_state176
    SLICE_X39Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[176]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y79         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[176]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.275%)  route 0.151ns (51.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=13, routed)          0.151     0.702    bd_0_i/hls_inst/inst/ap_CS_fsm_state37
    SLICE_X41Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y83         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.719%)  route 0.154ns (52.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/Q
                         net (fo=14, routed)          0.154     0.706    bd_0_i/hls_inst/inst/ap_CS_fsm_state101
    SLICE_X45Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.501%)  route 0.156ns (52.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[116]/Q
                         net (fo=10, routed)          0.156     0.707    bd_0_i/hls_inst/inst/ap_CS_fsm_state117
    SLICE_X47Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y83         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg_reg[0]/Q
                         net (fo=3, routed)           0.133     0.684    bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg
    SLICE_X27Y83         LUT6 (Prop_lut6_I2_O)        0.045     0.729 r  bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.729    bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg[0]_i_1_n_4
    SLICE_X27Y83         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y83         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/tmp_4_reg_18281_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.084%)  route 0.139ns (39.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X30Y93         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/waddr_reg[2]/Q
                         net (fo=7, routed)           0.139     0.713    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/waddr_reg_n_4_[2]
    SLICE_X30Y92         LUT5 (Prop_lut5_I1_O)        0.045     0.758 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.758    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ier[1]_i_1_n_4
    SLICE_X30Y92         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X30Y92         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y89         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/Q
                         net (fo=4, routed)           0.135     0.686    bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.731 r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.731    bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B[0]_i_1_n_4
    SLICE_X33Y89         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=577, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y89         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y82  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[179]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y83  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[180]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y80  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[181]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y81  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[182]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y81  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[183]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y81  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[184]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y81  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[185]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y81  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[186]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y82  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[187]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y82  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[179]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y82  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[179]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y83  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y83  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[180]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[180]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y80  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[181]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y80  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[181]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y81  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[182]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y81  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[182]/C



