# 16-bit-ALU-
Design for a 16-bit Arithmetic Logic Unit
Performed under a Hierarchical design approach using Full Adders (16-bit), Multiplier (16-bit),
Full Subtractor (16-bit), and shift right A register. 
Performed and verified using Nexys4 DDR FPGA board. 
