Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "sram_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/sram_wrapper.ngc"

---- Source Options
Top Module Name                    : sram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/sram_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v2_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v2_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v2_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" Line 171. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v2_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v2_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v2_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v2_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v2_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v2_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v2_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v2_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/xor_f.vhd" in Library proc_common_v2_00_a.
Entity <recursive_xor> compiled.
Entity <recursive_xor> (Architecture <implementation>) compiled.
Entity <xor_f> compiled.
Entity <xor_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/flex_addr_cntr.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/be_reset_gen.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <be_reset_gen> compiled.
Entity <be_reset_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/wr_buffer.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <wr_buffer> compiled.
Entity <wr_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/access_buffer.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <access_buffer> compiled.
Entity <access_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/readdata_buffer.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <readdata_buffer> compiled.
Entity <readdata_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/chnl_logic.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <chnl_logic> compiled.
Entity <chnl_logic> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_be_gen.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <addr_be_gen> compiled.
Entity <addr_be_gen> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/ipic_logic.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <ipic_logic> compiled.
Entity <ipic_logic> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/arbitration_logic.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <arbitration_logic> compiled.
Entity <arbitration_logic> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_data_mux_demux.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <addr_data_mux_demux> compiled.
Entity <addr_data_mux_demux> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/ipic_if.vhd" in Library emc_common_v3_00_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/mem_state_machine.vhd" in Library emc_common_v3_00_a.
Entity <mem_state_machine> compiled.
Entity <mem_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/addr_counter_mux.vhd" in Library emc_common_v3_00_a.
Entity <addr_counter_mux> compiled.
Entity <addr_counter_mux> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/counters.vhd" in Library emc_common_v3_00_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/select_param.vhd" in Library emc_common_v3_00_a.
Entity <select_param> compiled.
Entity <select_param> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/mem_steer.vhd" in Library emc_common_v3_00_a.
Entity <mem_steer> compiled.
Entity <mem_steer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/io_registers.vhd" in Library emc_common_v3_00_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plbv46_slave_burst.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <plbv46_slave_burst> compiled.
Entity <plbv46_slave_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/arb_mux_demux.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <arb_mux_demux> compiled.
Entity <arb_mux_demux> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_interface.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <mch_interface> compiled.
Entity <mch_interface> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_plbv46_slave_burst.vhd" in Library mch_plbv46_slave_burst_v1_00_a.
Entity <mch_plbv46_slave_burst> compiled.
Entity <mch_plbv46_slave_burst> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/emc.vhd" in Library emc_common_v3_00_a.
Entity <EMC> compiled.
Entity <EMC> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" in Library xps_mch_emc_v2_00_a.
Entity <xps_mch_emc> compiled.
Entity <xps_mch_emc> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/sram_wrapper.vhd" in Library work.
Entity <sram_wrapper> compiled.
Entity <sram_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sram_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <xps_mch_emc> in library <xps_mch_emc_v2_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_INCLUDE_PLB_IPIF = 1
	C_INCLUDE_WRBUF = 1
	C_MAX_MEM_WIDTH = 32
	C_MCH0_ACCESSBUF_DEPTH = 16
	C_MCH0_PROTOCOL = 0
	C_MCH0_RDDATABUF_DEPTH = 16
	C_MCH1_ACCESSBUF_DEPTH = 16
	C_MCH1_PROTOCOL = 0
	C_MCH1_RDDATABUF_DEPTH = 16
	C_MCH2_ACCESSBUF_DEPTH = 16
	C_MCH2_PROTOCOL = 0
	C_MCH2_RDDATABUF_DEPTH = 16
	C_MCH3_ACCESSBUF_DEPTH = 16
	C_MCH3_PROTOCOL = 0
	C_MCH3_RDDATABUF_DEPTH = 16
	C_MCH_NATIVE_DWIDTH = 32
	C_MCH_PLB_CLK_PERIOD_PS = 8000
	C_MCH_SPLB_AWIDTH = 32
	C_MEM0_BASEADDR = "11111111111000000000000000000000"
	C_MEM0_HIGHADDR = "11111111111011111111111111111111"
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_WIDTH = 32
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_WIDTH = 32
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_NUM_CHANNELS = 2
	C_PRIORITY_MODE = 0
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SYNCH_MEM_0 = 1
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 0
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 0
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 0
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 0
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 0
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TWC_PS_MEM_0 = 0
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 0
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
	C_XCL0_LINESIZE = 4
	C_XCL0_WRITEXFER = 1
	C_XCL1_LINESIZE = 4
	C_XCL1_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_WRITEXFER = 1
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <mch_plbv46_slave_burst> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_DAG_ADDR_STEP_ARRAY = (4,4)
	C_DAG_ADDR_WRAP_ARRAY = ("0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111")
	C_DAG_BURSTSIZE_ARRAY = (16,16)
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_MCH_ACCESSBUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_PROTOCOL_ARRAY = (0,0,0,0)
	C_MCH_RDDATABUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_SIPIF_DWIDTH = 32
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                                "0000000000000000000000000000000011111111111011111111111111111111")
	C_NUM_CHANNELS = 2
	C_PLB_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                              "0000000000000000000000000000000011111111111011111111111111111111")
	C_PLB_ARD_NUM_CE_ARRAY = (1)
	C_PRIORITY_MODE = 0
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16
	C_XCL_LINESIZE_ARRAY = (4,4,4,4)
	C_XCL_WRITEXFER_ARRAY = (1,1,1,1)
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <EMC> in library <emc_common_v3_00_a> (architecture <IMP>) with generics.
	C_BUS_CLOCK_PERIOD_PS = 8000
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MEM0_BASEADDR = "11111111111000000000000000000000"
	C_MEM0_HIGHADDR = "11111111111011111111111111111111"
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_WIDTH = 32
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_WIDTH = 32
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_SPLB_DWIDTH = 128
	C_SYNCH_MEM_0 = 1
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 0
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 0
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 0
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 0
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 0
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TWC_PS_MEM_0 = 0
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 0
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                          "0000000000000000000000000000000011111111111011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <arb_mux_demux> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MCH_CS = 1
	C_NUM_PLB_CE = 1
	C_NUM_PLB_CS = 1
	C_PRIORITY_MODE = 0
	C_XCL0_WRITEXFER = 1

Analyzing hierarchy for entity <mch_interface> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_PROTOCOL = 0
	C_MCH_RDDATABUF_DEPTH = 16
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                                "0000000000000000000000000000000011111111111011111111111111111111")
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1

Analyzing hierarchy for entity <ipic_if> in library <emc_common_v3_00_a> (architecture <imp>) with generics.
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_SPLB_DWIDTH = 128
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <mem_state_machine> in library <emc_common_v3_00_a> (architecture <imp>).

Analyzing hierarchy for entity <addr_counter_mux> in library <emc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADDR_CNTR_WIDTH = 2
	C_ADDR_OFFSET = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <counters> in library <emc_common_v3_00_a> (architecture <imp>).

Analyzing hierarchy for entity <select_param> in library <emc_common_v3_00_a> (architecture <IMP>) with generics.
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 1
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 32
	C_MEM2_WIDTH = 32
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_SYNCH_MEM_0 = 1
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	THZCNT_0 = "00000"
	THZCNT_1 = "00000"
	THZCNT_2 = "00000"
	THZCNT_3 = "00000"
	TLZCNT_0 = "00000"
	TLZCNT_1 = "00000"
	TLZCNT_2 = "00000"
	TLZCNT_3 = "00000"
	TRDCNT_0 = "00001"
	TRDCNT_1 = "00010"
	TRDCNT_2 = "00010"
	TRDCNT_3 = "00010"
	TWRCNT_0 = "00000"
	TWRCNT_1 = "00001"
	TWRCNT_2 = "00001"
	TWRCNT_3 = "00001"

Analyzing hierarchy for entity <mem_steer> in library <emc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADDR_CNTR_WIDTH = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 1
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MIN_MEM_WIDTH = 8
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <io_registers> in library <emc_common_v3_00_a> (architecture <imp>) with generics.
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                          "0000000000000000000000000000000011111111111011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 256
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 128
	C_SMALLEST = 32

Analyzing hierarchy for entity <arbitration_logic> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 1
	C_NUM_PLB_CS = 1
	C_PRIORITY_MODE = 0

Analyzing hierarchy for entity <addr_data_mux_demux> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 1
	C_NUM_PLB_CE = 1
	C_NUM_PLB_CS = 1

Analyzing hierarchy for entity <access_buffer> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <readdata_buffer> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_MCH_RDDATABUF_DEPTH = 16
	C_MCH_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <chnl_logic> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_BRSTCNT_WIDTH = 8
	C_MCH_PROTOCOL = 0
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_be_gen> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_MCH_PROTOCOL = 0
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipic_logic> in library <mch_plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                                "0000000000000000000000000000000011111111111011111111111111111111")
	C_XCL_WRITEXFER = 1

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 9
	C_REG_WIDTH = 9
	C_RESET_VALUE = "000000000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "11111"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <be_reset_gen> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_burst_v1_00_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                          "0000000000000000000000000000000011111111111011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <wr_buffer> in library <plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_AWIDTH = 4
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <burst_support> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 64
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 32
	C_FAMILY = "virtex5"
	C_NB = 3

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 1
	C_FAMILY = "virtex5"
	C_NB = 3

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 4
	C_FAMILY = "virtex5"
	C_NB = 3

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 8
	C_FAMILY = "virtex5"
	C_NB = 3

Analyzing hierarchy for entity <srl_fifo_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <srl_fifo_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 4
	C_DWIDTH = 33
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 2
	C_REG_WIDTH = 2
	C_RESET_VALUE = "00"

Analyzing hierarchy for entity <direct_path_cntr_ai> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_WIDTH = 4

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 12
	C_AW = 32
	C_BAR = "11111111111000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_NUM_BITS = 7

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 10
	C_DWIDTH = 32

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 4
	C_DWIDTH = 33
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <cntr_incr_decr_addn_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_SIZE = 5

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v2_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <cntr_incr_decr_addn_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_SIZE = 3

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v2_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 4
	C_DWIDTH = 33
	C_FAMILY = "virtex5"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set property "MAX_FANOUT = 10000" for signal <MCH_PLB_Clk> in unit <xps_mch_emc>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <MCH_PLB_Rst> in unit <xps_mch_emc>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_I> in unit <xps_mch_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_O> in unit <xps_mch_emc>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <Mem_DQ_T> in unit <xps_mch_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_T> in unit <xps_mch_emc>.
Entity <sram_wrapper> analyzed. Unit <sram_wrapper> generated.

Analyzing generic Entity <xps_mch_emc> in library <xps_mch_emc_v2_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_INCLUDE_PLB_IPIF = 1
	C_INCLUDE_WRBUF = 1
	C_MAX_MEM_WIDTH = 32
	C_MCH0_ACCESSBUF_DEPTH = 16
	C_MCH0_PROTOCOL = 0
	C_MCH0_RDDATABUF_DEPTH = 16
	C_MCH1_ACCESSBUF_DEPTH = 16
	C_MCH1_PROTOCOL = 0
	C_MCH1_RDDATABUF_DEPTH = 16
	C_MCH2_ACCESSBUF_DEPTH = 16
	C_MCH2_PROTOCOL = 0
	C_MCH2_RDDATABUF_DEPTH = 16
	C_MCH3_ACCESSBUF_DEPTH = 16
	C_MCH3_PROTOCOL = 0
	C_MCH3_RDDATABUF_DEPTH = 16
	C_MCH_NATIVE_DWIDTH = 32
	C_MCH_PLB_CLK_PERIOD_PS = 8000
	C_MCH_SPLB_AWIDTH = 32
	C_MEM0_BASEADDR = "11111111111000000000000000000000"
	C_MEM0_HIGHADDR = "11111111111011111111111111111111"
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_WIDTH = 32
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_WIDTH = 32
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_NUM_CHANNELS = 2
	C_PRIORITY_MODE = 0
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SYNCH_MEM_0 = 1
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 0
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 0
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 0
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 0
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 0
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TWC_PS_MEM_0 = 0
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 0
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
	C_XCL0_LINESIZE = 4
	C_XCL0_WRITEXFER = 1
	C_XCL1_LINESIZE = 4
	C_XCL1_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_WRITEXFER = 1
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 959: Unconnected output port 'Bus2IP_Clk' of component 'mch_plbv46_slave_burst'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 959: Unconnected output port 'Bus2IP_Reset' of component 'mch_plbv46_slave_burst'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 959: Unconnected output port 'Bus2IP_BurstLength' of component 'mch_plbv46_slave_burst'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 959: Unconnected output port 'Bus2IP_AddrBurstCntLoad' of component 'mch_plbv46_slave_burst'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 959: Unconnected output port 'Bus2IP_WrReq' of component 'mch_plbv46_slave_burst'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 959: Unconnected output port 'Bus2IP_RdReq' of component 'mch_plbv46_slave_burst'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_Addr> in unit <mch_plbv46_slave_burst>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_Burst> in unit <mch_plbv46_slave_burst>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_WrReq> in unit <mch_plbv46_slave_burst>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_RdReq> in unit <mch_plbv46_slave_burst>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 1086: Unconnected output port 'IP2Bus_retry' of component 'EMC'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd" line 1086: Unconnected output port 'IP2Bus_toutSup' of component 'EMC'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <xps_mch_emc> analyzed. Unit <xps_mch_emc> generated.

Analyzing generic Entity <mch_plbv46_slave_burst> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_CACHLINE_ADDR_MODE = 0
	C_DAG_ADDR_STEP_ARRAY = (4,4)
	C_DAG_ADDR_WRAP_ARRAY = ("0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111")
	C_DAG_BURSTSIZE_ARRAY = (16,16)
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_MCH_ACCESSBUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_PROTOCOL_ARRAY = (0,0,0,0)
	C_MCH_RDDATABUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_SIPIF_DWIDTH = 32
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                                "0000000000000000000000000000000011111111111011111111111111111111")
	C_NUM_CHANNELS = 2
	C_PLB_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                              "0000000000000000000000000000000011111111111011111111111111111111")
	C_PLB_ARD_NUM_CE_ARRAY = (1)
	C_PRIORITY_MODE = 0
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16
	C_XCL_LINESIZE_ARRAY = (4,4,4,4)
	C_XCL_WRITEXFER_ARRAY = (1,1,1,1)
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_plbv46_slave_burst.vhd" line 897: Unconnected output port 'Addr_arb_cycle' of component 'arb_mux_demux'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_plbv46_slave_burst.vhd" line 897: Unconnected output port 'Data_arb_cycle' of component 'arb_mux_demux'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_plbv46_slave_burst.vhd" line 1006: Unconnected output port 'Chnl2IP_CE' of component 'mch_interface'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_plbv46_slave_burst.vhd" line 1006: Unconnected output port 'Chnl2IP_CE' of component 'mch_interface'.
Entity <mch_plbv46_slave_burst> analyzed. Unit <mch_plbv46_slave_burst> generated.

Analyzing generic Entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                          "0000000000000000000000000000000011111111111011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plbv46_slave_burst.vhd" line 592: Mux is complete : default of case is discarded
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plbv46_slave_burst> analyzed. Unit <plbv46_slave_burst> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                          "0000000000000000000000000000000011111111111011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 256
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_RDREQ_FDRSE> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" line 2004: Unconnected output port 'Data_Exists' of component 'wr_buffer'.
    Set user-defined property "INIT =  0" for instance <I_WRREQ_FDRSE> in unit <plb_slave_attachment>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_32.DPHASE_REG1> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" line 3348: Unconnected output port 'BE_out' of component 'addr_reg_cntr_brst_flex'.
INFO:Xst:2679 - Register <Sl_SSize> in unit <plb_slave_attachment> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <be_reset_gen> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <be_reset_gen> analyzed. Unit <be_reset_gen> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_burst_v1_00_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                          "0000000000000000000000000000000011111111111011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 12
	C_AW = 32
	C_BAR = "11111111111000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f> analyzed. Unit <pselect_f> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <wr_buffer> in library <plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_AWIDTH = 4
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.DATA_EXISTS_DFF> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[0].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[1].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[2].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[3].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[0].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[1].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[2].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[3].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[4].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[5].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[6].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[7].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[8].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[9].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[10].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[11].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[12].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[13].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[14].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[15].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[16].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[17].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[18].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[19].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[20].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[21].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[22].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[23].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[24].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[25].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[26].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[27].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[28].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[29].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[30].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[31].SRL16E_I> in unit <wr_buffer>.
Entity <wr_buffer> analyzed. Unit <wr_buffer> generated.

Analyzing generic Entity <burst_support> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 64
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd" line 236: Unconnected output port 'Carry_Out' of component 'counter_f'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd" line 299: Unconnected output port 'Carry_Out' of component 'counter_f'.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_NUM_BITS = 7
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 165: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 603: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.1> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
Entity <flex_addr_cntr.1> analyzed. Unit <flex_addr_cntr.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.2> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 603: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.2> analyzed. Unit <addr_reg_cntr_brst_flex.2> generated.

Analyzing generic Entity <flex_addr_cntr.2> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 10
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
Entity <flex_addr_cntr.2> analyzed. Unit <flex_addr_cntr.2> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 128
	C_SMALLEST = 32
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <arb_mux_demux> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MCH_CS = 1
	C_NUM_PLB_CE = 1
	C_NUM_PLB_CS = 1
	C_PRIORITY_MODE = 0
	C_XCL0_WRITEXFER = 1
Entity <arb_mux_demux> analyzed. Unit <arb_mux_demux> generated.

Analyzing generic Entity <arbitration_logic> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 1
	C_NUM_PLB_CS = 1
	C_PRIORITY_MODE = 0
Entity <arbitration_logic> analyzed. Unit <arbitration_logic> generated.

Analyzing generic Entity <addr_data_mux_demux> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_INCLUDE_PLB_IPIF = 1
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 1
	C_NUM_PLB_CE = 1
	C_NUM_PLB_CS = 1
Entity <addr_data_mux_demux> analyzed. Unit <addr_data_mux_demux> generated.

Analyzing generic Entity <mux_onehot_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 32
	C_FAMILY = "virtex5"
	C_NB = 3
Entity <mux_onehot_f.1> analyzed. Unit <mux_onehot_f.1> generated.

Analyzing generic Entity <mux_onehot_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 1
	C_FAMILY = "virtex5"
	C_NB = 3
Entity <mux_onehot_f.2> analyzed. Unit <mux_onehot_f.2> generated.

Analyzing generic Entity <mux_onehot_f.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 4
	C_FAMILY = "virtex5"
	C_NB = 3
Entity <mux_onehot_f.3> analyzed. Unit <mux_onehot_f.3> generated.

Analyzing generic Entity <mux_onehot_f.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 8
	C_FAMILY = "virtex5"
	C_NB = 3
Entity <mux_onehot_f.4> analyzed. Unit <mux_onehot_f.4> generated.

Analyzing generic Entity <mch_interface> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_PROTOCOL = 0
	C_MCH_RDDATABUF_DEPTH = 16
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                                "0000000000000000000000000000000011111111111011111111111111111111")
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
Entity <mch_interface> analyzed. Unit <mch_interface> generated.

Analyzing generic Entity <access_buffer> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/access_buffer.vhd" line 194: Unconnected output port 'Addr' of component 'srl_fifo_f'.
Entity <access_buffer> analyzed. Unit <access_buffer> generated.

Analyzing generic Entity <srl_fifo_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 115: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 115: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
Entity <srl_fifo_f.1> analyzed. Unit <srl_fifo_f.1> generated.

Analyzing generic Entity <srl_fifo_rbu_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
Entity <srl_fifo_rbu_f.1> analyzed. Unit <srl_fifo_rbu_f.1> generated.

Analyzing generic Entity <cntr_incr_decr_addn_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_SIZE = 5
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I> in unit <cntr_incr_decr_addn_f.1>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I> in unit <cntr_incr_decr_addn_f.1>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> in unit <cntr_incr_decr_addn_f.1>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> in unit <cntr_incr_decr_addn_f.1>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> in unit <cntr_incr_decr_addn_f.1>.
Entity <cntr_incr_decr_addn_f.1> analyzed. Unit <cntr_incr_decr_addn_f.1> generated.

Analyzing generic Entity <dynshreg_f.1> in library <proc_common_v2_00_a> (Architecture <behavioral>).
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
Entity <dynshreg_f.1> analyzed. Unit <dynshreg_f.1> generated.

Analyzing generic Entity <readdata_buffer> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_MCH_RDDATABUF_DEPTH = 16
	C_MCH_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/readdata_buffer.vhd" line 215: Unconnected output port 'Addr' of component 'srl_fifo_f'.
Entity <readdata_buffer> analyzed. Unit <readdata_buffer> generated.

Analyzing generic Entity <srl_fifo_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 4
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 115: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 115: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
Entity <srl_fifo_f.2> analyzed. Unit <srl_fifo_f.2> generated.

Analyzing generic Entity <srl_fifo_rbu_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 4
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
Entity <srl_fifo_rbu_f.2> analyzed. Unit <srl_fifo_rbu_f.2> generated.

Analyzing generic Entity <cntr_incr_decr_addn_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_SIZE = 3
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> in unit <cntr_incr_decr_addn_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> in unit <cntr_incr_decr_addn_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> in unit <cntr_incr_decr_addn_f.2>.
Entity <cntr_incr_decr_addn_f.2> analyzed. Unit <cntr_incr_decr_addn_f.2> generated.

Analyzing generic Entity <dynshreg_f.2> in library <proc_common_v2_00_a> (Architecture <behavioral>).
	C_DEPTH = 4
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" line 227: Instantiating black box module <SRLC16E>.
    Set user-defined property "INIT =  0000" for instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> in unit <dynshreg_f.2>.
Entity <dynshreg_f.2> analyzed. Unit <dynshreg_f.2> generated.

Analyzing generic Entity <chnl_logic> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_BRSTCNT_WIDTH = 8
	C_MCH_PROTOCOL = 0
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:2679 - Register <chnl_burstlength_i<0>> in unit <chnl_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <chnl_burstlength_i<1>> in unit <chnl_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <chnl_burstlength_i<2>> in unit <chnl_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <chnl_burstlength_i<3>> in unit <chnl_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <chnl_burstlength_i<4>> in unit <chnl_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <chnl_burstlength_i<5>> in unit <chnl_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <chnl_logic> analyzed. Unit <chnl_logic> generated.

Analyzing generic Entity <ld_arith_reg.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 2
	C_REG_WIDTH = 2
	C_RESET_VALUE = "00"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.4> analyzed. Unit <ld_arith_reg.4> generated.

Analyzing generic Entity <addr_be_gen> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_MCH_PROTOCOL = 0
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_be_gen.vhd" line 364: Mux is complete : default of case is discarded
Entity <addr_be_gen> analyzed. Unit <addr_be_gen> generated.

Analyzing generic Entity <direct_path_cntr_ai> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_WIDTH = 4
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[3].FDE_i1> in unit <direct_path_cntr_ai>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[2].FDE_i1> in unit <direct_path_cntr_ai>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[1].FDE_i1> in unit <direct_path_cntr_ai>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[0].FDE_i1> in unit <direct_path_cntr_ai>.
Entity <direct_path_cntr_ai> analyzed. Unit <direct_path_cntr_ai> generated.

Analyzing generic Entity <ipic_logic> in library <mch_plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_BRSTCNT_WIDTH = 8
	C_FAMILY = "virtex5"
	C_MCH_SPLB_AWIDTH = 32
	C_MCH_SPLB_DWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000011111111111000000000000000000000",
	                                "0000000000000000000000000000000011111111111011111111111111111111")
	C_XCL_WRITEXFER = 1
Entity <ipic_logic> analyzed. Unit <ipic_logic> generated.

Analyzing generic Entity <EMC> in library <emc_common_v3_00_a> (Architecture <IMP>).
	C_BUS_CLOCK_PERIOD_PS = 8000
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MEM0_BASEADDR = "11111111111000000000000000000000"
	C_MEM0_HIGHADDR = "11111111111011111111111111111111"
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_WIDTH = 32
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_WIDTH = 32
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_SPLB_DWIDTH = 128
	C_SYNCH_MEM_0 = 1
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 0
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 0
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 0
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 0
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 0
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TWC_PS_MEM_0 = 0
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 0
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <EMC> analyzed. Unit <EMC> generated.

Analyzing generic Entity <ipic_if> in library <emc_common_v3_00_a> (Architecture <imp>).
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_SPLB_DWIDTH = 128
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 9
	C_REG_WIDTH = 9
	C_RESET_VALUE = "000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing Entity <mem_state_machine> in library <emc_common_v3_00_a> (Architecture <imp>).
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[1].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[2].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[3].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[4].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[5].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
Entity <mem_state_machine> analyzed. Unit <mem_state_machine> generated.

Analyzing generic Entity <addr_counter_mux> in library <emc_common_v3_00_a> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 2
	C_ADDR_OFFSET = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[0].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[1].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[2].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[3].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[4].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[5].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[6].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[7].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[8].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[9].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[10].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[11].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[12].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[13].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[14].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[15].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[16].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[17].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[18].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[19].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[20].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[21].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[22].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[23].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[24].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[25].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[26].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[27].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[28].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[29].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[30].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[31].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[0].BEN_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[1].BEN_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[2].BEN_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[3].BEN_REG> in unit <addr_counter_mux>.
Entity <addr_counter_mux> analyzed. Unit <addr_counter_mux> generated.

Analyzing Entity <counters> in library <emc_common_v3_00_a> (Architecture <imp>).
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "11111"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <select_param> in library <emc_common_v3_00_a> (Architecture <IMP>).
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 1
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 32
	C_MEM2_WIDTH = 32
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_SYNCH_MEM_0 = 1
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	THZCNT_0 = "00000"
	THZCNT_1 = "00000"
	THZCNT_2 = "00000"
	THZCNT_3 = "00000"
	TLZCNT_0 = "00000"
	TLZCNT_1 = "00000"
	TLZCNT_2 = "00000"
	TLZCNT_3 = "00000"
	TRDCNT_0 = "00001"
	TRDCNT_1 = "00010"
	TRDCNT_2 = "00010"
	TRDCNT_3 = "00010"
	TWRCNT_0 = "00000"
	TWRCNT_1 = "00001"
	TWRCNT_2 = "00001"
	TWRCNT_3 = "00001"
Entity <select_param> analyzed. Unit <select_param> generated.

Analyzing generic Entity <mem_steer> in library <emc_common_v3_00_a> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 1
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MIN_MEM_WIDTH = 8
	C_NUM_BANKS_MEM = 1
    Set user-defined property "INIT =  1" for instance <SYNC_MEM_OEN.OEN_PIPE_GEN[0].OEN_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  1" for instance <SYNC_MEM_OEN.OEN_PIPE_GEN[1].OEN_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN[0].RDACK_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN[1].RDACK_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN[2].RDACK_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN[3].RDACK_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[0].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[1].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[2].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[3].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[4].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[5].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[6].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[7].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[8].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[9].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[10].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[11].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[12].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[13].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[14].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[15].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[16].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[17].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[18].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[19].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[20].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[21].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[22].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[23].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[24].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[25].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[26].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[27].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[28].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[29].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[30].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[31].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  1" for instance <SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  1" for instance <SYNC_MEM_DQT.REG_DQT_GEN[1].DQT_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  1" for instance <SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
Entity <mem_steer> analyzed. Unit <mem_steer> generated.

Analyzing generic Entity <io_registers> in library <emc_common_v3_00_a> (Architecture <imp>).
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_NUM_BANKS_MEM = 1
Entity <io_registers> analyzed. Unit <io_registers> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <data_mirror_128>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Addr_In<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <be_reset_gen>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/be_reset_gen.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <be_reset_gen> synthesized.


Synthesizing Unit <pselect_f>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<12:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <mux_onehot_f_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
WARNING:Xst:646 - Signal <cyout9<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout9<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout8<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout8<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout7<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout7<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout6<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout5<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout5<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout4<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout30<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout30<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout3<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout29<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout29<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout28<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout28<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout27<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout27<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout26<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout26<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout25<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout25<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout24<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout24<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout23<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout23<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout22<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout22<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout21<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout21<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout20<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout2<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout19<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout19<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout18<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout18<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout17<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout17<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout16<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout16<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout15<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout15<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout14<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout14<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout13<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout13<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout12<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout12<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout11<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout11<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout10<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout10<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout1<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout0<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout0<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mux_onehot_f_1> synthesized.


Synthesizing Unit <mux_onehot_f_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
WARNING:Xst:646 - Signal <cyout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mux_onehot_f_2> synthesized.


Synthesizing Unit <mux_onehot_f_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
WARNING:Xst:646 - Signal <cyout2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout2<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout1<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout0<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout0<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mux_onehot_f_3> synthesized.


Synthesizing Unit <mux_onehot_f_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
WARNING:Xst:646 - Signal <cyout6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout6<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout5<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout5<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout4<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout3<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout2<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout1<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout0<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout0<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cyout<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mux_onehot_f_4> synthesized.


Synthesizing Unit <dynshreg_f_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 33-bit 16-to-1 multiplexer for signal <Dout>.
    Found 528-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 528 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 528 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <dynshreg_f_1> synthesized.


Synthesizing Unit <select_param>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/select_param.vhd".
WARNING:Xst:647 - Input <Bus2IP_Mem_CS<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <mem_width> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <select_param> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/io_registers.vhd".
    Register <mem_cken_reg> equivalent to <mem_adv_ldn_reg> has been removed
    Register <mem_lbon_reg> equivalent to <mem_adv_ldn_reg> has been removed
    Found 32-bit register for signal <Mem_DQ_I_int>.
    Found 32-bit register for signal <mem_a_reg>.
    Found 1-bit register for signal <mem_adv_ldn_reg>.
    Found 4-bit register for signal <mem_ben_reg>.
    Found 1-bit register for signal <mem_ce_reg<0>>.
    Found 1-bit register for signal <mem_cen_reg<0>>.
    Found 32-bit register for signal <mem_dq_o_reg>.
    Found 32-bit register for signal <mem_dq_t_reg>.
    Found 1-bit register for signal <mem_oen_reg<0>>.
    Found 4-bit register for signal <mem_qwen_reg>.
    Found 1-bit register for signal <mem_rnw_reg>.
    Found 1-bit register for signal <mem_rpn_reg>.
    Found 1-bit register for signal <mem_wen_reg>.
    Summary:
	inferred 143 D-type flip-flop(s).
Unit <io_registers> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <addr_out_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <wr_buffer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/wr_buffer.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 232.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 232.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 232.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 232.
Unit <wr_buffer> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd".
WARNING:Xst:646 - Signal <alu_cy<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_7$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_7$xor0001> created at line 184.
Unit <counter_f> synthesized.


Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_1> synthesized.


Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_2> synthesized.


Synthesizing Unit <arbitration_logic>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/arbitration_logic.vhd".
WARNING:Xst:647 - Input <IP2Bus_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CS_Bus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <old_data_master_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_muxout<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_muxout<1><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_arb_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <addr_phase_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | addr_idle                                      |
    | Power Up State     | addr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <data_master_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <data_phase_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | data_idle                                      |
    | Power Up State     | data_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_arb_cycle_d1>.
    Found 3-bit register for signal <addr_master_i>.
    Found 1-bit register for signal <addr_phase_idle_i>.
    Found 1-bit register for signal <data_arb_cycle_d1>.
    Found 3-bit register for signal <data_master_i>.
    Found 1-bit register for signal <data_phase_idle_i>.
    Found 1-bit register for signal <ld_next_data_master>.
    Found 1-bit register for signal <ld_second_data_master>.
    Found 3-bit register for signal <next_data_master_i>.
    Found 1-bit register for signal <plb_request_gated_i>.
    Found 1-bit register for signal <plb_request_i>.
    Found 3-bit register for signal <second_data_master_i>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
Unit <arbitration_logic> synthesized.


Synthesizing Unit <addr_data_mux_demux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_data_mux_demux.vhd".
WARNING:Xst:647 - Input <PLB2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_arb_cycle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Addrphase_burst> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_cnthold_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_cnthold_cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Bus2IP_AddrBurstCntLoad>.
    Found 8-bit register for signal <bus2ip_burstlength_i>.
    Found 2-bit register for signal <Chnl2IP_CS_d1>.
    Found 8-bit register for signal <PLB2IP_BurstLength_d1>.
    Found 1-bit register for signal <PLB2IP_CS_d1<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <addr_data_mux_demux> synthesized.


Synthesizing Unit <ipic_logic>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/ipic_logic.vhd".
WARNING:Xst:647 - Input <Chnl_start_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Chnl2IP_Data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ipic_logic> synthesized.


Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
WARNING:Xst:646 - Signal <cry<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit xor2 for signal <hsum_A>.
Unit <cntr_incr_decr_addn_f_1> synthesized.


Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
WARNING:Xst:646 - Signal <cry<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit xor2 for signal <hsum_A>.
Unit <cntr_incr_decr_addn_f_2> synthesized.


Synthesizing Unit <dynshreg_f_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd".
WARNING:Xst:646 - Signal <srl_addr9<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr8<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr7<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr6<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr5<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr4<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr31<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr30<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr3<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr29<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr28<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr27<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr26<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr25<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr24<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr23<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr22<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr21<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr20<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr2<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr19<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr18<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr17<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr16<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr15<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr14<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr13<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr12<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr11<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr10<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr1<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr0<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srl_addr<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<33>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<37>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<39>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<41>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<43>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<45>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<47>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<49>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<51>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<53>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<55>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<57>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<59>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<61>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<63>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cascade_sigs<65>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dynshreg_f_2> synthesized.


Synthesizing Unit <ld_arith_reg_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_1$xor0000> created at line 218.
Unit <ld_arith_reg_4> synthesized.


Synthesizing Unit <direct_path_cntr_ai>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <lut_out_0$xor0000> created at line 168.
    Found 1-bit xor2 for signal <lut_out_1$xor0000> created at line 168.
    Found 1-bit xor2 for signal <lut_out_2$xor0000> created at line 168.
    Found 1-bit xor2 for signal <lut_out_3$xor0000> created at line 168.
    Found 1-bit register for signal <sel_cntr>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <direct_path_cntr_ai> synthesized.


Synthesizing Unit <mem_state_machine>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/mem_state_machine.vhd".
    Found finite state machine <FSM_3> for signal <crnt_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Data_strobe>.
    Found 1-bit register for signal <addr_cnt_ce_reg>.
    Found 1-bit register for signal <addr_cnt_rst_reg>.
    Found 1-bit register for signal <cs_strobe_reg>.
    Found 1-bit register for signal <mem_cen_reg>.
    Found 1-bit register for signal <mem_oen_reg>.
    Found 1-bit register for signal <mem_wen_reg>.
    Found 1-bit register for signal <read_ack_reg>.
    Found 1-bit register for signal <read_data_en_reg>.
    Found 1-bit register for signal <transaction_done_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <mem_state_machine> synthesized.


Synthesizing Unit <addr_counter_mux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/addr_counter_mux.vhd".
WARNING:Xst:647 - Input <Cycle_cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Datawidth_match> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cycle_cnt_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_cnt_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_cnt_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xfer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cycle_end_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cycle_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_suffix> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <addr_counter_mux> synthesized.


Synthesizing Unit <mem_steer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/mem_steer.vhd".
WARNING:Xst:647 - Input <Mem_width_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mem_CS<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Read_data_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_req_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <two_pipe_delay_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <two_pipe_delay_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <synch_mem_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <synch_mem_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_req_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_en_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_en_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_data_ce<4:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_ack_d<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_dq_t_cmb<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <mem_dqt_t_d>.
    Found 32-bit register for signal <write_data_d1>.
    Found 32-bit register for signal <write_data_d2>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <mem_steer> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_4$xor0000>.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_4$xor0000>.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <arb_mux_demux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/arb_mux_demux.vhd".
WARNING:Xst:646 - Signal <plb_request_gated> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_request> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_phase_idle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chnl2ip_wrreq_re> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chnl2ip_rdreq_re> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chnl2ip_cs_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrce_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdce_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_cs_i_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_addr_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addrphase_burst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_phase_idle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Chnl2IP_WrReq_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Chnl2IP_RdReq_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <arb_mux_demux> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <WrBuf_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 32-bit comparator less for signal <resp_db_load_value$cmp_gt0000> created at line 225.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <burst_support> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_2> synthesized.


Synthesizing Unit <chnl_logic>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/chnl_logic.vhd".
WARNING:Xst:647 - Input <Data_Master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ReadData_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <chnl_burstlength_i<7>> equivalent to <chnl_burstlength_i<6>> has been removed
INFO:Xst:1799 - State wait_last_ack is never reached in FSM <chnlsm_cs>.
    Found finite state machine <FSM_4> for signal <chnlsm_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <chnl_burst_reg>.
    Found 2-bit comparator less for signal <chnl_burst_reg$cmp_lt0000> created at line 1167.
    Found 1-bit register for signal <chnl_burstlength_i<6>>.
    Found 1-bit register for signal <chnl_rdreq_reg>.
    Found 1-bit register for signal <chnl_req_reg>.
    Found 1-bit register for signal <chnl_rnw_reg>.
    Found 1-bit register for signal <chnl_select_reg>.
    Found 1-bit register for signal <chnl_wrreq_reg>.
    Found 1-bit register for signal <ipic_addr_valid_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <chnl_logic> synthesized.


Synthesizing Unit <addr_be_gen>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_be_gen.vhd".
WARNING:Xst:647 - Input <Chnl_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <chnl_st_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <Chnl2IP_BE>.
    Found 1-bit register for signal <byte_addr_sel_reg>.
    Found 1-bit register for signal <chnl_addr_valid_reg>.
    Found 32-bit register for signal <chnl_st_addr_reg>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <addr_be_gen> synthesized.


Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 263.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.


Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 263.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Burst_length<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <burst_cnt_ld_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <IP2Bus_WrAck>.
    Found 1-bit register for signal <IP2Bus_AddrAck>.
    Found 1-bit register for signal <IP2Bus_RdAck>.
    Found 1-bit register for signal <bus2ip_mem_cs_reg<0>>.
    Found 1-bit register for signal <pend_rdreq>.
    Found 1-bit register for signal <pend_wrreq>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <counters>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/counters.vhd".
Unit <counters> synthesized.


Synthesizing Unit <EMC>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v3_00_a/hdl/vhdl/emc.vhd".
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <new_Bank_Access> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_be_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_Strobe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_addr_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2Mem_CS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Tlz_cnt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Thz_cnt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <EMC> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_cntrl_burst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_dphase_active_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buffer_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_done_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_addrack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rnw_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <response_ack_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_wrprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_size_sh_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_savalid_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_rdprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_buslock_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <msize_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fixed_dbeat_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbeat_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_strb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrburst_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <brstlength_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_load_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_Early_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <addr_cntl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 9-bit register for signal <burstlength_i>.
    Found 32-bit register for signal <bus2ip_data_i>.
    Found 1-bit register for signal <bus2ip_rdburst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <bus2ip_wrburst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 6-bit down counter for signal <data_cycle_count>.
    Found 31-bit comparator less for signal <data_cycle_count$cmp_gt0000> created at line 2517.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 6-bit comparator lessequal for signal <line_count_done$cmp_le0000> created at line 2262.
    Found 3-bit register for signal <master_id_vector>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 3-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 10-bit register for signal <sa2mirror_rdaddr_i>.
    Found 2-bit register for signal <sa2mirror_sh_size_i>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_busy>.
    Found 8-bit register for signal <sl_mbusy_i>.
    Found 8-bit register for signal <sl_mrderr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 32-bit register for signal <sl_rddbus1_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 4-bit comparator less for signal <wrbuf_goingfull$cmp_lt0000> created at line 2036.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 176 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd".
Unit <srl_fifo_f_1> synthesized.


Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd".
Unit <srl_fifo_f_2> synthesized.


Synthesizing Unit <plbv46_slave_burst>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plbv46_slave_burst.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_burst> synthesized.


Synthesizing Unit <access_buffer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/access_buffer.vhd".
Unit <access_buffer> synthesized.


Synthesizing Unit <readdata_buffer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/readdata_buffer.vhd".
Unit <readdata_buffer> synthesized.


Synthesizing Unit <mch_interface>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_interface.vhd".
Unit <mch_interface> synthesized.


Synthesizing Unit <mch_plbv46_slave_burst>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v1_00_a/hdl/vhdl/mch_plbv46_slave_burst.vhd".
WARNING:Xst:1305 - Output <Bus2IP_BurstLength<0>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Bus2IP_AddrBurstLength<0>> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <timeout_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_xfer_end> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb2ip_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb2ip_burstlength<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb2ip_addrvalid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ip2plb_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip2chnl_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_master<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chnl2ip_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chnl2ip_addrvalid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrce_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdce_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_cs_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_cs_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_burstlength_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_master<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mch_plbv46_slave_burst> synthesized.


Synthesizing Unit <xps_mch_emc>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/hdl/vhdl/xps_mch_emc.vhd".
WARNING:Xst:646 - Signal <mch_readdata_read<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mch_access_write<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mch_access_data<64:127>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mch_access_control<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xps_mch_emc> synthesized.


Synthesizing Unit <sram_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/sram_wrapper.vhd".
Unit <sram_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 204
 1-bit register                                        : 140
 10-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 7
 32-bit register                                       : 12
 33-bit register                                       : 32
 4-bit register                                        : 7
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 10
 2-bit comparator less                                 : 2
 31-bit comparator greatequal                          : 4
 31-bit comparator less                                : 1
 32-bit comparator less                                : 1
 4-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 33-bit 16-to-1 multiplexer                            : 2
# Xors                                                 : 70
 1-bit xor2                                            : 70

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state/FSM> on signal <plb_write_cntl_state[1:2]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 00
 pbwr_burst_fixed | 01
 pbwrite_flush    | 10
------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/addr_cntl_cs/FSM> on signal <addr_cntl_cs[1:2]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 10
 rearbitrate  | 01
 gen_addrack  | 00
--------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state/FSM> on signal <plb_read_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbrd_idle        | 00
 pbrd_single      | 11
 pbrd_burst_fixed | 01
 pbread_flush     | 10
------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state/FSM> on signal <ipif_wr_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 00
 iwr_init         | 01
 iwr_burst_fixed1 | 11
 iwr_single1      | 10
------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/CHNL_LOGIC_I/chnlsm_cs/FSM> on signal <chnlsm_cs[1:3]> with user encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/CHNL_LOGIC_I/chnlsm_cs/FSM> on signal <chnlsm_cs[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 rd_op_addr    | 001
 wr_op_addr    | 010
 rd_data       | 011
 wait_ack      | 100
 wait_last_ack | unreached
---------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state/FSM> on signal <crnt_state[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000
 write           | 001
 dassert_wen     | 010
 wait_write_ack  | 011
 read            | 100
 wait_rddata_ack | 101
-----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_phase_cs/FSM> on signal <data_phase_cs[1:2]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 data_idle           | 00
 data_busy           | 01
 data_arb_null_cycle | 10
---------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_cs/FSM> on signal <data_master_cs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 one_ahead | 01
 two_ahead | 11
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/addr_phase_cs/FSM> on signal <addr_phase_cs[1:2]> with gray encoding.
---------------------------------
 State               | Encoding
---------------------------------
 addr_idle           | 00
 addr_busy           | 01
 addr_arb_null_cycle | 11
---------------------------------
WARNING:Xst:2404 -  FFs/Latches <burstlength_i<0:5>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <dynshreg_f_1>.
	Found 16-bit dynamic shift register for signal <Dout<32>>.
	Found 16-bit dynamic shift register for signal <Dout<31>>.
	Found 16-bit dynamic shift register for signal <Dout<30>>.
	Found 16-bit dynamic shift register for signal <Dout<29>>.
	Found 16-bit dynamic shift register for signal <Dout<28>>.
	Found 16-bit dynamic shift register for signal <Dout<27>>.
	Found 16-bit dynamic shift register for signal <Dout<26>>.
	Found 16-bit dynamic shift register for signal <Dout<25>>.
	Found 16-bit dynamic shift register for signal <Dout<24>>.
	Found 16-bit dynamic shift register for signal <Dout<23>>.
	Found 16-bit dynamic shift register for signal <Dout<22>>.
	Found 16-bit dynamic shift register for signal <Dout<21>>.
	Found 16-bit dynamic shift register for signal <Dout<20>>.
	Found 16-bit dynamic shift register for signal <Dout<19>>.
	Found 16-bit dynamic shift register for signal <Dout<18>>.
	Found 16-bit dynamic shift register for signal <Dout<17>>.
	Found 16-bit dynamic shift register for signal <Dout<16>>.
	Found 16-bit dynamic shift register for signal <Dout<15>>.
	Found 16-bit dynamic shift register for signal <Dout<14>>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 9
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 886
 Flip-Flops                                            : 886
# Shift Registers                                      : 66
 16-bit dynamic shift register                         : 66
# Comparators                                          : 10
 2-bit comparator less                                 : 2
 31-bit comparator greatequal                          : 4
 31-bit comparator less                                : 1
 32-bit comparator less                                : 1
 4-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 1
# Xors                                                 : 70
 1-bit xor2                                            : 70

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mem_adv_ldn_reg> (without init value) has a constant value of 0 in block <io_registers>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clear_sl_rd_busy> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_rdcomp_i> 
INFO:Xst:2261 - The FF/Latch <sl_addrack_i> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <set_sl_busy> 
WARNING:Xst:2677 - Node <mem_dqt_t_d> of sequential type is unconnected in block <mem_steer>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <sram_wrapper>.
INFO:Xst:2261 - The FF/Latch <addr_cnt_rst_reg> in Unit <mem_state_machine> is equivalent to the following FF/Latch, which will be removed : <Data_strobe> 

Optimizing unit <sram_wrapper> ...

Optimizing unit <dynshreg_f_1> ...

Optimizing unit <io_registers> ...

Optimizing unit <wr_buffer> ...

Optimizing unit <counter_f> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <arbitration_logic> ...

Optimizing unit <addr_data_mux_demux> ...

Optimizing unit <ipic_logic> ...

Optimizing unit <cntr_incr_decr_addn_f_1> ...

Optimizing unit <dynshreg_f_2> ...

Optimizing unit <direct_path_cntr_ai> ...

Optimizing unit <mem_state_machine> ...

Optimizing unit <addr_counter_mux> ...

Optimizing unit <mem_steer> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <chnl_logic> ...

Optimizing unit <addr_be_gen> ...

Optimizing unit <plb_slave_attachment> ...
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 

Optimizing unit <plbv46_slave_burst> ...
WARNING:Xst:1710 - FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/PLB2IP_BurstLength_d1_0> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/PLB2IP_BurstLength_d1_1> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_4> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_2> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_3> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_5> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_6> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_7> (without init value) has a constant value of 0 in block <sram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/plb_request_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_phase_idle_i> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_0> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_1> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_2> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_3> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_4> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_5> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_6> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/bus2ip_burstlength_i_7> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/Bus2IP_AddrBurstCntLoad> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/cs_strobe_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_cnt_ce_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_data_en_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/CHNL_LOGIC_I/ipic_addr_valid_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/CHNL_LOGIC_I/chnl_burst_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/CHNL_LOGIC_I/chnl_wrreq_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[0].CH_I/CHNL_LOGIC_I/chnl_rdreq_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/CHNL_LOGIC_I/ipic_addr_valid_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/CHNL_LOGIC_I/chnl_burst_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/CHNL_LOGIC_I/chnl_wrreq_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/CHNL_LOGIC_I/chnl_rdreq_reg> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_1> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_0> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_9> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_8> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_7> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_6> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_5> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_4> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_3> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_2> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_1> of sequential type is unconnected in block <sram_wrapper>.
WARNING:Xst:2677 - Node <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_0> of sequential type is unconnected in block <sram_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <sram_wrapper> is equivalent to the following 2 FFs/Latches : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <sram_wrapper> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <sram_wrapper> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <sram_wrapper> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> in Unit <sram_wrapper> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <sram_wrapper> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <sram_wrapper> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <sram_wrapper> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 844
 Flip-Flops                                            : 844

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/sram_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 857

Cell Usage :
# BELS                             : 830
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 2
#      LUT2                        : 77
#      LUT3                        : 50
#      LUT4                        : 102
#      LUT5                        : 58
#      LUT6                        : 234
#      MULT_AND                    : 39
#      MUXCY                       : 88
#      MUXCY_L                     : 38
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 117
# FlipFlops/Latches                : 844
#      FD                          : 6
#      FDE                         : 8
#      FDR                         : 323
#      FDRE                        : 404
#      FDRS                        : 8
#      FDRSE                       : 26
#      FDS                         : 69
# Shift Registers                  : 164
#      SRL16E                      : 32
#      SRLC16E                     : 132
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             780  out of  44800     1%  
 Number of Slice LUTs:                  697  out of  44800     1%  
    Number used as Logic:               533  out of  44800     1%  
    Number used as Memory:              164  out of  13120     1%  
       Number used as SRL:              164

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    981
   Number with an unused Flip Flop:     201  out of    981    20%  
   Number with an unused LUT:           284  out of    981    28%  
   Number of fully used LUT-FF pairs:   496  out of    981    50%  
   Number of unique control sets:        82

IO Utilization: 
 Number of IOs:                         857
 Number of bonded IOBs:                   0  out of    640     0%  
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                                                               | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
MCH_PLB_Clk                        | NONE(SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I)| 976   |
RdClk                              | NONE(SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_0)                                                                                                                                                 | 32    |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.802ns (Maximum Frequency: 208.247MHz)
   Minimum input arrival time before clock: 2.580ns
   Maximum output required time after clock: 1.889ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCH_PLB_Clk'
  Clock period: 4.802ns (frequency: 208.247MHz)
  Total number of paths / destination ports: 18514 / 2002
-------------------------------------------------------------------------
Delay:               4.802ns (Levels of Logic = 6)
  Source:            SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG (FF)
  Destination:       SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3 (FF)
  Source Clock:      MCH_PLB_Clk rising
  Destination Clock: MCH_PLB_Clk rising

  Data Path: SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG to SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   0.995  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/s_h_size<1>)
     LUT5:I0->O            1   0.094   0.710  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cntx21 (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cntx2)
     LUT4:I1->O            1   0.094   0.000  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT0 (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<0>)
     MUXCY:S->O            1   0.372   0.000  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY0 (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<1>)
     XORCY:CI->O           5   0.357   0.732  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR1 (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<1>)
     LUT4:I1->O            1   0.094   0.789  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_BE_GEN_LUT0 (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/decoded_be<0>)
     LUT4:I0->O            1   0.094   0.000  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3 (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<0>)
     FDRSE:D                  -0.018          SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
    ----------------------------------------
    Total                      4.802ns (1.576ns logic, 3.226ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MCH_PLB_Clk'
  Total number of paths / destination ports: 1131 / 1030
-------------------------------------------------------------------------
Offset:              2.580ns (Levels of Logic = 3)
  Source:            PLB_MSize<1> (PAD)
  Destination:       SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3 (FF)
  Destination Clock: MCH_PLB_Clk rising

  Data Path: PLB_MSize<1> to SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/plb_be_muxed<0>1_SW1 (N40)
     LUT6:I5->O            4   0.094   1.085  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/plb_be_muxed<0>1 (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/N0)
     LUT6:I0->O            1   0.094   0.000  SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/plb_be_muxed<3> (SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/plb_be_muxed<3>)
     FDR:D                    -0.018          SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3
    ----------------------------------------
    Total                      2.580ns (1.015ns logic, 1.565ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RdClk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.573ns (Levels of Logic = 0)
  Source:            MCH_PLB_Rst (PAD)
  Destination:       SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_0 (FF)
  Destination Clock: RdClk rising

  Data Path: MCH_PLB_Rst to SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:R                     0.573          SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_31
    ----------------------------------------
    Total                      0.573ns (0.573ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MCH_PLB_Clk'
  Total number of paths / destination ports: 329 / 328
-------------------------------------------------------------------------
Offset:              1.889ns (Levels of Logic = 0)
  Source:            SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I (FF)
  Destination:       MCH1_ReadData_Control (PAD)
  Source Clock:      MCH_PLB_Clk rising

  Data Path: SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I to MCH1_ReadData_Control
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        0   1.889   0.000  SRAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I (MCH1_ReadData_Control)
    ----------------------------------------
    Total                      1.889ns (1.889ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 44.90 secs
 
--> 


Total memory usage is 924100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  720 (   0 filtered)
Number of infos    :   25 (   0 filtered)

