INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2018.3/msys64/mingw64/bin/g++"
   Compiling cvt_colour.cpp_pre.cpp.tb.cpp
   Compiling test_core.cpp_pre.cpp.tb.cpp
   Compiling apatb_doHist.cpp
   Compiling core.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Load image leenawithoutcontrast.bmp
Image Rows:240 Cols:320

D:\HLS_PROJECT\histogram\solution3\sim\verilog>set PATH= 

D:\HLS_PROJECT\histogram\solution3\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_doHist_top glbl -prj doHist.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s doHist  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_doHist_top glbl -prj doHist.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s doHist 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/AESL_autobram_histo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_histo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/doHist.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_doHist_top
INFO: [VRFC 10-2458] undeclared symbol bramhisto_Rst_A, assumed default net type wire [D:/HLS_PROJECT/histogram/solution3/sim/verilog/doHist.autotb.v:270]
INFO: [VRFC 10-2458] undeclared symbol bramhisto_Rst_B, assumed default net type wire [D:/HLS_PROJECT/histogram/solution3/sim/verilog/doHist.autotb.v:277]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/doHist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHist
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS_PROJECT/histogram/solution3/sim/verilog/doHist_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHist_CTRL_BUS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.doHist_CTRL_BUS_s_axi
Compiling module xil_defaultlib.doHist
Compiling module xil_defaultlib.AESL_autobram_histo
Compiling module xil_defaultlib.fifo(DEPTH=76800)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.apatb_doHist_top
Compiling module work.glbl
Built simulation snapshot doHist

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/HLS_PROJECT/histogram/solution3/sim/verilog/xsim.dir/doHist/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 27 14:00:27 2022...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/doHist/xsim_script.tcl
# xsim {doHist} -autoloadwcfg -tclbatch {doHist.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source doHist.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "2306885000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2306925 ns : File "D:/HLS_PROJECT/histogram/solution3/sim/verilog/doHist.autotb.v" Line 418
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 219.570 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 27 14:00:39 2022...
Load image leenawithoutcontrast.bmp
Image Rows:240 Cols:320
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
