<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v</a>
defines: 
time_elapsed: 0.464s
ram usage: 30256 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp1kqspqpk/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:1</a>: No timescale set for &#34;bug&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:1</a>: Compile module &#34;work@bug&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:1</a>: Top level module &#34;work@bug&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp1kqspqpk/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bug
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp1kqspqpk/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp1kqspqpk/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bug)
 |vpiName:work@bug
 |uhdmallPackages:
 \_package: builtin, parent:work@bug
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bug, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v</a>, line:1, parent:work@bug
   |vpiDefName:work@bug
   |vpiFullName:work@bug
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@bug
       |vpiStmt:
       \_assignment: , line:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (t1), line:6
           |vpiName:t1
           |vpiFullName:work@bug.t1
         |vpiRhs:
         \_constant: , line:6
           |vpiConstType:7
           |vpiDecompile:1000
           |vpiSize:32
           |INT:1000
       |vpiStmt:
       \_sys_func_call: ($display), line:7
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:7
           |vpiConstType:6
           |vpiDecompile:&#34;%0d&#34;
           |vpiSize:5
           |STRING:&#34;%0d&#34;
         |vpiArgument:
         \_operation: , line:7
           |vpiOpType:11
           |vpiOperand:
           \_operation: , line:7
             |vpiOpType:24
             |vpiOperand:
             \_ref_obj: (t1), line:7
               |vpiName:t1
             |vpiOperand:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:1000
               |vpiSize:32
               |INT:1000
           |vpiOperand:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:500
             |vpiSize:32
             |INT:500
   |vpiNet:
   \_logic_net: (t1), line:3
     |vpiName:t1
     |vpiFullName:work@bug.t1
 |uhdmtopModules:
 \_module: work@bug (work@bug), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v</a>, line:1
   |vpiDefName:work@bug
   |vpiName:work@bug
   |vpiNet:
   \_logic_net: (t1), line:3, parent:work@bug
     |vpiName:t1
     |vpiFullName:work@bug.t1
Object: \work_bug of type 3000
Object: \work_bug of type 32
Object: \t1 of type 36
Object: \work_bug of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \t1 of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \t1 of type 608
Object:  of type 7
Object:  of type 7
Object: \t1 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bug&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f980d0] str=&#39;\work_bug&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:3</a>.0-3.0&gt; [0x2fa3c70] str=&#39;\t1&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fa97e0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:5</a>.0-5.0&gt; [0x2f982d0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:6</a>.0-6.0&gt; [0x2fa5df0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:6</a>.0-6.0&gt; [0x2fac1a0] str=&#39;\t1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:6</a>.0-6.0&gt; [0x2fac660] bits=&#39;00000000000000000000001111101000&#39;(32) range=[31:0] int=1000
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>.0-7.0&gt; [0x2fac520] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>.0-7.0&gt; [0x2fac9c0] str=&#39;&#34;%0d&#34;&#39; bits=&#39;0010001000100101001100000110010000100010&#39;(40) range=[39:0] int=623928354
            AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>.0-7.0&gt; [0x2facb40]
              AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>.0-7.0&gt; [0x2facdb0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>.0-7.0&gt; [0x2fad260] str=&#39;\t1&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>.0-7.0&gt; [0x2fad720] bits=&#39;00000000000000000000001111101000&#39;(32) range=[31:0] int=1000
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>.0-7.0&gt; [0x2fad8e0] bits=&#39;00000000000000000000000111110100&#39;(32) range=[31:0] int=500
--- END OF AST DUMP ---
Warning: wire &#39;\t1&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:6</a>.0-6.0.
<a href="../../../../third_party/tests/ivtest/ivltests/pr2248925.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2248925.v:7</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>