git clone --depth 1 --no-tags https://github.com/alephium/fpga-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389537534
git clone --depth 1 --no-tags https://github.com/strauch-co/va_uvm_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385387312
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/riscv-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354604994
git clone --depth 1 --no-tags https://github.com/andrewjrae/optmult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362929403
git clone --depth 1 --no-tags https://github.com/ybu5/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362925778
git clone --depth 1 --no-tags https://github.com/Moinahmed7777/Digital-logic-circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368683829
git clone --depth 1 --no-tags https://github.com/mish3albaiz/pdp11-isa-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356737838
git clone --depth 1 --no-tags https://github.com/BokChoyMan/ECE152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357457824
git clone --depth 1 --no-tags https://github.com/ofrankg/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356363551
git clone --depth 1 --no-tags https://github.com/benchilton/Verilog-learning-project-a-basic-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372303852
git clone --depth 1 --no-tags https://github.com/ivanzuglic/RISC-V-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374689052
git clone --depth 1 --no-tags https://github.com/Adnan-Asif/Multiplayer-Snake-Game-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373078353
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Binary_to_Ex3_Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372664800
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_DeMultiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374147836
git clone --depth 1 --no-tags https://github.com/kotyadamohini/google_dinosaur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363317045
git clone --depth 1 --no-tags https://github.com/GabrielMonteroSierra/Processing-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372105217
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_dpram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372138475
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_APB-AMBA-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372140227
git clone --depth 1 --no-tags https://github.com/wu-hu-qi-fei/lab1-cpen311-wu-hu-qi-fei.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369553933
git clone --depth 1 --no-tags https://github.com/carloleo/Embedded-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369318010
git clone --depth 1 --no-tags https://github.com/zappos23/word_deserializer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367283856
git clone --depth 1 --no-tags https://github.com/serhaterdogan77/BLM202_RISC-V_Proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371731864
git clone --depth 1 --no-tags https://github.com/Ryan377/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378444711
git clone --depth 1 --no-tags https://github.com/Dipeshmkwana/DesignSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381428139
git clone --depth 1 --no-tags https://github.com/FlipperCoin/sim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380766128
git clone --depth 1 --no-tags https://github.com/7FM/ShadyPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392762687
git clone --depth 1 --no-tags https://github.com/Jacobzwh/project3_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391999458
git clone --depth 1 --no-tags https://github.com/Kiran760043/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390149644
git clone --depth 1 --no-tags https://github.com/umutozdemr/DigitalDesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390975929
git clone --depth 1 --no-tags https://github.com/blackcatruri/uvm_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383002964
git clone --depth 1 --no-tags https://github.com/kmakhno/hdl_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384457067
git clone --depth 1 --no-tags https://github.com/SheronSuditha/SIT329-Advanced-Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388440432
git clone --depth 1 --no-tags https://github.com/amirshmul/Logic-Design-Building-Blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382878358
git clone --depth 1 --no-tags https://github.com/namanmody-UML/HeterogenousComputing-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390442378
git clone --depth 1 --no-tags https://github.com/Niu0351/Image-Decompressor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353025364
git clone --depth 1 --no-tags https://github.com/karthik-0398/Vector-parallel-graphics-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363605710
git clone --depth 1 --no-tags https://github.com/charkster/trigger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365858456
git clone --depth 1 --no-tags https://github.com/ashtneoi/DE0-Nano-skeleton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365655879
git clone --depth 1 --no-tags https://github.com/peterzhong2001/EE271_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367192140
git clone --depth 1 --no-tags https://github.com/470486104/J1_WB-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367604163
git clone --depth 1 --no-tags https://github.com/OikawaLab/NexysVideo_skeleton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366958551
git clone --depth 1 --no-tags https://github.com/raychen0212/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366562194
git clone --depth 1 --no-tags https://github.com/MarianoIDC/ProyectoTallerDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368708981
git clone --depth 1 --no-tags https://github.com/zackfravel/MESI-Cache-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369900215
git clone --depth 1 --no-tags https://github.com/kanedayo/test_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368834278
git clone --depth 1 --no-tags https://github.com/kentiscool/CSE140L-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364440560
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Logic_gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376830720
git clone --depth 1 --no-tags https://github.com/harshitaaaaaa/fpga_lab_requirements.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379957521
git clone --depth 1 --no-tags https://github.com/Jseok-Heo/CAM2VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380517250
git clone --depth 1 --no-tags https://github.com/ishan-patil2388/AHB_UVM_BASIC_SKELETON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359124995
git clone --depth 1 --no-tags https://github.com/hamidkhd/MIPS-PipeLine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362021087
git clone --depth 1 --no-tags https://github.com/aman-gill/riscv_rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362532043
git clone --depth 1 --no-tags https://github.com/hadiloomehdi/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362915936
git clone --depth 1 --no-tags https://github.com/yangli900520/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356057133
git clone --depth 1 --no-tags https://github.com/putnik47/dds_sin_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355607419
git clone --depth 1 --no-tags https://github.com/yohansh/CodeBlock_Verification_Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355541831
git clone --depth 1 --no-tags https://github.com/hao310rui140326/example_and_uvm_source_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355485908
git clone --depth 1 --no-tags https://github.com/mfkiwl/azadi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353268183
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/System-Verilog-Based-Verification-of-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381280832
git clone --depth 1 --no-tags https://github.com/devmanaktala10/StreetFighterFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387046524
git clone --depth 1 --no-tags https://github.com/zheng-yijia/Algorithm-Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386477732
git clone --depth 1 --no-tags https://github.com/yoonseo-choi/FPGA_NeuralNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370854608
git clone --depth 1 --no-tags https://github.com/lashraelrx/RISC-V-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371815250
git clone --depth 1 --no-tags https://github.com/hao310rui140326/board_kernel_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373694883
git clone --depth 1 --no-tags https://github.com/rag1404/AHB_Slave_dut_Master_UVMTB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382950803
git clone --depth 1 --no-tags https://github.com/smeng1024/Count-One-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391795107
git clone --depth 1 --no-tags https://github.com/Anson-Sun/MIPS_32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395137778
git clone --depth 1 --no-tags https://github.com/villyye97/EE-469-HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393732248
git clone --depth 1 --no-tags https://github.com/Fireflaker/SummerResearchTemp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388282020
git clone --depth 1 --no-tags https://github.com/mfkiwl/ss_rvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389524792
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/RV32I_Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354609481
git clone --depth 1 --no-tags https://github.com/A00x40/FC-Layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370146282
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373362804
git clone --depth 1 --no-tags https://github.com/Alfred9998/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372527789
git clone --depth 1 --no-tags https://github.com/NoharMarcus/FPGA_lab_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372717239
git clone --depth 1 --no-tags https://github.com/jorgeaportilla/ELO212-2021-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375065622
git clone --depth 1 --no-tags https://github.com/hao310rui140326/uvm-1.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355489529
git clone --depth 1 --no-tags https://github.com/FeBarbosa/UVM_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355664128
git clone --depth 1 --no-tags https://github.com/Philngtn/Labs_systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355721655
git clone --depth 1 --no-tags https://github.com/adenzer/ECE_593_A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353200555
git clone --depth 1 --no-tags https://github.com/vvzunin/systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356984307
git clone --depth 1 --no-tags https://github.com/deoregaurav92/SystemVerilog_Coding_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380821149
git clone --depth 1 --no-tags https://github.com/aurthurtang/finding_first_one.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381855490
git clone --depth 1 --no-tags https://github.com/atsmith3/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376212143
git clone --depth 1 --no-tags https://github.com/lrvnc/trabalho6-microarquitetura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378010945
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/dff_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372139440
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/NoCRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371463421
git clone --depth 1 --no-tags https://github.com/Jseok-Heo/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369863857
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/buzzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370385594
git clone --depth 1 --no-tags https://github.com/WeitingLian/UVM_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384851491
git clone --depth 1 --no-tags https://github.com/mec391/system_verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383295564
git clone --depth 1 --no-tags https://github.com/evannuss/BYUecen220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389801227
git clone --depth 1 --no-tags https://github.com/Monsoonexe/cpe200-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390834867
git clone --depth 1 --no-tags https://github.com/Gehad-16/-problems-using-system-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385051242
git clone --depth 1 --no-tags https://github.com/ahmedmed/EventGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363146863
git clone --depth 1 --no-tags https://github.com/bhargavasai222/bhargav123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359337275
git clone --depth 1 --no-tags https://github.com/ThePVY/processor_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360082203
git clone --depth 1 --no-tags https://github.com/nodenskoren/ece411_mp3_sp2018-risingedge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360802934
git clone --depth 1 --no-tags https://github.com/Tyler1T/HSCA-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360646884
git clone --depth 1 --no-tags https://github.com/ArquiII-2021-S1/ASIPVectorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367105774
