

================================================================
== Vivado HLS Report for 'sample'
================================================================
* Date:           Tue Apr 23 18:57:12 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_final
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.372|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_k2c_dense_3_fu_272  |k2c_dense_3  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_2_fu_341  |k2c_dense_2  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_1_fu_409  |k2c_dense_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_fu_477    |k2c_dense    |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_dense_16_fwork  |   31|   31|         1|          -|          -|    32|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      26|
|FIFO             |        -|      -|       -|       -|
|Instance         |       70|    343|   58977|   52153|
|Memory           |        2|      -|    1536|      88|
|Multiplexer      |        -|      -|       -|    1061|
|Register         |        -|      -|      18|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       72|    343|   60531|   53328|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        9|     46|      22|      41|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-------+-------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+-------------+---------+-------+-------+-------+
    |grp_k2c_dense_fu_477    |k2c_dense    |        4|     62|  13874|  12409|
    |grp_k2c_dense_1_fu_409  |k2c_dense_1  |       14|     83|  14615|  12915|
    |grp_k2c_dense_2_fu_341  |k2c_dense_2  |       30|     83|  14590|  12943|
    |grp_k2c_dense_3_fu_272  |k2c_dense_3  |       22|    115|  15898|  13886|
    +------------------------+-------------+---------+-------+-------+-------+
    |Total                   |             |       70|    343|  58977|  52153|
    +------------------------+-------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dense_13_output_arra_7_U  |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_6_U  |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_U    |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_5_U  |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_4_U  |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_3_U  |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_2_U  |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_1_U  |sample_dense_13_obek  |        0|  64|   8|    16|   32|     1|          512|
    |dense_14_output_arra_7_U  |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_6_U  |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_U    |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_5_U  |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_4_U  |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_3_U  |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_2_U  |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_1_U  |sample_dense_14_obml  |        0|  64|   2|     4|   32|     1|          128|
    |dense_15_output_arra_7_U  |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_6_U  |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_U    |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_5_U  |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_4_U  |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_3_U  |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_2_U  |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_1_U  |sample_dense_15_obun  |        0|  64|   1|     2|   32|     1|           64|
    |dense_16_fwork_U          |sample_dense_16_fbCo  |        2|   0|   0|    32|   32|     1|         1024|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |        2|1536|  88|   208|  800|    25|         6656|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |indvarinc_fu_549_p2  |     +    |      0|  0|  15|           5|           1|
    |tmp_1_fu_560_p2      |   icmp   |      0|  0|  11|           5|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          10|           3|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  47|         10|    1|         10|
    |dense_13_output_arra_1_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_1_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_1_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_2_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_2_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_2_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_3_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_3_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_3_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_4_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_4_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_4_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_5_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_5_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_5_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_6_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_6_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_7_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_7_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_address0    |  15|          3|    4|         12|
    |dense_13_output_arra_ce0         |  15|          3|    1|          3|
    |dense_13_output_arra_we0         |   9|          2|    1|          2|
    |dense_14_output_arra_1_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_1_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_1_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_2_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_2_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_2_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_3_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_3_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_3_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_4_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_4_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_4_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_5_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_5_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_5_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_6_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_6_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_7_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_7_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_address0    |  15|          3|    2|          6|
    |dense_14_output_arra_ce0         |  15|          3|    1|          3|
    |dense_14_output_arra_we0         |   9|          2|    1|          2|
    |dense_15_output_arra_1_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_1_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_1_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_2_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_2_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_2_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_3_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_3_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_3_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_4_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_4_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_4_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_5_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_5_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_5_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_6_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_6_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_7_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_7_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_address0    |  15|          3|    1|          3|
    |dense_15_output_arra_ce0         |  15|          3|    1|          3|
    |dense_15_output_arra_we0         |   9|          2|    1|          2|
    |dense_16_fwork_address0          |  15|          3|    5|         15|
    |dense_16_fwork_ce0               |  15|          3|    1|          3|
    |dense_16_fwork_ce1               |   9|          2|    1|          2|
    |dense_16_fwork_d0                |  15|          3|   32|         96|
    |dense_16_fwork_we0               |  15|          3|    1|          3|
    |invdar_reg_261                   |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |1061|        218|  150|        427|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  9|   0|    9|          0|
    |dense_13_kernel_dim                  |  0|   0|   64|         64|
    |dense_13_output_dim                  |  0|   0|   64|         64|
    |dense_13_output_nume                 |  0|   0|   64|         64|
    |dense_14_kernel_dim                  |  0|   0|   64|         64|
    |dense_14_output_dim                  |  0|   0|   64|         64|
    |dense_14_output_nume                 |  0|   0|   64|         64|
    |dense_15_kernel_dim                  |  0|   0|   64|         64|
    |dense_15_output_dim                  |  0|   0|   64|         64|
    |dense_15_output_nume                 |  0|   0|   64|         64|
    |dense_16_kernel_dim                  |  0|   0|   64|         64|
    |grp_k2c_dense_1_fu_409_ap_start_reg  |  1|   0|    1|          0|
    |grp_k2c_dense_2_fu_341_ap_start_reg  |  1|   0|    1|          0|
    |grp_k2c_dense_3_fu_272_ap_start_reg  |  1|   0|    1|          0|
    |grp_k2c_dense_fu_477_ap_start_reg    |  1|   0|    1|          0|
    |invdar_reg_261                       |  5|   0|    5|          0|
    |reg_531                              |  0|   0|   64|         64|
    |reg_537                              |  0|   0|   64|         64|
    |reg_543                              |  0|   0|   64|         64|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 18|   0|  850|        832|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |            sample            | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |            sample            | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |            sample            | return value |
|ap_done                                | out |    1| ap_ctrl_hs |            sample            | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |            sample            | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |            sample            | return value |
|dense_13_input_input_array_0_address0  | out |    4|  ap_memory | dense_13_input_input_array_0 |     array    |
|dense_13_input_input_array_0_ce0       | out |    1|  ap_memory | dense_13_input_input_array_0 |     array    |
|dense_13_input_input_array_0_q0        |  in |   32|  ap_memory | dense_13_input_input_array_0 |     array    |
|dense_13_input_input_array_1_address0  | out |    4|  ap_memory | dense_13_input_input_array_1 |     array    |
|dense_13_input_input_array_1_ce0       | out |    1|  ap_memory | dense_13_input_input_array_1 |     array    |
|dense_13_input_input_array_1_q0        |  in |   32|  ap_memory | dense_13_input_input_array_1 |     array    |
|dense_13_input_input_array_2_address0  | out |    4|  ap_memory | dense_13_input_input_array_2 |     array    |
|dense_13_input_input_array_2_ce0       | out |    1|  ap_memory | dense_13_input_input_array_2 |     array    |
|dense_13_input_input_array_2_q0        |  in |   32|  ap_memory | dense_13_input_input_array_2 |     array    |
|dense_13_input_input_array_3_address0  | out |    4|  ap_memory | dense_13_input_input_array_3 |     array    |
|dense_13_input_input_array_3_ce0       | out |    1|  ap_memory | dense_13_input_input_array_3 |     array    |
|dense_13_input_input_array_3_q0        |  in |   32|  ap_memory | dense_13_input_input_array_3 |     array    |
|dense_13_input_input_array_4_address0  | out |    4|  ap_memory | dense_13_input_input_array_4 |     array    |
|dense_13_input_input_array_4_ce0       | out |    1|  ap_memory | dense_13_input_input_array_4 |     array    |
|dense_13_input_input_array_4_q0        |  in |   32|  ap_memory | dense_13_input_input_array_4 |     array    |
|dense_13_input_input_array_5_address0  | out |    4|  ap_memory | dense_13_input_input_array_5 |     array    |
|dense_13_input_input_array_5_ce0       | out |    1|  ap_memory | dense_13_input_input_array_5 |     array    |
|dense_13_input_input_array_5_q0        |  in |   32|  ap_memory | dense_13_input_input_array_5 |     array    |
|dense_13_input_input_array_6_address0  | out |    4|  ap_memory | dense_13_input_input_array_6 |     array    |
|dense_13_input_input_array_6_ce0       | out |    1|  ap_memory | dense_13_input_input_array_6 |     array    |
|dense_13_input_input_array_6_q0        |  in |   32|  ap_memory | dense_13_input_input_array_6 |     array    |
|dense_13_input_input_array_7_address0  | out |    4|  ap_memory | dense_13_input_input_array_7 |     array    |
|dense_13_input_input_array_7_ce0       | out |    1|  ap_memory | dense_13_input_input_array_7 |     array    |
|dense_13_input_input_array_7_q0        |  in |   32|  ap_memory | dense_13_input_input_array_7 |     array    |
|dense_13_input_input_dim               |  in |   64|   ap_none  |   dense_13_input_input_dim   |    scalar    |
|dense_13_input_input_numel             |  in |   64|   ap_none  |  dense_13_input_input_numel  |    pointer   |
|dense_13_input_input_shape_address0    | out |    3|  ap_memory |  dense_13_input_input_shape  |     array    |
|dense_13_input_input_shape_ce0         | out |    1|  ap_memory |  dense_13_input_input_shape  |     array    |
|dense_13_input_input_shape_q0          |  in |   64|  ap_memory |  dense_13_input_input_shape  |     array    |
|dense_16_output_arrray_address0        | out |    1|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_ce0             | out |    1|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_we0             | out |    1|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_d0              | out |   32|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_q0              |  in |   32|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_dim                    |  in |   64|   ap_none  |      dense_16_output_dim     |    scalar    |
|dense_16_output_numel                  |  in |   64|   ap_none  |     dense_16_output_numel    |    pointer   |
|dense_16_output_shape_address0         | out |    3|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_ce0              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_we0              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_d0               | out |   64|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_q0               |  in |   64|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_address1         | out |    3|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_ce1              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_we1              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_d1               | out |   64|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_q1               |  in |   64|  ap_memory |     dense_16_output_shape    |     array    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_7), !map !372"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_6), !map !376"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_5), !map !380"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_4), !map !384"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_3), !map !388"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_2), !map !392"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_1), !map !396"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %dense_13_input_input_array_0), !map !400"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %dense_13_input_input_dim) nounwind, !map !404"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_13_input_input_numel) nounwind, !map !410"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_13_input_input_shape) nounwind, !map !414"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %dense_16_output_arrray) nounwind, !map !420"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %dense_16_output_dim) nounwind, !map !424"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_16_output_numel) nounwind, !map !428"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_16_output_shape) nounwind, !map !432"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @sample_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_13_input_input = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %dense_13_input_input_dim)"   --->   Operation 26 'read' 'dense_13_input_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.77ns)   --->   "%dense_16_fwork = alloca [32 x float], align 16" [Group_5/sample.c:2078]   --->   Operation 27 'alloca' 'dense_16_fwork' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "br label %meminst"   --->   Operation 28 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%invdar = phi i5 [ 0, %0 ], [ %indvarinc, %meminst ]" [Group_5/sample.c:2078]   --->   Operation 29 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.54ns)   --->   "%indvarinc = add i5 %invdar, 1" [Group_5/sample.c:2078]   --->   Operation 30 'add' 'indvarinc' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = zext i5 %invdar to i64" [Group_5/sample.c:2078]   --->   Operation 31 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dense_16_fwork_addr = getelementptr [32 x float]* %dense_16_fwork, i64 0, i64 %tmp" [Group_5/sample.c:2078]   --->   Operation 32 'getelementptr' 'dense_16_fwork_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_16_fwork_addr, align 4" [Group_5/sample.c:2078]   --->   Operation 33 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%tmp_1 = icmp eq i5 %invdar, -1" [Group_5/sample.c:2078]   --->   Operation 34 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_dense_16_fwor) nounwind"   --->   Operation 35 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 36 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %meminst" [Group_5/sample.c:2078]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%dense_13_kernel_dim_s = load i64* @dense_13_kernel_dim, align 8" [Group_5/sample.c:2082]   --->   Operation 38 'load' 'dense_13_kernel_dim_s' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dense_13_output_nume_1 = load i64* @dense_13_output_nume, align 8" [Group_5/sample.c:2082]   --->   Operation 39 'load' 'dense_13_output_nume_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dense_13_input_input_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_13_input_input_numel)" [Group_5/sample.c:2082]   --->   Operation 40 'read' 'dense_13_input_input_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.3(i64 %dense_13_output_nume_1, [16 x float]* %dense_13_input_input_array_0, [16 x float]* %dense_13_input_input_array_1, [16 x float]* %dense_13_input_input_array_2, [16 x float]* %dense_13_input_input_array_3, [16 x float]* %dense_13_input_input_array_4, [16 x float]* %dense_13_input_input_array_5, [16 x float]* %dense_13_input_input_array_6, [16 x float]* %dense_13_input_input_array_7, i64 %dense_13_input_input, i64 %dense_13_input_input_1, [5 x i64]* %dense_13_input_input_shape, i64 %dense_13_kernel_dim_s)" [Group_5/sample.c:2082]   --->   Operation 41 'call' <Predicate = (tmp_1)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.3(i64 %dense_13_output_nume_1, [16 x float]* %dense_13_input_input_array_0, [16 x float]* %dense_13_input_input_array_1, [16 x float]* %dense_13_input_input_array_2, [16 x float]* %dense_13_input_input_array_3, [16 x float]* %dense_13_input_input_array_4, [16 x float]* %dense_13_input_input_array_5, [16 x float]* %dense_13_input_input_array_6, [16 x float]* %dense_13_input_input_array_7, i64 %dense_13_input_input, i64 %dense_13_input_input_1, [5 x i64]* %dense_13_input_input_shape, i64 %dense_13_kernel_dim_s)" [Group_5/sample.c:2082]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%dense_13_output_dim_s = load i64* @dense_13_output_dim, align 8" [Group_5/sample.c:2089]   --->   Operation 43 'load' 'dense_13_output_dim_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%dense_14_kernel_dim_s = load i64* @dense_14_kernel_dim, align 8" [Group_5/sample.c:2089]   --->   Operation 44 'load' 'dense_14_kernel_dim_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%dense_14_output_nume_1 = load i64* @dense_14_output_nume, align 8" [Group_5/sample.c:2089]   --->   Operation 45 'load' 'dense_14_output_nume_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%dense_13_output_nume_2 = load i64* @dense_13_output_nume, align 8" [Group_5/sample.c:2089]   --->   Operation 46 'load' 'dense_13_output_nume_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (3.41ns)   --->   "call fastcc void @k2c_dense.2(i64 %dense_14_output_nume_1, i64 %dense_13_output_dim_s, i64 %dense_13_output_nume_2, i64 %dense_14_kernel_dim_s)" [Group_5/sample.c:2089]   --->   Operation 47 'call' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.2(i64 %dense_14_output_nume_1, i64 %dense_13_output_dim_s, i64 %dense_13_output_nume_2, i64 %dense_14_kernel_dim_s)" [Group_5/sample.c:2089]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.99>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%dense_14_output_dim_s = load i64* @dense_14_output_dim, align 8" [Group_5/sample.c:2095]   --->   Operation 49 'load' 'dense_14_output_dim_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%dense_15_kernel_dim_s = load i64* @dense_15_kernel_dim, align 8" [Group_5/sample.c:2095]   --->   Operation 50 'load' 'dense_15_kernel_dim_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%dense_15_output_nume_1 = load i64* @dense_15_output_nume, align 8" [Group_5/sample.c:2095]   --->   Operation 51 'load' 'dense_15_output_nume_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%dense_14_output_nume_2 = load i64* @dense_14_output_nume, align 8" [Group_5/sample.c:2095]   --->   Operation 52 'load' 'dense_14_output_nume_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.1(i64 %dense_15_output_nume_1, i64 %dense_14_output_dim_s, i64 %dense_14_output_nume_2, i64 %dense_15_kernel_dim_s)" [Group_5/sample.c:2095]   --->   Operation 53 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.1(i64 %dense_15_output_nume_1, i64 %dense_14_output_dim_s, i64 %dense_14_output_nume_2, i64 %dense_15_kernel_dim_s)" [Group_5/sample.c:2095]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.99>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%dense_15_output_dim_s = load i64* @dense_15_output_dim, align 8" [Group_5/sample.c:2101]   --->   Operation 55 'load' 'dense_15_output_dim_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%dense_16_kernel_dim_s = load i64* @dense_16_kernel_dim, align 8" [Group_5/sample.c:2101]   --->   Operation 56 'load' 'dense_16_kernel_dim_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%dense_16_output_nume = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_16_output_numel)" [Group_5/sample.c:2101]   --->   Operation 57 'read' 'dense_16_output_nume' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%dense_15_output_nume_2 = load i64* @dense_15_output_nume, align 8" [Group_5/sample.c:2101]   --->   Operation 58 'load' 'dense_15_output_nume_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense([1 x float]* %dense_16_output_arrray, i64 %dense_16_output_nume, [2 x float]* @dense_15_output_arra_7, [2 x float]* @dense_15_output_arra_6, [2 x float]* @dense_15_output_arra_5, [2 x float]* @dense_15_output_arra_4, [2 x float]* @dense_15_output_arra_3, [2 x float]* @dense_15_output_arra_2, [2 x float]* @dense_15_output_arra_1, [2 x float]* @dense_15_output_arra, i64 %dense_15_output_dim_s, i64 %dense_15_output_nume_2, i64 %dense_16_kernel_dim_s, [32 x float]* %dense_16_fwork)" [Group_5/sample.c:2101]   --->   Operation 59 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense([1 x float]* %dense_16_output_arrray, i64 %dense_16_output_nume, [2 x float]* @dense_15_output_arra_7, [2 x float]* @dense_15_output_arra_6, [2 x float]* @dense_15_output_arra_5, [2 x float]* @dense_15_output_arra_4, [2 x float]* @dense_15_output_arra_3, [2 x float]* @dense_15_output_arra_2, [2 x float]* @dense_15_output_arra_1, [2 x float]* @dense_15_output_arra, i64 %dense_15_output_dim_s, i64 %dense_15_output_nume_2, i64 %dense_16_kernel_dim_s, [32 x float]* %dense_16_fwork)" [Group_5/sample.c:2101]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2105]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_13_input_input_array_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_array_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_array_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_array_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_array_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_array_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_input_input_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_13_input_input_numel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_13_input_input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_16_output_arrray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_16_output_dim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_16_output_numel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_16_output_shape]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_dim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_output_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_output_arra_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_bias_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_bias_numel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_output_dim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_14_kernel_dim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_14_output_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_14_output_arra_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_bias_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_output_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_bias_numel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_14_output_dim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_15_kernel_dim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_15_output_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_15_output_arra_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_output_arra_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_output_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_bias_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_15_output_arra_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_output_arra_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_output_arra_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_output_arra_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_output_arra_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_14_output_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_15_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_15_bias_numel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_15_output_dim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_16_kernel_dim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_16_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_15_output_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_16_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_16_bias_numel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10            (specbitsmap      ) [ 0000000000]
StgValue_11            (specbitsmap      ) [ 0000000000]
StgValue_12            (specbitsmap      ) [ 0000000000]
StgValue_13            (specbitsmap      ) [ 0000000000]
StgValue_14            (specbitsmap      ) [ 0000000000]
StgValue_15            (specbitsmap      ) [ 0000000000]
StgValue_16            (specbitsmap      ) [ 0000000000]
StgValue_17            (specbitsmap      ) [ 0000000000]
StgValue_18            (specbitsmap      ) [ 0000000000]
StgValue_19            (specbitsmap      ) [ 0000000000]
StgValue_20            (specbitsmap      ) [ 0000000000]
StgValue_21            (specbitsmap      ) [ 0000000000]
StgValue_22            (specbitsmap      ) [ 0000000000]
StgValue_23            (specbitsmap      ) [ 0000000000]
StgValue_24            (specbitsmap      ) [ 0000000000]
StgValue_25            (spectopmodule    ) [ 0000000000]
dense_13_input_input   (read             ) [ 0011000000]
dense_16_fwork         (alloca           ) [ 0011111111]
StgValue_28            (br               ) [ 0110000000]
invdar                 (phi              ) [ 0010000000]
indvarinc              (add              ) [ 0110000000]
tmp                    (zext             ) [ 0000000000]
dense_16_fwork_addr    (getelementptr    ) [ 0000000000]
StgValue_33            (store            ) [ 0000000000]
tmp_1                  (icmp             ) [ 0010000000]
empty                  (specloopname     ) [ 0000000000]
empty_21               (speclooptripcount) [ 0000000000]
StgValue_37            (br               ) [ 0110000000]
dense_13_kernel_dim_s  (load             ) [ 0001000000]
dense_13_output_nume_1 (load             ) [ 0001000000]
dense_13_input_input_1 (read             ) [ 0001000000]
StgValue_42            (call             ) [ 0000000000]
dense_13_output_dim_s  (load             ) [ 0000010000]
dense_14_kernel_dim_s  (load             ) [ 0000010000]
dense_14_output_nume_1 (load             ) [ 0000010000]
dense_13_output_nume_2 (load             ) [ 0000010000]
StgValue_48            (call             ) [ 0000000000]
dense_14_output_dim_s  (load             ) [ 0000000100]
dense_15_kernel_dim_s  (load             ) [ 0000000100]
dense_15_output_nume_1 (load             ) [ 0000000100]
dense_14_output_nume_2 (load             ) [ 0000000100]
StgValue_54            (call             ) [ 0000000000]
dense_15_output_dim_s  (load             ) [ 0000000001]
dense_16_kernel_dim_s  (load             ) [ 0000000001]
dense_16_output_nume   (read             ) [ 0000000001]
dense_15_output_nume_2 (load             ) [ 0000000001]
StgValue_60            (call             ) [ 0000000000]
StgValue_61            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_13_input_input_array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_13_input_input_array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_13_input_input_array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_13_input_input_array_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_13_input_input_array_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_13_input_input_array_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_13_input_input_array_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_13_input_input_array_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_array_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_13_input_input_dim">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_dim"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_13_input_input_numel">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_numel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_13_input_input_shape">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_input_input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_16_output_arrray">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_output_arrray"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_16_output_dim">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_output_dim"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_16_output_numel">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_output_numel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_16_output_shape">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_output_shape"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_13_kernel_dim">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_13_output_nume">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_nume"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_13_output_arra_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_13_output_arra_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_13_output_arra">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_13_bias_array">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_13_output_arra_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_13_output_arra_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_13_output_arra_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_13_output_arra_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_13_output_arra_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_13_kernel_nume">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_13_kernel_shap">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_13_fwork">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_13_kernel_arra">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_13_kernel_arra_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_13_kernel_arra_6">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_13_kernel_arra_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_13_kernel_arra_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dense_13_kernel_arra_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dense_13_kernel_arra_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dense_13_kernel_arra_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dense_13_bias_numel">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_13_output_dim">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_dim"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dense_14_kernel_dim">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dense_14_output_nume">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_nume"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dense_14_output_arra_7">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dense_14_output_arra_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dense_14_output_arra">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dense_14_bias_array">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="dense_14_output_arra_5">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="dense_14_output_arra_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="dense_14_output_arra_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="dense_14_output_arra_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="dense_14_output_arra_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="dense_14_kernel_nume">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="dense_13_output_shap">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="dense_14_kernel_shap">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="dense_14_fwork">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="dense_14_kernel_arra">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dense_14_kernel_arra_7">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="dense_14_kernel_arra_6">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="dense_14_kernel_arra_5">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="dense_14_kernel_arra_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="dense_14_kernel_arra_3">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="dense_14_kernel_arra_2">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="dense_14_kernel_arra_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="dense_14_bias_numel">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="dense_14_output_dim">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_dim"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="dense_15_kernel_dim">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="dense_15_output_nume">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_nume"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="dense_15_output_arra_7">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="dense_15_output_arra_6">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="dense_15_output_arra">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="dense_15_bias_array">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="dense_15_output_arra_5">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="dense_15_output_arra_4">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="dense_15_output_arra_3">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="dense_15_output_arra_2">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="dense_15_output_arra_1">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="dense_15_kernel_nume">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="dense_14_output_shap">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="dense_15_kernel_shap">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="dense_15_fwork">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="dense_15_kernel_arra">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="dense_15_kernel_arra_7">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="dense_15_kernel_arra_6">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="dense_15_kernel_arra_5">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="dense_15_kernel_arra_4">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="dense_15_kernel_arra_3">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="dense_15_kernel_arra_2">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="dense_15_kernel_arra_1">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="dense_15_bias_numel">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="dense_15_output_dim">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_dim"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="dense_16_kernel_dim">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="dense_16_kernel_nume">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="dense_15_output_shap">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="dense_16_kernel_shap">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="dense_16_bias_numel">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_16_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_16_fwor"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.3"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.2"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.1"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense"/></StgValue>
</bind>
</comp>

<comp id="226" class="1004" name="dense_16_fwork_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_16_fwork/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="dense_13_input_input_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_13_input_input/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="dense_13_input_input_1_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_13_input_input_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="dense_16_output_nume_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_16_output_nume/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="dense_16_fwork_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_16_fwork_addr/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="StgValue_33_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="invdar_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="invdar_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_k2c_dense_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="32" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="0" index="5" bw="32" slack="0"/>
<pin id="279" dir="0" index="6" bw="32" slack="0"/>
<pin id="280" dir="0" index="7" bw="32" slack="0"/>
<pin id="281" dir="0" index="8" bw="32" slack="0"/>
<pin id="282" dir="0" index="9" bw="32" slack="0"/>
<pin id="283" dir="0" index="10" bw="64" slack="1"/>
<pin id="284" dir="0" index="11" bw="64" slack="0"/>
<pin id="285" dir="0" index="12" bw="64" slack="0"/>
<pin id="286" dir="0" index="13" bw="64" slack="0"/>
<pin id="287" dir="0" index="14" bw="32" slack="0"/>
<pin id="288" dir="0" index="15" bw="32" slack="0"/>
<pin id="289" dir="0" index="16" bw="32" slack="0"/>
<pin id="290" dir="0" index="17" bw="32" slack="0"/>
<pin id="291" dir="0" index="18" bw="32" slack="0"/>
<pin id="292" dir="0" index="19" bw="32" slack="0"/>
<pin id="293" dir="0" index="20" bw="32" slack="0"/>
<pin id="294" dir="0" index="21" bw="32" slack="0"/>
<pin id="295" dir="0" index="22" bw="32" slack="0"/>
<pin id="296" dir="0" index="23" bw="64" slack="0"/>
<pin id="297" dir="0" index="24" bw="64" slack="0"/>
<pin id="298" dir="0" index="25" bw="32" slack="0"/>
<pin id="299" dir="0" index="26" bw="32" slack="0"/>
<pin id="300" dir="0" index="27" bw="32" slack="0"/>
<pin id="301" dir="0" index="28" bw="32" slack="0"/>
<pin id="302" dir="0" index="29" bw="32" slack="0"/>
<pin id="303" dir="0" index="30" bw="32" slack="0"/>
<pin id="304" dir="0" index="31" bw="32" slack="0"/>
<pin id="305" dir="0" index="32" bw="32" slack="0"/>
<pin id="306" dir="0" index="33" bw="32" slack="0"/>
<pin id="307" dir="0" index="34" bw="64" slack="0"/>
<pin id="308" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_41/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_k2c_dense_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="64" slack="0"/>
<pin id="345" dir="0" index="3" bw="64" slack="0"/>
<pin id="346" dir="0" index="4" bw="64" slack="0"/>
<pin id="347" dir="0" index="5" bw="32" slack="0"/>
<pin id="348" dir="0" index="6" bw="32" slack="0"/>
<pin id="349" dir="0" index="7" bw="32" slack="0"/>
<pin id="350" dir="0" index="8" bw="32" slack="0"/>
<pin id="351" dir="0" index="9" bw="32" slack="0"/>
<pin id="352" dir="0" index="10" bw="32" slack="0"/>
<pin id="353" dir="0" index="11" bw="32" slack="0"/>
<pin id="354" dir="0" index="12" bw="32" slack="0"/>
<pin id="355" dir="0" index="13" bw="32" slack="0"/>
<pin id="356" dir="0" index="14" bw="32" slack="0"/>
<pin id="357" dir="0" index="15" bw="32" slack="0"/>
<pin id="358" dir="0" index="16" bw="64" slack="0"/>
<pin id="359" dir="0" index="17" bw="64" slack="0"/>
<pin id="360" dir="0" index="18" bw="64" slack="0"/>
<pin id="361" dir="0" index="19" bw="32" slack="0"/>
<pin id="362" dir="0" index="20" bw="32" slack="0"/>
<pin id="363" dir="0" index="21" bw="32" slack="0"/>
<pin id="364" dir="0" index="22" bw="32" slack="0"/>
<pin id="365" dir="0" index="23" bw="32" slack="0"/>
<pin id="366" dir="0" index="24" bw="32" slack="0"/>
<pin id="367" dir="0" index="25" bw="32" slack="0"/>
<pin id="368" dir="0" index="26" bw="32" slack="0"/>
<pin id="369" dir="0" index="27" bw="32" slack="0"/>
<pin id="370" dir="0" index="28" bw="32" slack="0"/>
<pin id="371" dir="0" index="29" bw="32" slack="0"/>
<pin id="372" dir="0" index="30" bw="32" slack="0"/>
<pin id="373" dir="0" index="31" bw="32" slack="0"/>
<pin id="374" dir="0" index="32" bw="32" slack="0"/>
<pin id="375" dir="0" index="33" bw="32" slack="0"/>
<pin id="376" dir="0" index="34" bw="64" slack="0"/>
<pin id="377" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_k2c_dense_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="64" slack="0"/>
<pin id="413" dir="0" index="3" bw="64" slack="0"/>
<pin id="414" dir="0" index="4" bw="64" slack="0"/>
<pin id="415" dir="0" index="5" bw="32" slack="0"/>
<pin id="416" dir="0" index="6" bw="32" slack="0"/>
<pin id="417" dir="0" index="7" bw="32" slack="0"/>
<pin id="418" dir="0" index="8" bw="32" slack="0"/>
<pin id="419" dir="0" index="9" bw="32" slack="0"/>
<pin id="420" dir="0" index="10" bw="32" slack="0"/>
<pin id="421" dir="0" index="11" bw="32" slack="0"/>
<pin id="422" dir="0" index="12" bw="32" slack="0"/>
<pin id="423" dir="0" index="13" bw="32" slack="0"/>
<pin id="424" dir="0" index="14" bw="32" slack="0"/>
<pin id="425" dir="0" index="15" bw="32" slack="0"/>
<pin id="426" dir="0" index="16" bw="64" slack="0"/>
<pin id="427" dir="0" index="17" bw="64" slack="0"/>
<pin id="428" dir="0" index="18" bw="64" slack="0"/>
<pin id="429" dir="0" index="19" bw="32" slack="0"/>
<pin id="430" dir="0" index="20" bw="32" slack="0"/>
<pin id="431" dir="0" index="21" bw="32" slack="0"/>
<pin id="432" dir="0" index="22" bw="32" slack="0"/>
<pin id="433" dir="0" index="23" bw="32" slack="0"/>
<pin id="434" dir="0" index="24" bw="32" slack="0"/>
<pin id="435" dir="0" index="25" bw="32" slack="0"/>
<pin id="436" dir="0" index="26" bw="32" slack="0"/>
<pin id="437" dir="0" index="27" bw="32" slack="0"/>
<pin id="438" dir="0" index="28" bw="32" slack="0"/>
<pin id="439" dir="0" index="29" bw="32" slack="0"/>
<pin id="440" dir="0" index="30" bw="32" slack="0"/>
<pin id="441" dir="0" index="31" bw="32" slack="0"/>
<pin id="442" dir="0" index="32" bw="32" slack="0"/>
<pin id="443" dir="0" index="33" bw="32" slack="0"/>
<pin id="444" dir="0" index="34" bw="64" slack="0"/>
<pin id="445" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_53/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_k2c_dense_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="0" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="64" slack="0"/>
<pin id="481" dir="0" index="3" bw="32" slack="0"/>
<pin id="482" dir="0" index="4" bw="32" slack="0"/>
<pin id="483" dir="0" index="5" bw="32" slack="0"/>
<pin id="484" dir="0" index="6" bw="32" slack="0"/>
<pin id="485" dir="0" index="7" bw="32" slack="0"/>
<pin id="486" dir="0" index="8" bw="32" slack="0"/>
<pin id="487" dir="0" index="9" bw="32" slack="0"/>
<pin id="488" dir="0" index="10" bw="32" slack="0"/>
<pin id="489" dir="0" index="11" bw="64" slack="0"/>
<pin id="490" dir="0" index="12" bw="64" slack="0"/>
<pin id="491" dir="0" index="13" bw="64" slack="0"/>
<pin id="492" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="15" bw="64" slack="0"/>
<pin id="494" dir="0" index="16" bw="64" slack="0"/>
<pin id="495" dir="0" index="17" bw="64" slack="0"/>
<pin id="496" dir="0" index="18" bw="64" slack="0"/>
<pin id="497" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_59/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_output_nume_1/2 dense_13_output_nume_2/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_output_nume_1/4 dense_14_output_nume_2/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_15_output_nume_1/6 dense_15_output_nume_2/8 "/>
</bind>
</comp>

<comp id="531" class="1005" name="reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_nume_1 dense_13_output_nume_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_nume_1 dense_14_output_nume_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="1"/>
<pin id="545" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_output_nume_1 dense_15_output_nume_2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="indvarinc_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="dense_13_kernel_dim_s_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_kernel_dim_s/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="dense_13_output_dim_s_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_output_dim_s/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="dense_14_kernel_dim_s_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_kernel_dim_s/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="dense_14_output_dim_s_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_output_dim_s/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="dense_15_kernel_dim_s_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_15_kernel_dim_s/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="dense_15_output_dim_s_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_15_output_dim_s/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="dense_16_kernel_dim_s_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_16_kernel_dim_s/8 "/>
</bind>
</comp>

<comp id="601" class="1005" name="dense_13_input_input_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_input_input "/>
</bind>
</comp>

<comp id="606" class="1005" name="indvarinc_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="614" class="1005" name="dense_13_kernel_dim_s_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_kernel_dim_s "/>
</bind>
</comp>

<comp id="619" class="1005" name="dense_13_input_input_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_input_input_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="dense_13_output_dim_s_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_dim_s "/>
</bind>
</comp>

<comp id="629" class="1005" name="dense_14_kernel_dim_s_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_kernel_dim_s "/>
</bind>
</comp>

<comp id="634" class="1005" name="dense_14_output_dim_s_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="1"/>
<pin id="636" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_dim_s "/>
</bind>
</comp>

<comp id="639" class="1005" name="dense_15_kernel_dim_s_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_kernel_dim_s "/>
</bind>
</comp>

<comp id="644" class="1005" name="dense_15_output_dim_s_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_output_dim_s "/>
</bind>
</comp>

<comp id="649" class="1005" name="dense_16_kernel_dim_s_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_16_kernel_dim_s "/>
</bind>
</comp>

<comp id="654" class="1005" name="dense_16_output_nume_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="1"/>
<pin id="656" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_16_output_nume "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="229"><net_src comp="196" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="194" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="216" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="216" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="202" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="204" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="198" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="309"><net_src comp="218" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="311"><net_src comp="2" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="272" pin=5"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="272" pin=6"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="272" pin=7"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="272" pin=8"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="272" pin=9"/></net>

<net id="318"><net_src comp="236" pin="2"/><net_sink comp="272" pin=11"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="272" pin=12"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="272" pin=14"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="272" pin=15"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="272" pin=16"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="272" pin=17"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="272" pin=18"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="272" pin=19"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="272" pin=20"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="272" pin=21"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="272" pin=22"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="272" pin=23"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="272" pin=24"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="272" pin=25"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="272" pin=26"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="272" pin=27"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="272" pin=28"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="272" pin=29"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="272" pin=30"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="272" pin=31"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="272" pin=32"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="272" pin=33"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="272" pin=34"/></net>

<net id="378"><net_src comp="220" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="341" pin=5"/></net>

<net id="380"><net_src comp="84" pin="0"/><net_sink comp="341" pin=6"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="341" pin=7"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="341" pin=8"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="341" pin=9"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="341" pin=10"/></net>

<net id="385"><net_src comp="90" pin="0"/><net_sink comp="341" pin=11"/></net>

<net id="386"><net_src comp="92" pin="0"/><net_sink comp="341" pin=12"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="341" pin=13"/></net>

<net id="388"><net_src comp="96" pin="0"/><net_sink comp="341" pin=14"/></net>

<net id="389"><net_src comp="98" pin="0"/><net_sink comp="341" pin=15"/></net>

<net id="390"><net_src comp="100" pin="0"/><net_sink comp="341" pin=16"/></net>

<net id="391"><net_src comp="102" pin="0"/><net_sink comp="341" pin=17"/></net>

<net id="392"><net_src comp="104" pin="0"/><net_sink comp="341" pin=18"/></net>

<net id="393"><net_src comp="106" pin="0"/><net_sink comp="341" pin=19"/></net>

<net id="394"><net_src comp="108" pin="0"/><net_sink comp="341" pin=20"/></net>

<net id="395"><net_src comp="110" pin="0"/><net_sink comp="341" pin=21"/></net>

<net id="396"><net_src comp="112" pin="0"/><net_sink comp="341" pin=22"/></net>

<net id="397"><net_src comp="114" pin="0"/><net_sink comp="341" pin=23"/></net>

<net id="398"><net_src comp="116" pin="0"/><net_sink comp="341" pin=24"/></net>

<net id="399"><net_src comp="118" pin="0"/><net_sink comp="341" pin=25"/></net>

<net id="400"><net_src comp="120" pin="0"/><net_sink comp="341" pin=26"/></net>

<net id="401"><net_src comp="122" pin="0"/><net_sink comp="341" pin=27"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="341" pin=28"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="341" pin=29"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="341" pin=30"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="341" pin=31"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="341" pin=32"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="341" pin=33"/></net>

<net id="408"><net_src comp="124" pin="0"/><net_sink comp="341" pin=34"/></net>

<net id="446"><net_src comp="222" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="447"><net_src comp="132" pin="0"/><net_sink comp="409" pin=5"/></net>

<net id="448"><net_src comp="134" pin="0"/><net_sink comp="409" pin=6"/></net>

<net id="449"><net_src comp="136" pin="0"/><net_sink comp="409" pin=7"/></net>

<net id="450"><net_src comp="82" pin="0"/><net_sink comp="409" pin=8"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="409" pin=9"/></net>

<net id="452"><net_src comp="138" pin="0"/><net_sink comp="409" pin=10"/></net>

<net id="453"><net_src comp="140" pin="0"/><net_sink comp="409" pin=11"/></net>

<net id="454"><net_src comp="142" pin="0"/><net_sink comp="409" pin=12"/></net>

<net id="455"><net_src comp="144" pin="0"/><net_sink comp="409" pin=13"/></net>

<net id="456"><net_src comp="146" pin="0"/><net_sink comp="409" pin=14"/></net>

<net id="457"><net_src comp="148" pin="0"/><net_sink comp="409" pin=15"/></net>

<net id="458"><net_src comp="150" pin="0"/><net_sink comp="409" pin=16"/></net>

<net id="459"><net_src comp="152" pin="0"/><net_sink comp="409" pin=17"/></net>

<net id="460"><net_src comp="154" pin="0"/><net_sink comp="409" pin=18"/></net>

<net id="461"><net_src comp="156" pin="0"/><net_sink comp="409" pin=19"/></net>

<net id="462"><net_src comp="158" pin="0"/><net_sink comp="409" pin=20"/></net>

<net id="463"><net_src comp="160" pin="0"/><net_sink comp="409" pin=21"/></net>

<net id="464"><net_src comp="162" pin="0"/><net_sink comp="409" pin=22"/></net>

<net id="465"><net_src comp="164" pin="0"/><net_sink comp="409" pin=23"/></net>

<net id="466"><net_src comp="166" pin="0"/><net_sink comp="409" pin=24"/></net>

<net id="467"><net_src comp="168" pin="0"/><net_sink comp="409" pin=25"/></net>

<net id="468"><net_src comp="170" pin="0"/><net_sink comp="409" pin=26"/></net>

<net id="469"><net_src comp="172" pin="0"/><net_sink comp="409" pin=27"/></net>

<net id="470"><net_src comp="90" pin="0"/><net_sink comp="409" pin=28"/></net>

<net id="471"><net_src comp="92" pin="0"/><net_sink comp="409" pin=29"/></net>

<net id="472"><net_src comp="94" pin="0"/><net_sink comp="409" pin=30"/></net>

<net id="473"><net_src comp="96" pin="0"/><net_sink comp="409" pin=31"/></net>

<net id="474"><net_src comp="98" pin="0"/><net_sink comp="409" pin=32"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="409" pin=33"/></net>

<net id="476"><net_src comp="174" pin="0"/><net_sink comp="409" pin=34"/></net>

<net id="498"><net_src comp="224" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="499"><net_src comp="22" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="500"><net_src comp="242" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="501"><net_src comp="132" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="502"><net_src comp="134" pin="0"/><net_sink comp="477" pin=4"/></net>

<net id="503"><net_src comp="140" pin="0"/><net_sink comp="477" pin=5"/></net>

<net id="504"><net_src comp="142" pin="0"/><net_sink comp="477" pin=6"/></net>

<net id="505"><net_src comp="144" pin="0"/><net_sink comp="477" pin=7"/></net>

<net id="506"><net_src comp="146" pin="0"/><net_sink comp="477" pin=8"/></net>

<net id="507"><net_src comp="148" pin="0"/><net_sink comp="477" pin=9"/></net>

<net id="508"><net_src comp="136" pin="0"/><net_sink comp="477" pin=10"/></net>

<net id="509"><net_src comp="180" pin="0"/><net_sink comp="477" pin=15"/></net>

<net id="510"><net_src comp="182" pin="0"/><net_sink comp="477" pin=16"/></net>

<net id="511"><net_src comp="184" pin="0"/><net_sink comp="477" pin=17"/></net>

<net id="512"><net_src comp="186" pin="0"/><net_sink comp="477" pin=18"/></net>

<net id="516"><net_src comp="32" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="341" pin=3"/></net>

<net id="522"><net_src comp="80" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="528"><net_src comp="130" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="477" pin=12"/></net>

<net id="534"><net_src comp="513" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="341" pin=3"/></net>

<net id="540"><net_src comp="519" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="546"><net_src comp="525" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="477" pin=12"/></net>

<net id="553"><net_src comp="265" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="200" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="265" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="564"><net_src comp="265" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="206" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="272" pin=13"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="579"><net_src comp="78" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="584"><net_src comp="126" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="589"><net_src comp="128" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="594"><net_src comp="176" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="477" pin=11"/></net>

<net id="599"><net_src comp="178" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="477" pin=13"/></net>

<net id="604"><net_src comp="230" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="272" pin=10"/></net>

<net id="609"><net_src comp="549" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="617"><net_src comp="566" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="272" pin=13"/></net>

<net id="622"><net_src comp="236" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="272" pin=11"/></net>

<net id="627"><net_src comp="571" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="632"><net_src comp="576" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="637"><net_src comp="581" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="642"><net_src comp="586" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="647"><net_src comp="591" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="477" pin=11"/></net>

<net id="652"><net_src comp="596" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="477" pin=13"/></net>

<net id="657"><net_src comp="242" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="477" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_16_output_arrray | {8 9 }
	Port: dense_13_output_arra_7 | {2 3 }
	Port: dense_13_output_arra_6 | {2 3 }
	Port: dense_13_output_arra | {2 3 }
	Port: dense_13_output_arra_5 | {2 3 }
	Port: dense_13_output_arra_4 | {2 3 }
	Port: dense_13_output_arra_3 | {2 3 }
	Port: dense_13_output_arra_2 | {2 3 }
	Port: dense_13_output_arra_1 | {2 3 }
	Port: dense_13_fwork | {2 3 }
	Port: dense_14_output_arra_7 | {4 5 }
	Port: dense_14_output_arra_6 | {4 5 }
	Port: dense_14_output_arra | {4 5 }
	Port: dense_14_output_arra_5 | {4 5 }
	Port: dense_14_output_arra_4 | {4 5 }
	Port: dense_14_output_arra_3 | {4 5 }
	Port: dense_14_output_arra_2 | {4 5 }
	Port: dense_14_output_arra_1 | {4 5 }
	Port: dense_14_fwork | {4 5 }
	Port: dense_15_output_arra_7 | {6 7 }
	Port: dense_15_output_arra_6 | {6 7 }
	Port: dense_15_output_arra | {6 7 }
	Port: dense_15_output_arra_5 | {6 7 }
	Port: dense_15_output_arra_4 | {6 7 }
	Port: dense_15_output_arra_3 | {6 7 }
	Port: dense_15_output_arra_2 | {6 7 }
	Port: dense_15_output_arra_1 | {6 7 }
	Port: dense_15_fwork | {6 7 }
 - Input state : 
	Port: sample : dense_13_input_input_array_0 | {2 3 }
	Port: sample : dense_13_input_input_array_1 | {2 3 }
	Port: sample : dense_13_input_input_array_2 | {2 3 }
	Port: sample : dense_13_input_input_array_3 | {2 3 }
	Port: sample : dense_13_input_input_array_4 | {2 3 }
	Port: sample : dense_13_input_input_array_5 | {2 3 }
	Port: sample : dense_13_input_input_array_6 | {2 3 }
	Port: sample : dense_13_input_input_array_7 | {2 3 }
	Port: sample : dense_13_input_input_dim | {1 }
	Port: sample : dense_13_input_input_numel | {2 }
	Port: sample : dense_13_input_input_shape | {2 3 }
	Port: sample : dense_16_output_arrray | {8 9 }
	Port: sample : dense_16_output_numel | {8 }
	Port: sample : dense_13_kernel_dim | {2 }
	Port: sample : dense_13_output_nume | {2 4 }
	Port: sample : dense_13_output_arra_7 | {2 3 4 5 }
	Port: sample : dense_13_output_arra_6 | {2 3 4 5 }
	Port: sample : dense_13_output_arra | {2 3 4 5 }
	Port: sample : dense_13_bias_array | {2 3 }
	Port: sample : dense_13_output_arra_5 | {2 3 4 5 }
	Port: sample : dense_13_output_arra_4 | {2 3 4 5 }
	Port: sample : dense_13_output_arra_3 | {2 3 4 5 }
	Port: sample : dense_13_output_arra_2 | {2 3 4 5 }
	Port: sample : dense_13_output_arra_1 | {2 3 4 5 }
	Port: sample : dense_13_kernel_nume | {2 3 }
	Port: sample : dense_13_kernel_shap | {2 3 }
	Port: sample : dense_13_fwork | {2 3 }
	Port: sample : dense_13_kernel_arra | {2 3 }
	Port: sample : dense_13_kernel_arra_7 | {2 3 }
	Port: sample : dense_13_kernel_arra_6 | {2 3 }
	Port: sample : dense_13_kernel_arra_5 | {2 3 }
	Port: sample : dense_13_kernel_arra_4 | {2 3 }
	Port: sample : dense_13_kernel_arra_3 | {2 3 }
	Port: sample : dense_13_kernel_arra_2 | {2 3 }
	Port: sample : dense_13_kernel_arra_1 | {2 3 }
	Port: sample : dense_13_bias_numel | {2 3 }
	Port: sample : dense_13_output_dim | {4 }
	Port: sample : dense_14_kernel_dim | {4 }
	Port: sample : dense_14_output_nume | {4 6 }
	Port: sample : dense_14_output_arra_7 | {4 5 6 7 }
	Port: sample : dense_14_output_arra_6 | {4 5 6 7 }
	Port: sample : dense_14_output_arra | {4 5 6 7 }
	Port: sample : dense_14_bias_array | {4 5 }
	Port: sample : dense_14_output_arra_5 | {4 5 6 7 }
	Port: sample : dense_14_output_arra_4 | {4 5 6 7 }
	Port: sample : dense_14_output_arra_3 | {4 5 6 7 }
	Port: sample : dense_14_output_arra_2 | {4 5 6 7 }
	Port: sample : dense_14_output_arra_1 | {4 5 6 7 }
	Port: sample : dense_14_kernel_nume | {4 5 }
	Port: sample : dense_13_output_shap | {4 5 }
	Port: sample : dense_14_kernel_shap | {4 5 }
	Port: sample : dense_14_fwork | {4 5 }
	Port: sample : dense_14_kernel_arra | {4 5 }
	Port: sample : dense_14_kernel_arra_7 | {4 5 }
	Port: sample : dense_14_kernel_arra_6 | {4 5 }
	Port: sample : dense_14_kernel_arra_5 | {4 5 }
	Port: sample : dense_14_kernel_arra_4 | {4 5 }
	Port: sample : dense_14_kernel_arra_3 | {4 5 }
	Port: sample : dense_14_kernel_arra_2 | {4 5 }
	Port: sample : dense_14_kernel_arra_1 | {4 5 }
	Port: sample : dense_14_bias_numel | {4 5 }
	Port: sample : dense_14_output_dim | {6 }
	Port: sample : dense_15_kernel_dim | {6 }
	Port: sample : dense_15_output_nume | {6 8 }
	Port: sample : dense_15_output_arra_7 | {6 7 8 9 }
	Port: sample : dense_15_output_arra_6 | {6 7 8 9 }
	Port: sample : dense_15_output_arra | {6 7 8 9 }
	Port: sample : dense_15_bias_array | {6 7 }
	Port: sample : dense_15_output_arra_5 | {6 7 8 9 }
	Port: sample : dense_15_output_arra_4 | {6 7 8 9 }
	Port: sample : dense_15_output_arra_3 | {6 7 8 9 }
	Port: sample : dense_15_output_arra_2 | {6 7 8 9 }
	Port: sample : dense_15_output_arra_1 | {6 7 8 9 }
	Port: sample : dense_15_kernel_nume | {6 7 }
	Port: sample : dense_14_output_shap | {6 7 }
	Port: sample : dense_15_kernel_shap | {6 7 }
	Port: sample : dense_15_fwork | {6 7 }
	Port: sample : dense_15_kernel_arra | {6 7 }
	Port: sample : dense_15_kernel_arra_7 | {6 7 }
	Port: sample : dense_15_kernel_arra_6 | {6 7 }
	Port: sample : dense_15_kernel_arra_5 | {6 7 }
	Port: sample : dense_15_kernel_arra_4 | {6 7 }
	Port: sample : dense_15_kernel_arra_3 | {6 7 }
	Port: sample : dense_15_kernel_arra_2 | {6 7 }
	Port: sample : dense_15_kernel_arra_1 | {6 7 }
	Port: sample : dense_15_bias_numel | {6 7 }
	Port: sample : dense_15_output_dim | {8 }
	Port: sample : dense_16_kernel_dim | {8 }
	Port: sample : dense_16_kernel_nume | {8 9 }
	Port: sample : dense_15_output_shap | {8 9 }
	Port: sample : dense_16_kernel_shap | {8 9 }
	Port: sample : dense_16_bias_numel | {8 9 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		dense_16_fwork_addr : 2
		StgValue_33 : 3
		tmp_1 : 1
		StgValue_37 : 2
	State 3
	State 4
		StgValue_47 : 1
	State 5
	State 6
		StgValue_53 : 1
	State 7
	State 8
		StgValue_59 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |       grp_k2c_dense_3_fu_272       |    4    |   115   | 159.192 |  18063  |  10605  |
|   call   |       grp_k2c_dense_2_fu_341       |    4    |    83   | 148.392 |  16368  |   9791  |
|          |       grp_k2c_dense_1_fu_409       |    4    |    83   | 148.392 |  16217  |   9749  |
|          |        grp_k2c_dense_fu_477        |    4    |    62   | 88.5107 |  15524  |   9763  |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|    add   |          indvarinc_fu_549          |    0    |    0    |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |            tmp_1_fu_560            |    0    |    0    |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |  dense_13_input_input_read_fu_230  |    0    |    0    |    0    |    0    |    0    |
|   read   | dense_13_input_input_1_read_fu_236 |    0    |    0    |    0    |    0    |    0    |
|          |  dense_16_output_nume_read_fu_242  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   zext   |             tmp_fu_555             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                    |    16   |   343   | 544.487 |  66172  |  39934  |
|----------|------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|  dense_13_bias_array |    1   |    0   |    0   |
|    dense_13_fwork    |    8   |    0   |    0   |
| dense_13_kernel_arra |    1   |    0   |    0   |
|dense_13_kernel_arra_1|    1   |    0   |    0   |
|dense_13_kernel_arra_2|    1   |    0   |    0   |
|dense_13_kernel_arra_3|    1   |    0   |    0   |
|dense_13_kernel_arra_4|    1   |    0   |    0   |
|dense_13_kernel_arra_5|    1   |    0   |    0   |
|dense_13_kernel_arra_6|    1   |    0   |    0   |
|dense_13_kernel_arra_7|    1   |    0   |    0   |
| dense_13_kernel_shap |    0   |   128  |    5   |
| dense_13_output_arra |    0   |   64   |    8   |
|dense_13_output_arra_1|    0   |   64   |    8   |
|dense_13_output_arra_2|    0   |   64   |    8   |
|dense_13_output_arra_3|    0   |   64   |    8   |
|dense_13_output_arra_4|    0   |   64   |    8   |
|dense_13_output_arra_5|    0   |   64   |    8   |
|dense_13_output_arra_6|    0   |   64   |    8   |
|dense_13_output_arra_7|    0   |   64   |    8   |
| dense_13_output_shap |    0   |   128  |    5   |
|  dense_14_bias_array |    1   |    0   |    0   |
|    dense_14_fwork    |   16   |    0   |    0   |
| dense_14_kernel_arra |    1   |    0   |    0   |
|dense_14_kernel_arra_1|    1   |    0   |    0   |
|dense_14_kernel_arra_2|    1   |    0   |    0   |
|dense_14_kernel_arra_3|    1   |    0   |    0   |
|dense_14_kernel_arra_4|    1   |    0   |    0   |
|dense_14_kernel_arra_5|    1   |    0   |    0   |
|dense_14_kernel_arra_6|    1   |    0   |    0   |
|dense_14_kernel_arra_7|    1   |    0   |    0   |
| dense_14_kernel_shap |    0   |   128  |    5   |
| dense_14_output_arra |    0   |   64   |    2   |
|dense_14_output_arra_1|    0   |   64   |    2   |
|dense_14_output_arra_2|    0   |   64   |    2   |
|dense_14_output_arra_3|    0   |   64   |    2   |
|dense_14_output_arra_4|    0   |   64   |    2   |
|dense_14_output_arra_5|    0   |   64   |    2   |
|dense_14_output_arra_6|    0   |   64   |    2   |
|dense_14_output_arra_7|    0   |   64   |    2   |
| dense_14_output_shap |    0   |   128  |    5   |
|  dense_15_bias_array |    0   |   64   |    8   |
|    dense_15_fwork    |    2   |    0   |    0   |
| dense_15_kernel_arra |    1   |    0   |    0   |
|dense_15_kernel_arra_1|    1   |    0   |    0   |
|dense_15_kernel_arra_2|    1   |    0   |    0   |
|dense_15_kernel_arra_3|    1   |    0   |    0   |
|dense_15_kernel_arra_4|    1   |    0   |    0   |
|dense_15_kernel_arra_5|    1   |    0   |    0   |
|dense_15_kernel_arra_6|    1   |    0   |    0   |
|dense_15_kernel_arra_7|    1   |    0   |    0   |
| dense_15_kernel_shap |    0   |   128  |    5   |
| dense_15_output_arra |    0   |   64   |    1   |
|dense_15_output_arra_1|    0   |   64   |    1   |
|dense_15_output_arra_2|    0   |   64   |    1   |
|dense_15_output_arra_3|    0   |   64   |    1   |
|dense_15_output_arra_4|    0   |   64   |    1   |
|dense_15_output_arra_5|    0   |   64   |    1   |
|dense_15_output_arra_6|    0   |   64   |    1   |
|dense_15_output_arra_7|    0   |   64   |    1   |
| dense_15_output_shap |    0   |   128  |    5   |
|    dense_16_fwork    |    2   |    0   |    0   |
| dense_16_kernel_shap |    0   |   128  |    5   |
+----------------------+--------+--------+--------+
|         Total        |   54   |  2496  |   131  |
+----------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|dense_13_input_input_1_reg_619|   64   |
| dense_13_input_input_reg_601 |   64   |
| dense_13_kernel_dim_s_reg_614|   64   |
| dense_13_output_dim_s_reg_624|   64   |
| dense_14_kernel_dim_s_reg_629|   64   |
| dense_14_output_dim_s_reg_634|   64   |
| dense_15_kernel_dim_s_reg_639|   64   |
| dense_15_output_dim_s_reg_644|   64   |
| dense_16_kernel_dim_s_reg_649|   64   |
| dense_16_output_nume_reg_654 |   64   |
|       indvarinc_reg_606      |    5   |
|        invdar_reg_261        |    5   |
|            reg_531           |   64   |
|            reg_537           |   64   |
|            reg_543           |   64   |
+------------------------------+--------+
|             Total            |   842  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_k2c_dense_3_fu_272 |  p1  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_272 |  p11 |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_3_fu_272 |  p13 |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_341 |  p1  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_341 |  p2  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_341 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_341 |  p4  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_409 |  p1  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_409 |  p2  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_409 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_409 |  p4  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_477  |  p2  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_477  |  p11 |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_477  |  p12 |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_477  |  p13 |   2  |  64  |   128  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  1920  ||  20.25  ||   135   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |   343  |   544  |  66172 |  39934 |
|   Memory  |   54   |    -   |    -   |  2496  |   131  |
|Multiplexer|    -   |    -   |   20   |    -   |   135  |
|  Register |    -   |    -   |    -   |   842  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   70   |   343  |   564  |  69510 |  40200 |
+-----------+--------+--------+--------+--------+--------+
