# VerilogHDL-SI
All the Assignments done in Summer Internship Course of Silicon University named- Digital VLSI Design From Verilog RTL And Verification To Synthesis.
All the codes are given below. Click on the link followed by the title, you will be redirected to EDAPlayground repository of mine. All the programs are written by me.

1. **SR Latch (If Else)** -https://edaplayground.com/x/UnrD
3. **JK Latch (Gate Level)**  -https://edaplayground.com/x/ntw9
4. **JK Latch (If Else)**  -https://edaplayground.com/x/bpyE
5. **D FlipFlop**  -https://edaplayground.com/x/raq5
6. **SR FlipFlop**  - https://edaplayground.com/x/CLRj
7. **T Latch**  -https://edaplayground.com/x/ZSXw
8. **T FlipFlop** -  https://edaplayground.com/x/EVYH
9. **JK FlipFlop (posedge clk)** - https://edaplayground.com/x/VcM6
10. **JK FlipFlop (negedge clk)**  -https://edaplayground.com/x/Dnr8
11. **JK FlipFlop (posedge clk posedge rstn)** -https://edaplayground.com/x/X5kU
12. **JK FlipFlop (negedge clk posedge rstn)** -https://edaplayground.com/x/RxX3
13. **JK FlipFlop (posedge clk negedge rstn)** -https://edaplayground.com/x/YAKF
14. **JK FlipFlop (negedge clk negedge rstn)**-https://edaplayground.com/x/P3A8 
15. **JK FlipFlop (posedge clk, rstn)**-https://edaplayground.com/x/7ReN  
16. **JK FlipFlop (negedge clk, rstn)**-https://edaplayground.com/x/ayN4 
17. **JK FlipFlop Using D FlipFlop**-https://edaplayground.com/x/RxkY 
18. **JK FlipFlop using SR FlipFlop**-https://edaplayground.com/x/dTFm  
19. **SR FlipFlop using JK FlipFlop**-https://edaplayground.com/x/dr7P  
20. **2-Bit Asynchronous Up Counter**-https://edaplayground.com/x/ivRc  
21. **2-Bit Asynchronous Down Counter**-https://edaplayground.com/x/mfPz  
22. **2-bit Up Down Counter** -https://edaplayground.com/x/Ry98 
23. **Shift Register (Blocking)**-https://edaplayground.com/x/Vmvh  
24. **Ring Counter (Blocking)**-https://edaplayground.com/x/UKps  
25. **Counter (Synch, Clr)**-https://edaplayground.com/x/S_a5  
26. **Ring Counter (Non-Blocking)**  
27. **D Latch using MUX (Negative)**  
28. **D Latch using MUX (Positive)**  
29. **D FlipFlop (MUX), +ve Edge trigger only +ve latch**  
30. **D FlipFlop (MUX), -ve Edge trigger only +ve latch**  
31. **D FlipFlop (MUX), +ve Edge trigger only -ve latch**  
32. **D FlipFlop (MUX), -ve Edge trigger only -ve latch**  
33. **Boolean Function using MUX (F(x,y,z) = m1+m2+m6+m7)**  
34. **Full Adder using MUX**  
35. **OR gate using MUX**  
36. **Mealy Machine example**  
37. **Mealy Machine Example-2**  
38. **Moore Machine Example (Binary Counter)**  
39. **Moore Machine Example (5.49)**  
40. **Mealy Machine Example (5.48)**  
41. **Moore Machine Example**  
42. **Skip Counter Using FSM (0,1,3,6,7)**  
43. **Skip Counter Using FSM (0,1,3,6,7)**  
44. **Sequence detector: Non overlapping (1011) (Moore)**  
45. **Sequence detector: Overlapping (1011) (Moore)**  
46. **Question: Sequence detector: Non overlap (1101)**  
47. **Question: Sequence detector: Overlapping (1101)**  
48. **Sequence detector: Non Overlapping (1011)**  
49. **Vending Machine Project**  
50. **Electronic Lock**  



