// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "gpio")
  (DATE "10/03/2024 14:35:25")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE led_don\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2499:2499:2499) (2635:2635:2635))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3152:3152:3152) (3113:3113:3113))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3861:3861:3861) (3859:3859:3859))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3683:3683:3683) (3707:3707:3707))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5019:5019:5019) (4986:4986:4986))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3003:3003:3003) (3083:3083:3083))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2088:2088:2088) (2187:2187:2187))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1695:1695:1695) (1755:1755:1755))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE o_reg\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2364:2364:2364) (2505:2505:2505))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3033:3033:3033) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_50mhz\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_50mhz\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT asdata (663:663:663) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (365:365:365))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (404:404:404))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (383:383:383))
        (PORT datad (281:281:281) (364:364:364))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3140:3140:3140) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2770:2770:2770) (2809:2809:2809))
        (PORT datac (1713:1713:1713) (1733:1733:1733))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (359:359:359))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (864:864:864))
        (PORT datac (1012:1012:1012) (1070:1070:1070))
        (PORT datad (1095:1095:1095) (1137:1137:1137))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (3577:3577:3577) (3770:3770:3770))
        (PORT datad (283:283:283) (359:359:359))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (3408:3408:3408) (3551:3551:3551))
        (PORT datad (697:697:697) (734:734:734))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3941:3941:3941) (4151:4151:4151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (3406:3406:3406) (3550:3550:3550))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (383:383:383))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3941:3941:3941) (4151:4151:4151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (3407:3407:3407) (3551:3551:3551))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (388:388:388))
        (PORT datab (3407:3407:3407) (3551:3551:3551))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3335:3335:3335) (3494:3494:3494))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4049:4049:4049) (3921:3921:3921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (384:384:384))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4049:4049:4049) (3921:3921:3921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3335:3335:3335) (3493:3493:3493))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (997:997:997) (1029:1029:1029))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1240:1240:1240))
        (PORT datab (337:337:337) (432:432:432))
        (PORT datac (3355:3355:3355) (3516:3516:3516))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3936:3936:3936) (4154:4154:4154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (381:381:381))
        (PORT datac (3355:3355:3355) (3516:3516:3516))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (395:395:395))
        (PORT datac (3355:3355:3355) (3516:3516:3516))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (841:841:841))
        (PORT datab (725:725:725) (762:762:762))
        (PORT datad (1020:1020:1020) (1054:1054:1054))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4159:4159:4159) (4409:4409:4409))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (840:840:840))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (3577:3577:3577) (3770:3770:3770))
        (PORT datad (1019:1019:1019) (1053:1053:1053))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (3579:3579:3579) (3772:3772:3772))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1232:1232:1232))
        (PORT datab (304:304:304) (397:397:397))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3936:3936:3936) (4154:4154:4154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3529:3529:3529) (3400:3400:3400))
        (PORT datad (797:797:797) (848:848:848))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (896:896:896))
        (PORT datac (791:791:791) (846:846:846))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (3932:3932:3932) (3789:3789:3789))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (670:670:670) (751:751:751))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (544:544:544))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1248:1248:1248) (1159:1159:1159))
        (PORT ena (1162:1162:1162) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (460:460:460))
        (PORT datab (730:730:730) (758:758:758))
        (PORT datac (478:478:478) (529:529:529))
        (PORT datad (374:374:374) (376:376:376))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1042:1042:1042) (937:937:937))
        (PORT ena (1468:1468:1468) (1423:1423:1423))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (PORT datab (1034:1034:1034) (1086:1086:1086))
        (PORT datad (798:798:798) (849:849:849))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (429:429:429))
        (PORT datab (825:825:825) (884:884:884))
        (PORT datac (991:991:991) (1026:1026:1026))
        (PORT datad (309:309:309) (384:384:384))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (428:428:428))
        (PORT datab (1034:1034:1034) (1086:1086:1086))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (380:380:380) (386:386:386))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (3477:3477:3477) (3347:3347:3347))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (839:839:839))
        (PORT datab (303:303:303) (395:395:395))
        (PORT datac (3355:3355:3355) (3516:3516:3516))
        (PORT datad (270:270:270) (347:347:347))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (960:960:960))
        (PORT datab (870:870:870) (932:932:932))
        (PORT datac (871:871:871) (944:944:944))
        (PORT datad (825:825:825) (870:870:870))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1405:1405:1405))
        (PORT datab (870:870:870) (932:932:932))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (827:827:827) (872:872:872))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (453:453:453))
        (PORT datab (873:873:873) (935:935:935))
        (PORT datac (864:864:864) (936:936:936))
        (PORT datad (856:856:856) (915:915:915))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (983:983:983))
        (PORT datac (830:830:830) (881:881:881))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (928:928:928))
        (PORT datab (893:893:893) (946:946:946))
        (PORT datac (836:836:836) (890:890:890))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (977:977:977))
        (PORT datab (877:877:877) (926:926:926))
        (PORT datac (370:370:370) (383:383:383))
        (PORT datad (1297:1297:1297) (1304:1304:1304))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (421:421:421))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2826:2826:2826) (2801:2801:2801))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (454:454:454))
        (PORT datab (872:872:872) (935:935:935))
        (PORT datac (766:766:766) (819:819:819))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (459:459:459))
        (PORT datab (1091:1091:1091) (1131:1131:1131))
        (PORT datac (876:876:876) (949:949:949))
        (PORT datad (847:847:847) (905:905:905))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (870:870:870) (932:932:932))
        (PORT datac (764:764:764) (816:816:816))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (889:889:889))
        (PORT datab (671:671:671) (655:655:655))
        (PORT datac (809:809:809) (881:881:881))
        (PORT datad (823:823:823) (869:869:869))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (318:318:318) (405:405:405))
        (PORT datac (1061:1061:1061) (1102:1102:1102))
        (PORT datad (403:403:403) (409:409:409))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1440:1440:1440) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (865:865:865))
        (PORT datab (735:735:735) (768:768:768))
        (PORT datac (848:848:848) (906:906:906))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3068:3068:3068) (3211:3211:3211))
        (PORT datac (763:763:763) (815:815:815))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3067:3067:3067) (3210:3210:3210))
        (PORT datab (834:834:834) (877:877:877))
        (PORT datac (836:836:836) (891:891:891))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (977:977:977))
        (PORT datab (3142:3142:3142) (3008:3008:3008))
        (PORT datac (711:711:711) (734:734:734))
        (PORT datad (382:382:382) (390:390:390))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (978:978:978))
        (PORT datab (844:844:844) (903:903:903))
        (PORT datac (712:712:712) (735:735:735))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (460:460:460))
        (PORT datab (730:730:730) (759:759:759))
        (PORT datac (478:478:478) (529:529:529))
        (PORT datad (374:374:374) (376:376:376))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1042:1042:1042) (937:937:937))
        (PORT ena (1468:1468:1468) (1423:1423:1423))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (815:815:815))
        (PORT datab (1058:1058:1058) (1082:1082:1082))
        (PORT datac (757:757:757) (796:796:796))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (840:840:840))
        (PORT datab (1034:1034:1034) (1086:1086:1086))
        (PORT datac (763:763:763) (774:774:774))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2587:2587:2587) (2564:2564:2564))
        (PORT ena (1414:1414:1414) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1086:1086:1086))
        (PORT datab (1692:1692:1692) (1720:1720:1720))
        (PORT datac (1026:1026:1026) (1045:1045:1045))
        (PORT datad (3928:3928:3928) (3791:3791:3791))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|mcu_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1233:1233:1233))
        (PORT datab (1749:1749:1749) (1779:1779:1779))
        (PORT datad (1324:1324:1324) (1350:1350:1350))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|mcu_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1233:1233:1233))
        (PORT datac (1053:1053:1053) (1084:1084:1084))
        (PORT datad (1324:1324:1324) (1350:1350:1350))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1090:1090:1090))
        (PORT datac (809:809:809) (880:880:880))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (890:890:890))
        (PORT datab (670:670:670) (655:655:655))
        (PORT datac (810:810:810) (881:881:881))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (888:888:888))
        (PORT datac (808:808:808) (879:879:879))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (872:872:872) (915:915:915))
        (PORT datac (509:509:509) (571:571:571))
        (PORT datad (376:376:376) (373:373:373))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1482:1482:1482) (1496:1496:1496))
        (PORT ena (1120:1120:1120) (1104:1104:1104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1088:1088:1088))
        (PORT datac (512:512:512) (574:574:574))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (947:947:947))
        (PORT datac (779:779:779) (836:836:836))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (868:868:868) (911:911:911))
        (PORT datac (505:505:505) (565:565:565))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (735:735:735) (747:747:747))
        (PORT datac (416:416:416) (419:419:419))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1482:1482:1482) (1496:1496:1496))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1142:1142:1142))
        (PORT datab (817:817:817) (863:863:863))
        (PORT datac (1070:1070:1070) (1068:1068:1068))
        (PORT datad (724:724:724) (750:750:750))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1090:1090:1090))
        (PORT datab (1694:1694:1694) (1722:1722:1722))
        (PORT datac (1032:1032:1032) (1044:1044:1044))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (976:976:976))
        (PORT datac (893:893:893) (964:964:964))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|mcu_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1093:1093:1093))
        (PORT datac (1100:1100:1100) (1131:1131:1131))
        (PORT datad (1088:1088:1088) (1117:1117:1117))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT asdata (643:643:643) (675:675:675))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3210:3210:3210) (3049:3049:3049))
        (PORT datab (1046:1046:1046) (1074:1074:1074))
        (PORT datad (447:447:447) (495:495:495))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1232:1232:1232))
        (PORT datab (1355:1355:1355) (1389:1389:1389))
        (PORT datac (1055:1055:1055) (1086:1086:1086))
        (PORT datad (1115:1115:1115) (1172:1172:1172))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1034:1034:1034) (1067:1067:1067))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (397:397:397) (403:403:403))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (496:496:496))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (383:383:383))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (974:974:974) (1013:1013:1013))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|mcu_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1335:1335:1335))
        (PORT datab (1125:1125:1125) (1188:1188:1188))
        (PORT datac (1123:1123:1123) (1172:1172:1172))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2175:2175:2175))
        (PORT asdata (1191:1191:1191) (1227:1227:1227))
        (PORT ena (1752:1752:1752) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|enable_action_strobe\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1035:1035:1035) (1060:1060:1060))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (580:580:580))
        (PORT datab (1459:1459:1459) (1482:1482:1482))
        (PORT datad (467:467:467) (521:521:521))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1343:1343:1343))
        (PORT datac (1431:1431:1431) (1477:1477:1477))
        (PORT datad (453:453:453) (481:481:481))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1715:1715:1715) (1694:1694:1694))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (581:581:581))
        (PORT datab (1459:1459:1459) (1482:1482:1482))
        (PORT datad (467:467:467) (522:522:522))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1102:1102:1102))
        (PORT datab (897:897:897) (962:962:962))
        (PORT datac (1689:1689:1689) (1665:1665:1665))
        (PORT datad (1145:1145:1145) (1204:1204:1204))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2437:2437:2437) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1036:1036:1036))
        (PORT datab (762:762:762) (823:823:823))
        (PORT datac (1141:1141:1141) (1195:1195:1195))
        (PORT datad (804:804:804) (861:861:861))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1720:1720:1720) (1675:1675:1675))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (549:549:549))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1383:1383:1383) (1395:1395:1395))
        (PORT datac (1367:1367:1367) (1403:1403:1403))
        (PORT datad (1345:1345:1345) (1332:1332:1332))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (582:582:582))
        (PORT datab (1460:1460:1460) (1483:1483:1483))
        (PORT datad (467:467:467) (522:522:522))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (583:583:583))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2175:2175:2175))
        (PORT asdata (843:843:843) (892:892:892))
        (PORT ena (1752:1752:1752) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1346:1346:1346))
        (PORT datab (2635:2635:2635) (2610:2610:2610))
        (PORT datac (656:656:656) (636:636:636))
        (PORT datad (1315:1315:1315) (1317:1317:1317))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1764:1764:1764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1810:1810:1810))
        (PORT datab (929:929:929) (1015:1015:1015))
        (PORT datac (1472:1472:1472) (1526:1526:1526))
        (PORT datad (863:863:863) (932:932:932))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (492:492:492))
        (PORT datab (1004:1004:1004) (976:976:976))
        (PORT datad (1371:1371:1371) (1382:1382:1382))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (953:953:953))
        (PORT datab (1496:1496:1496) (1549:1549:1549))
        (PORT datac (1596:1596:1596) (1575:1575:1575))
        (PORT datad (814:814:814) (868:868:868))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2152:2152:2152))
        (PORT ena (953:953:953) (949:949:949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1025:1025:1025))
        (PORT datab (1345:1345:1345) (1360:1360:1360))
        (PORT datac (1658:1658:1658) (1649:1649:1649))
        (PORT datad (881:881:881) (952:952:952))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1063:1063:1063))
        (PORT datab (1436:1436:1436) (1482:1482:1482))
        (PORT datac (1379:1379:1379) (1421:1421:1421))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (1021:1021:1021))
        (PORT datab (1346:1346:1346) (1361:1361:1361))
        (PORT datac (682:682:682) (725:725:725))
        (PORT datad (885:885:885) (955:955:955))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1780:1780:1780))
        (PORT datad (954:954:954) (929:929:929))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT asdata (1146:1146:1146) (1185:1185:1185))
        (PORT ena (1719:1719:1719) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (919:919:919) (1001:1001:1001))
        (PORT datac (989:989:989) (1022:1022:1022))
        (PORT datad (1307:1307:1307) (1309:1309:1309))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1211:1211:1211))
        (PORT datab (359:359:359) (471:471:471))
        (PORT datac (1327:1327:1327) (1373:1373:1373))
        (PORT datad (854:854:854) (921:921:921))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (602:602:602))
        (PORT datac (1602:1602:1602) (1636:1636:1636))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1153:1153:1153))
        (PORT datab (1105:1105:1105) (1148:1148:1148))
        (PORT datac (1718:1718:1718) (1750:1750:1750))
        (PORT datad (1056:1056:1056) (1092:1092:1092))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1206:1206:1206) (1251:1251:1251))
        (PORT datac (232:232:232) (267:267:267))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1153:1153:1153))
        (PORT datab (1105:1105:1105) (1148:1148:1148))
        (PORT datac (1719:1719:1719) (1751:1751:1751))
        (PORT datad (1057:1057:1057) (1093:1093:1093))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1036:1036:1036))
        (PORT datad (815:815:815) (845:845:845))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1212:1212:1212))
        (PORT datab (1372:1372:1372) (1410:1410:1410))
        (PORT datac (1768:1768:1768) (1797:1797:1797))
        (PORT datad (1668:1668:1668) (1694:1694:1694))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1794:1794:1794))
        (PORT datab (1104:1104:1104) (1147:1147:1147))
        (PORT datad (976:976:976) (958:958:958))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2192:2192:2192) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (735:735:735) (745:745:745))
        (PORT datad (1500:1500:1500) (1540:1540:1540))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (963:963:963))
        (PORT datab (917:917:917) (978:978:978))
        (PORT datac (1129:1129:1129) (1204:1204:1204))
        (PORT datad (1088:1088:1088) (1128:1128:1128))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4829:4829:4829) (4662:4662:4662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3209:3209:3209) (3049:3049:3049))
        (PORT datab (1155:1155:1155) (1195:1195:1195))
        (PORT datad (444:444:444) (491:491:491))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datab (678:678:678) (717:717:717))
        (PORT datac (427:427:427) (479:479:479))
        (PORT datad (657:657:657) (647:647:647))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (783:783:783) (781:781:781))
        (PORT sload (974:974:974) (993:993:993))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT asdata (1654:1654:1654) (1647:1647:1647))
        (PORT ena (2013:2013:2013) (1999:1999:1999))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (905:905:905))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (801:801:801) (872:872:872))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (924:924:924))
        (PORT datac (1133:1133:1133) (1175:1175:1175))
        (PORT datad (445:445:445) (490:490:490))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1883:1883:1883) (1936:1936:1936))
        (PORT datac (1382:1382:1382) (1384:1384:1384))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1143:1143:1143))
        (PORT datab (2026:2026:2026) (2042:2042:2042))
        (PORT datac (1122:1122:1122) (1171:1171:1171))
        (PORT datad (824:824:824) (892:892:892))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (494:494:494))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2013:2013:2013) (1999:1999:1999))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (905:905:905))
        (PORT datac (800:800:800) (871:871:871))
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (452:452:452))
        (PORT datac (487:487:487) (552:552:552))
        (PORT datad (493:493:493) (552:552:552))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1117:1117:1117))
        (PORT datab (2104:2104:2104) (2111:2111:2111))
        (PORT datac (1390:1390:1390) (1362:1362:1362))
        (PORT datad (1677:1677:1677) (1723:1723:1723))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1377:1377:1377) (1376:1376:1376))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1145:1145:1145))
        (PORT datab (1374:1374:1374) (1417:1417:1417))
        (PORT datac (1327:1327:1327) (1371:1371:1371))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (838:838:838))
        (PORT datab (372:372:372) (485:485:485))
        (PORT datac (1409:1409:1409) (1394:1394:1394))
        (PORT datad (756:756:756) (746:746:746))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1650:1650:1650))
        (PORT datad (1388:1388:1388) (1371:1371:1371))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (749:749:749))
        (PORT datad (1619:1619:1619) (1599:1599:1599))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (910:910:910))
        (PORT datab (1071:1071:1071) (1081:1081:1081))
        (PORT datac (806:806:806) (878:878:878))
        (PORT datad (682:682:682) (714:714:714))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1178:1178:1178))
        (PORT datab (367:367:367) (479:479:479))
        (PORT datac (718:718:718) (702:702:702))
        (PORT datad (1109:1109:1109) (1142:1142:1142))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (808:808:808))
        (PORT datab (819:819:819) (865:865:865))
        (PORT datac (1386:1386:1386) (1421:1421:1421))
        (PORT datad (1136:1136:1136) (1180:1180:1180))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (537:537:537))
        (PORT datab (1105:1105:1105) (1105:1105:1105))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT sload (2094:2094:2094) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (488:488:488))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (914:914:914))
        (PORT datab (1071:1071:1071) (1081:1081:1081))
        (PORT datac (811:811:811) (884:884:884))
        (PORT datad (672:672:672) (709:709:709))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (925:925:925))
        (PORT datac (1031:1031:1031) (1090:1090:1090))
        (PORT datad (444:444:444) (491:491:491))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (1883:1883:1883) (1936:1936:1936))
        (PORT datac (1382:1382:1382) (1384:1384:1384))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT asdata (845:845:845) (896:896:896))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (910:910:910))
        (PORT datab (1071:1071:1071) (1081:1081:1081))
        (PORT datac (807:807:807) (879:879:879))
        (PORT datad (1061:1061:1061) (1102:1102:1102))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (1299:1299:1299) (1335:1335:1335))
        (PORT datac (809:809:809) (873:873:873))
        (PORT datad (443:443:443) (490:490:490))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1881:1881:1881) (1935:1935:1935))
        (PORT datac (1382:1382:1382) (1384:1384:1384))
        (PORT datad (757:757:757) (804:804:804))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT asdata (885:885:885) (927:927:927))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1016:1016:1016))
        (PORT datab (1347:1347:1347) (1362:1362:1362))
        (PORT datac (1229:1229:1229) (1243:1243:1243))
        (PORT datad (891:891:891) (961:961:961))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1313:1313:1313))
        (PORT datac (756:756:756) (804:804:804))
        (PORT datad (751:751:751) (795:795:795))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1175:1175:1175))
        (PORT datab (1512:1512:1512) (1561:1561:1561))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1975:1975:1975) (1896:1896:1896))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT ena (1740:1740:1740) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1015:1015:1015))
        (PORT datab (1347:1347:1347) (1363:1363:1363))
        (PORT datac (1280:1280:1280) (1298:1298:1298))
        (PORT datad (892:892:892) (962:962:962))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (453:453:453))
        (PORT datac (488:488:488) (552:552:552))
        (PORT datad (493:493:493) (552:552:552))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1377:1377:1377))
        (PORT datab (1140:1140:1140) (1204:1204:1204))
        (PORT datad (701:701:701) (705:705:705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1217:1217:1217) (1266:1266:1266))
        (PORT datac (1202:1202:1202) (1262:1262:1262))
        (PORT datad (881:881:881) (973:973:973))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1242:1242:1242))
        (PORT datab (931:931:931) (1018:1018:1018))
        (PORT datac (1477:1477:1477) (1532:1532:1532))
        (PORT datad (866:866:866) (935:935:935))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1243:1243:1243) (1297:1297:1297))
        (PORT datac (1465:1465:1465) (1518:1518:1518))
        (PORT datad (216:216:216) (244:244:244))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1830:1830:1830))
        (PORT datab (1212:1212:1212) (1281:1281:1281))
        (PORT datac (1146:1146:1146) (1225:1225:1225))
        (PORT datad (1137:1137:1137) (1213:1213:1213))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1827:1827:1827))
        (PORT datab (1215:1215:1215) (1285:1285:1285))
        (PORT datac (1142:1142:1142) (1220:1220:1220))
        (PORT datad (1139:1139:1139) (1216:1216:1216))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1831:1831:1831))
        (PORT datab (1211:1211:1211) (1280:1280:1280))
        (PORT datac (1147:1147:1147) (1226:1226:1226))
        (PORT datad (1137:1137:1137) (1213:1213:1213))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (743:743:743))
        (PORT datab (903:903:903) (980:980:980))
        (PORT datac (1085:1085:1085) (1136:1136:1136))
        (PORT datad (652:652:652) (645:645:645))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (747:747:747))
        (PORT datab (794:794:794) (791:791:791))
        (PORT datac (1083:1083:1083) (1134:1134:1134))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1811:1811:1811))
        (PORT datab (929:929:929) (1016:1016:1016))
        (PORT datac (1473:1473:1473) (1528:1528:1528))
        (PORT datad (864:864:864) (932:932:932))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1309:1309:1309))
        (PORT datac (1325:1325:1325) (1293:1293:1293))
        (PORT datad (1052:1052:1052) (1089:1089:1089))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1381:1381:1381) (1427:1427:1427))
        (PORT datac (864:864:864) (938:938:938))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (838:838:838))
        (PORT datab (933:933:933) (1023:1023:1023))
        (PORT datac (979:979:979) (968:968:968))
        (PORT datad (753:753:753) (768:768:768))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1835:1835:1835))
        (PORT datab (1209:1209:1209) (1277:1277:1277))
        (PORT datac (1151:1151:1151) (1230:1230:1230))
        (PORT datad (1135:1135:1135) (1211:1211:1211))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1028:1028:1028))
        (PORT datab (466:466:466) (499:499:499))
        (PORT datac (1151:1151:1151) (1156:1156:1156))
        (PORT datad (442:442:442) (462:462:462))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1097:1097:1097) (1140:1140:1140))
        (PORT datad (1255:1255:1255) (1305:1305:1305))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1823:1823:1823))
        (PORT datab (1216:1216:1216) (1286:1286:1286))
        (PORT datac (1139:1139:1139) (1216:1216:1216))
        (PORT datad (1140:1140:1140) (1217:1217:1217))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1087:1087:1087))
        (PORT datab (1169:1169:1169) (1248:1248:1248))
        (PORT datac (1396:1396:1396) (1460:1460:1460))
        (PORT datad (1087:1087:1087) (1127:1127:1127))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (874:874:874))
        (PORT datab (399:399:399) (414:414:414))
        (PORT datad (822:822:822) (905:905:905))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (314:314:314))
        (PORT datab (729:729:729) (721:721:721))
        (PORT datac (737:737:737) (738:738:738))
        (PORT datad (434:434:434) (441:441:441))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1832:1832:1832))
        (PORT datab (1211:1211:1211) (1280:1280:1280))
        (PORT datac (1148:1148:1148) (1227:1227:1227))
        (PORT datad (1136:1136:1136) (1212:1212:1212))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1033:1033:1033))
        (PORT datab (493:493:493) (511:511:511))
        (PORT datac (1147:1147:1147) (1151:1151:1151))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1146:1146:1146))
        (PORT datab (1518:1518:1518) (1547:1547:1547))
        (PORT datac (1551:1551:1551) (1571:1571:1571))
        (PORT datad (1259:1259:1259) (1280:1280:1280))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (953:953:953))
        (PORT datab (1159:1159:1159) (1235:1235:1235))
        (PORT datac (1394:1394:1394) (1457:1457:1457))
        (PORT datad (1091:1091:1091) (1131:1131:1131))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1811:1811:1811))
        (PORT datab (929:929:929) (1016:1016:1016))
        (PORT datac (1478:1478:1478) (1533:1533:1533))
        (PORT datad (864:864:864) (933:933:933))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1337:1337:1337))
        (PORT datab (755:755:755) (775:775:775))
        (PORT datac (431:431:431) (445:445:445))
        (PORT datad (1415:1415:1415) (1453:1453:1453))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1022:1022:1022))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (764:764:764) (832:832:832))
        (PORT datad (698:698:698) (698:698:698))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1311:1311:1311) (1263:1263:1263))
        (PORT datac (1346:1346:1346) (1392:1392:1392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (981:981:981))
        (PORT datab (644:644:644) (631:631:631))
        (PORT datac (584:584:584) (569:569:569))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (462:462:462))
        (PORT datab (738:738:738) (746:746:746))
        (PORT datac (923:923:923) (900:900:900))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1217:1217:1217))
        (PORT datab (356:356:356) (468:468:468))
        (PORT datac (1324:1324:1324) (1369:1369:1369))
        (PORT datad (851:851:851) (918:918:918))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1216:1216:1216))
        (PORT datab (357:357:357) (468:468:468))
        (PORT datac (1324:1324:1324) (1369:1369:1369))
        (PORT datad (852:852:852) (919:919:919))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1218:1218:1218))
        (PORT datab (356:356:356) (468:468:468))
        (PORT datac (1323:1323:1323) (1368:1368:1368))
        (PORT datad (851:851:851) (918:918:918))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1738:1738:1738))
        (PORT datab (430:430:430) (450:450:450))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1346:1346:1346))
        (PORT datab (1326:1326:1326) (1299:1299:1299))
        (PORT datac (428:428:428) (441:441:441))
        (PORT datad (1413:1413:1413) (1450:1450:1450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (461:461:461))
        (PORT datab (749:749:749) (761:761:761))
        (PORT datac (1224:1224:1224) (1294:1294:1294))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1243:1243:1243))
        (PORT datab (930:930:930) (1017:1017:1017))
        (PORT datac (1467:1467:1467) (1520:1520:1520))
        (PORT datad (864:864:864) (933:933:933))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (876:876:876) (931:931:931))
        (PORT datac (704:704:704) (705:705:705))
        (PORT datad (1416:1416:1416) (1454:1454:1454))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1090:1090:1090) (1116:1116:1116))
        (PORT datad (1050:1050:1050) (1078:1078:1078))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (846:846:846))
        (PORT datab (1470:1470:1470) (1456:1456:1456))
        (PORT datac (852:852:852) (900:900:900))
        (PORT datad (428:428:428) (440:440:440))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1001:1001:1001))
        (PORT datab (1031:1031:1031) (1069:1069:1069))
        (PORT datac (1316:1316:1316) (1284:1284:1284))
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1174:1174:1174))
        (PORT datab (855:855:855) (902:902:902))
        (PORT datac (1058:1058:1058) (1108:1108:1108))
        (PORT datad (1140:1140:1140) (1177:1177:1177))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (781:781:781))
        (PORT datab (765:765:765) (809:809:809))
        (PORT datad (719:719:719) (730:730:730))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (963:963:963))
        (PORT datab (919:919:919) (980:980:980))
        (PORT datac (1129:1129:1129) (1204:1204:1204))
        (PORT datad (1090:1090:1090) (1129:1129:1129))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (881:881:881))
        (PORT datab (1433:1433:1433) (1500:1500:1500))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (993:993:993) (975:975:975))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1634:1634:1634))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1030:1030:1030))
        (PORT datab (1016:1016:1016) (991:991:991))
        (PORT datac (975:975:975) (965:965:965))
        (PORT datad (504:504:504) (562:562:562))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (240:240:240) (281:281:281))
        (PORT datad (1445:1445:1445) (1444:1444:1444))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (956:956:956))
        (PORT datab (919:919:919) (981:981:981))
        (PORT datac (763:763:763) (831:831:831))
        (PORT datad (1091:1091:1091) (1131:1131:1131))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1434:1434:1434) (1501:1501:1501))
        (PORT datac (1124:1124:1124) (1198:1198:1198))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1030:1030:1030))
        (PORT datab (1393:1393:1393) (1432:1432:1432))
        (PORT datac (720:720:720) (728:728:728))
        (PORT datad (367:367:367) (369:369:369))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1039:1039:1039))
        (PORT datab (677:677:677) (678:678:678))
        (PORT datac (1024:1024:1024) (1017:1017:1017))
        (PORT datad (815:815:815) (845:845:845))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (3209:3209:3209) (3213:3213:3213))
        (PORT datad (725:725:725) (773:773:773))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1149:1149:1149))
        (PORT datab (1169:1169:1169) (1224:1224:1224))
        (PORT datac (1097:1097:1097) (1146:1146:1146))
        (PORT datad (1021:1021:1021) (1051:1051:1051))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|decode3\|w_anode1867w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (PORT datab (283:283:283) (345:345:345))
        (PORT datac (251:251:251) (309:309:309))
        (PORT datad (1990:1990:1990) (1996:1996:1996))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (962:962:962))
        (PORT datab (1092:1092:1092) (1119:1119:1119))
        (PORT datac (1143:1143:1143) (1198:1198:1198))
        (PORT datad (1084:1084:1084) (1139:1139:1139))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (840:840:840))
        (PORT datab (936:936:936) (1027:1027:1027))
        (PORT datac (1603:1603:1603) (1563:1563:1563))
        (PORT datad (702:702:702) (708:708:708))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (532:532:532))
        (PORT datac (686:686:686) (716:716:716))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (976:976:976))
        (PORT datab (3142:3142:3142) (3008:3008:3008))
        (PORT datac (710:710:710) (733:733:733))
        (PORT datad (381:381:381) (388:388:388))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (978:978:978))
        (PORT datab (845:845:845) (903:903:903))
        (PORT datac (713:713:713) (736:736:736))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2587:2587:2587) (2564:2564:2564))
        (PORT ena (1414:1414:1414) (1383:1383:1383))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1389:1389:1389))
        (PORT datac (1051:1051:1051) (1094:1094:1094))
        (PORT datad (675:675:675) (712:712:712))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1387:1387:1387))
        (PORT datad (671:671:671) (708:708:708))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (758:758:758))
        (PORT datab (1090:1090:1090) (1138:1138:1138))
        (PORT datac (1285:1285:1285) (1307:1307:1307))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3277:3277:3277) (3126:3126:3126))
        (PORT datac (1050:1050:1050) (1093:1093:1093))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (300:300:300))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1051:1051:1051) (1090:1090:1090))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2298:2298:2298))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1585:1585:1585))
        (PORT datab (790:790:790) (778:778:778))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1133:1133:1133))
        (PORT datab (1091:1091:1091) (1139:1139:1139))
        (PORT datac (1284:1284:1284) (1305:1305:1305))
        (PORT datad (669:669:669) (706:706:706))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (554:554:554))
        (PORT datad (1473:1473:1473) (1527:1527:1527))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (738:738:738) (778:778:778))
        (PORT datad (1473:1473:1473) (1528:1528:1528))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1591:1591:1591))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1478:1478:1478) (1534:1534:1534))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1590:1590:1590))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1587:1587:1587))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1593:1593:1593))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (1474:1474:1474) (1530:1530:1530))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1591:1591:1591))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1589:1589:1589))
        (PORT datab (718:718:718) (723:723:723))
        (PORT datac (765:765:765) (804:804:804))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT asdata (611:611:611) (637:637:637))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (490:490:490))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT asdata (677:677:677) (762:762:762))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (967:967:967))
        (PORT datab (325:325:325) (414:414:414))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (572:572:572))
        (PORT datab (1033:1033:1033) (1028:1028:1028))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (423:423:423))
        (PORT datab (1033:1033:1033) (1028:1028:1028))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (543:543:543))
        (PORT datab (1034:1034:1034) (1028:1028:1028))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (411:411:411))
        (PORT datab (1034:1034:1034) (1029:1029:1029))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (546:546:546))
        (PORT datab (341:341:341) (429:429:429))
        (PORT datac (293:293:293) (383:383:383))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (969:969:969))
        (PORT datab (320:320:320) (406:406:406))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1587:1587:1587))
        (PORT datab (335:335:335) (418:418:418))
        (PORT datac (1660:1660:1660) (1665:1665:1665))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1137:1137:1137))
        (PORT datab (1079:1079:1079) (1095:1095:1095))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (580:580:580))
        (PORT datab (2062:2062:2062) (2076:2076:2076))
        (PORT datad (711:711:711) (725:725:725))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (892:892:892))
        (PORT datad (438:438:438) (497:497:497))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (810:810:810))
        (PORT datab (1100:1100:1100) (1105:1105:1105))
        (PORT datac (2207:2207:2207) (2223:2223:2223))
        (PORT datad (2274:2274:2274) (2253:2253:2253))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (1665:1665:1665) (1667:1667:1667))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (889:889:889))
        (PORT datab (1025:1025:1025) (1079:1079:1079))
        (PORT datac (1098:1098:1098) (1144:1144:1144))
        (PORT datad (756:756:756) (804:804:804))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4829:4829:4829) (4662:4662:4662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (440:440:440))
        (PORT datad (709:709:709) (723:723:723))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (404:404:404))
        (PORT datab (742:742:742) (764:764:764))
        (PORT datad (303:303:303) (391:391:391))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1087:1087:1087))
        (PORT datab (1691:1691:1691) (1696:1696:1696))
        (PORT datac (1433:1433:1433) (1411:1411:1411))
        (PORT datad (2467:2467:2467) (2456:2456:2456))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (1732:1732:1732) (1721:1721:1721))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1190:1190:1190))
        (PORT datab (1051:1051:1051) (1105:1105:1105))
        (PORT datac (1228:1228:1228) (1266:1266:1266))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|decode3\|w_anode1877w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (367:367:367))
        (PORT datab (281:281:281) (344:344:344))
        (PORT datac (253:253:253) (311:311:311))
        (PORT datad (1991:1991:1991) (1997:1997:1997))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT asdata (1989:1989:1989) (1982:1982:1982))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (291:291:291) (379:379:379))
        (PORT datad (3280:3280:3280) (3320:3320:3320))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1156:1156:1156))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (861:861:861))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (820:820:820))
        (PORT datab (773:773:773) (767:767:767))
        (PORT datac (1369:1369:1369) (1365:1365:1365))
        (PORT datad (775:775:775) (771:771:771))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2142:2142:2142))
        (PORT ena (1581:1581:1581) (1614:1614:1614))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3321:3321:3321) (3373:3373:3373))
        (PORT datab (2188:2188:2188) (2345:2345:2345))
        (PORT datac (680:680:680) (721:721:721))
        (PORT datad (1489:1489:1489) (1543:1543:1543))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1247:1247:1247))
        (PORT datab (671:671:671) (661:661:661))
        (PORT datac (1071:1071:1071) (1093:1093:1093))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1547:1547:1547) (1572:1572:1572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3323:3323:3323) (3375:3375:3375))
        (PORT datab (2186:2186:2186) (2342:2342:2342))
        (PORT datac (1034:1034:1034) (1071:1071:1071))
        (PORT datad (1036:1036:1036) (1057:1057:1057))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (655:655:655))
        (PORT datab (1109:1109:1109) (1130:1130:1130))
        (PORT datac (227:227:227) (259:259:259))
        (PORT datad (1172:1172:1172) (1195:1195:1195))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1547:1547:1547) (1572:1572:1572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3321:3321:3321) (3373:3373:3373))
        (PORT datab (1833:1833:1833) (1906:1906:1906))
        (PORT datac (2153:2153:2153) (2309:2309:2309))
        (PORT datad (1005:1005:1005) (1030:1030:1030))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (483:483:483))
        (PORT datab (1420:1420:1420) (1441:1441:1441))
        (PORT datac (266:266:266) (357:357:357))
        (PORT datad (473:473:473) (528:528:528))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1210:1210:1210))
        (PORT datab (1373:1373:1373) (1411:1411:1411))
        (PORT datac (1768:1768:1768) (1796:1796:1796))
        (PORT datad (750:750:750) (783:783:783))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (437:437:437))
        (PORT datab (504:504:504) (567:567:567))
        (PORT datac (944:944:944) (923:923:923))
        (PORT datad (708:708:708) (722:722:722))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (541:541:541))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (676:676:676) (669:669:669))
        (PORT datad (317:317:317) (399:399:399))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\[0\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (459:459:459))
        (PORT datab (352:352:352) (442:442:442))
        (PORT datad (683:683:683) (674:674:674))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (461:461:461))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (593:593:593))
        (PORT datab (310:310:310) (406:406:406))
        (PORT datac (298:298:298) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (689:689:689))
        (PORT datab (1100:1100:1100) (1104:1104:1104))
        (PORT datac (2209:2209:2209) (2224:2224:2224))
        (PORT datad (2276:2276:2276) (2254:2254:2254))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1481:1481:1481) (1508:1508:1508))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ien_AF\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1381:1381:1381) (1407:1407:1407))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ien_AE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1400:1400:1400))
        (PORT datab (352:352:352) (455:455:455))
        (PORT datac (1006:1006:1006) (1013:1013:1013))
        (PORT datad (828:828:828) (891:891:891))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (PORT ena (2307:2307:2307) (2252:2252:2252))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (791:791:791))
        (PORT datab (757:757:757) (793:793:793))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (790:790:790))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (811:811:811))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (790:790:790))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (787:787:787))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (757:757:757) (793:793:793))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (403:403:403) (417:417:417))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (3236:3236:3236) (3086:3086:3086))
        (PORT datad (1428:1428:1428) (1473:1473:1473))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (687:687:687) (719:719:719))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1521:1521:1521))
        (PORT datab (805:805:805) (795:795:795))
        (PORT datac (796:796:796) (844:844:844))
        (PORT datad (463:463:463) (514:514:514))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1566:1566:1566) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (528:528:528))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (479:479:479) (532:532:532))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT asdata (1383:1383:1383) (1424:1424:1424))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1110:1110:1110))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (1049:1049:1049) (1092:1092:1092))
        (PORT datad (220:220:220) (252:252:252))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|jupdate\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2298:2298:2298))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1233:1233:1233) (1226:1226:1226))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT asdata (668:668:668) (747:747:747))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (530:530:530) (607:607:607))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|t_pause)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1657:1657:1657))
        (PORT datab (835:835:835) (862:862:862))
        (PORT datad (1391:1391:1391) (1418:1418:1418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (252:252:252) (331:331:331))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1791:1791:1791))
        (PORT datab (301:301:301) (360:360:360))
        (PORT datad (1093:1093:1093) (1138:1138:1138))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1885:1885:1885))
        (PORT datac (1109:1109:1109) (1145:1145:1145))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1202:1202:1202) (1263:1263:1263))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1570:1570:1570) (1616:1616:1616))
        (PORT datac (1011:1011:1011) (1040:1040:1040))
        (PORT datad (1201:1201:1201) (1245:1245:1245))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1341:1341:1341))
        (PORT datab (1456:1456:1456) (1489:1489:1489))
        (PORT datac (950:950:950) (922:922:922))
        (PORT datad (659:659:659) (660:660:660))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1067:1067:1067))
        (PORT datab (1148:1148:1148) (1205:1205:1205))
        (PORT datac (278:278:278) (358:358:358))
        (PORT datad (1080:1080:1080) (1123:1123:1123))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (776:776:776))
        (PORT datab (1061:1061:1061) (1049:1049:1049))
        (PORT datad (1371:1371:1371) (1396:1396:1396))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (955:955:955))
        (PORT datab (1092:1092:1092) (1118:1118:1118))
        (PORT datac (1138:1138:1138) (1192:1192:1192))
        (PORT datad (1080:1080:1080) (1134:1134:1134))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (715:715:715))
        (PORT datab (461:461:461) (494:494:494))
        (PORT datac (224:224:224) (270:270:270))
        (PORT datad (448:448:448) (469:469:469))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1825:1825:1825))
        (PORT datab (1217:1217:1217) (1287:1287:1287))
        (PORT datac (1140:1140:1140) (1218:1218:1218))
        (PORT datad (1141:1141:1141) (1218:1218:1218))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (955:955:955))
        (PORT datac (1137:1137:1137) (1191:1191:1191))
        (PORT datad (1079:1079:1079) (1133:1133:1133))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (906:906:906) (983:983:983))
        (PORT datac (1089:1089:1089) (1141:1141:1141))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (734:734:734))
        (PORT datab (903:903:903) (979:979:979))
        (PORT datac (1083:1083:1083) (1134:1134:1134))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (793:793:793))
        (PORT datac (592:592:592) (576:576:576))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1471:1471:1471) (1502:1502:1502))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sclr (1723:1723:1723) (1750:1750:1750))
        (PORT sload (2035:2035:2035) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1165:1165:1165))
        (PORT datab (1133:1133:1133) (1136:1136:1136))
        (PORT datac (1347:1347:1347) (1333:1333:1333))
        (PORT datad (1439:1439:1439) (1418:1418:1418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (2701:2701:2701) (2740:2740:2740))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1151:1151:1151))
        (PORT datab (1025:1025:1025) (1089:1089:1089))
        (PORT datad (1381:1381:1381) (1417:1417:1417))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (2735:2735:2735) (2777:2777:2777))
        (PORT datac (278:278:278) (358:358:358))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (1343:1343:1343) (1369:1369:1369))
        (PORT datad (1040:1040:1040) (1058:1058:1058))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1320:1320:1320))
        (PORT datad (2673:2673:2673) (2716:2716:2716))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1239:1239:1239) (1330:1330:1330))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (1436:1436:1436) (1472:1472:1472))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (291:291:291) (380:380:380))
        (PORT datad (3059:3059:3059) (3085:3085:3085))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1350:1350:1350))
        (PORT datac (1354:1354:1354) (1364:1364:1364))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (313:313:313))
        (PORT datab (1209:1209:1209) (1255:1255:1255))
        (PORT datac (235:235:235) (270:270:270))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3329:3329:3329) (3397:3397:3397))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1574:1574:1574))
        (PORT datab (1475:1475:1475) (1535:1535:1535))
        (PORT datac (1012:1012:1012) (1018:1018:1018))
        (PORT datad (290:290:290) (371:371:371))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1579:1579:1579))
        (PORT datab (1475:1475:1475) (1535:1535:1535))
        (PORT datac (989:989:989) (1001:1001:1001))
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1580:1580:1580))
        (PORT datab (1475:1475:1475) (1535:1535:1535))
        (PORT datac (784:784:784) (828:828:828))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1197:1197:1197))
        (PORT datac (1437:1437:1437) (1475:1475:1475))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[14\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1466:1466:1466))
        (PORT datab (682:682:682) (685:685:685))
        (PORT datac (670:670:670) (667:667:667))
        (PORT datad (1061:1061:1061) (1109:1109:1109))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1980:1980:1980))
        (PORT datab (1438:1438:1438) (1427:1427:1427))
        (PORT datac (1720:1720:1720) (1740:1740:1740))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3534:3534:3534) (3555:3555:3555))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (771:771:771))
        (PORT datab (3592:3592:3592) (3646:3646:3646))
        (PORT datac (1021:1021:1021) (1052:1052:1052))
        (PORT datad (2394:2394:2394) (2543:2543:2543))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|decode3\|w_anode1917w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (369:369:369))
        (PORT datab (283:283:283) (346:346:346))
        (PORT datac (250:250:250) (309:309:309))
        (PORT datad (1990:1990:1990) (1996:1996:1996))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (3580:3580:3580) (3584:3584:3584))
        (PORT datac (1158:1158:1158) (1212:1212:1212))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1316:1316:1316))
        (PORT datab (1116:1116:1116) (1135:1135:1135))
        (PORT datac (776:776:776) (774:774:774))
        (PORT datad (1032:1032:1032) (1028:1028:1028))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (3511:3511:3511) (3512:3512:3512))
        (PORT datad (2418:2418:2418) (2561:2561:2561))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (861:861:861) (911:911:911))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (780:780:780))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1016:1016:1016) (1050:1050:1050))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1364:1364:1364))
        (PORT datab (1285:1285:1285) (1360:1360:1360))
        (PORT datac (1180:1180:1180) (1192:1192:1192))
        (PORT datad (1437:1437:1437) (1415:1415:1415))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1350:1350:1350) (1374:1374:1374))
        (PORT datad (1147:1147:1147) (1184:1184:1184))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (301:301:301))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1566:1566:1566) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT asdata (858:858:858) (902:902:902))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1134:1134:1134))
        (PORT datab (328:328:328) (418:418:418))
        (PORT datac (1051:1051:1051) (1095:1095:1095))
        (PORT datad (221:221:221) (253:253:253))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT asdata (851:851:851) (910:910:910))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (568:568:568))
        (PORT datad (450:450:450) (489:489:489))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (2961:2961:2961) (2954:2954:2954))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (2961:2961:2961) (2954:2954:2954))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (2961:2961:2961) (2954:2954:2954))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (2961:2961:2961) (2954:2954:2954))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (2961:2961:2961) (2954:2954:2954))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (2961:2961:2961) (2954:2954:2954))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (1870:1870:1870) (1847:1847:1847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (1870:1870:1870) (1847:1847:1847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (1870:1870:1870) (1847:1847:1847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (1870:1870:1870) (1847:1847:1847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (1870:1870:1870) (1847:1847:1847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2123:2123:2123))
        (PORT ena (1870:1870:1870) (1847:1847:1847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (1657:1657:1657) (1619:1619:1619))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1430:1430:1430))
        (PORT datad (2296:2296:2296) (2344:2344:2344))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (603:603:603))
        (PORT datab (1141:1141:1141) (1166:1166:1166))
        (PORT datac (493:493:493) (558:558:558))
        (PORT datad (322:322:322) (419:419:419))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (907:907:907))
        (PORT datac (754:754:754) (744:744:744))
        (PORT datad (661:661:661) (658:658:658))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datad (1069:1069:1069) (1101:1101:1101))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (662:662:662))
        (PORT datab (1182:1182:1182) (1193:1193:1193))
        (PORT datac (761:761:761) (824:824:824))
        (PORT datad (1434:1434:1434) (1458:1458:1458))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2088:2088:2088) (2033:2033:2033))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (907:907:907))
        (PORT datab (1071:1071:1071) (1081:1081:1081))
        (PORT datac (803:803:803) (875:875:875))
        (PORT datad (738:738:738) (776:776:776))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1347:1347:1347))
        (PORT datab (815:815:815) (861:861:861))
        (PORT datac (740:740:740) (781:781:781))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (534:534:534))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (259:259:259) (308:308:308))
        (PORT datad (785:785:785) (831:831:831))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[33\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1218:1218:1218))
        (PORT datab (277:277:277) (319:319:319))
        (PORT datac (236:236:236) (270:270:270))
        (PORT datad (1052:1052:1052) (1091:1091:1091))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1145:1145:1145) (1125:1125:1125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (723:723:723))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1399:1399:1399) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2139:2139:2139) (2139:2139:2139))
        (PORT sload (2127:2127:2127) (2165:2165:2165))
        (PORT ena (1774:1774:1774) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datac (311:311:311) (409:409:409))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2244:2244:2244) (2311:2311:2311))
        (PORT datab (324:324:324) (413:413:413))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2311:2311:2311))
        (PORT datad (269:269:269) (300:300:300))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2311:2311:2311))
        (PORT datab (540:540:540) (610:610:610))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2311:2311:2311))
        (PORT datab (323:323:323) (414:414:414))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2311:2311:2311))
        (PORT datab (502:502:502) (558:558:558))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2311:2311:2311))
        (PORT datab (315:315:315) (403:403:403))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (570:570:570))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (559:559:559))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (569:569:569))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1647:1647:1647) (1697:1697:1697))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (582:582:582))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (547:547:547))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1151:1151:1151) (1175:1175:1175))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (2427:2427:2427) (2509:2509:2509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (2098:2098:2098))
        (PORT datab (1071:1071:1071) (1056:1056:1056))
        (PORT datad (1135:1135:1135) (1172:1172:1172))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1401:1401:1401))
        (PORT datab (1071:1071:1071) (1056:1056:1056))
        (PORT datad (2158:2158:2158) (2103:2103:2103))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1021:1021:1021))
        (PORT datab (1176:1176:1176) (1194:1194:1194))
        (PORT datad (1483:1483:1483) (1545:1545:1545))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1042:1042:1042))
        (PORT datab (1188:1188:1188) (1222:1222:1222))
        (PORT datac (2446:2446:2446) (2431:2431:2431))
        (PORT datad (2063:2063:2063) (2026:2026:2026))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1709:1709:1709))
        (PORT datab (1142:1142:1142) (1207:1207:1207))
        (PORT datad (1332:1332:1332) (1343:1343:1343))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2029:2029:2029))
        (PORT datab (1429:1429:1429) (1469:1469:1469))
        (PORT datac (1060:1060:1060) (1092:1092:1092))
        (PORT datad (681:681:681) (685:685:685))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1627:1627:1627) (1599:1599:1599))
        (PORT datad (1162:1162:1162) (1216:1216:1216))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT ena (1460:1460:1460) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (668:668:668) (750:750:750))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sload (1418:1418:1418) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1319:1319:1319))
        (PORT datab (1118:1118:1118) (1136:1136:1136))
        (PORT datac (775:775:775) (773:773:773))
        (PORT datad (1034:1034:1034) (1030:1030:1030))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2174:2174:2174) (2338:2338:2338))
        (PORT datac (3513:3513:3513) (3514:3514:3514))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1296:1296:1296) (1321:1321:1321))
        (PORT datad (3580:3580:3580) (3603:3603:3603))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2445:2445:2445))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (6536:6536:6536) (6385:6385:6385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2400:2400:2400))
        (PORT d[1] (2945:2945:2945) (2878:2878:2878))
        (PORT d[2] (2285:2285:2285) (2244:2244:2244))
        (PORT d[3] (4678:4678:4678) (4659:4659:4659))
        (PORT d[4] (3986:3986:3986) (3923:3923:3923))
        (PORT d[5] (1801:1801:1801) (1817:1817:1817))
        (PORT d[6] (1735:1735:1735) (1719:1719:1719))
        (PORT d[7] (4168:4168:4168) (4153:4153:4153))
        (PORT d[8] (2828:2828:2828) (2800:2800:2800))
        (PORT d[9] (3089:3089:3089) (3062:3062:3062))
        (PORT d[10] (3998:3998:3998) (3997:3997:3997))
        (PORT d[11] (4723:4723:4723) (4841:4841:4841))
        (PORT d[12] (3608:3608:3608) (3543:3543:3543))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6532:6532:6532) (6381:6381:6381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (1995:1995:1995))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6532:6532:6532) (6381:6381:6381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2772:2772:2772))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6532:6532:6532) (6381:6381:6381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7135:7135:7135) (7317:7317:7317))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (6536:6536:6536) (6385:6385:6385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (6536:6536:6536) (6385:6385:6385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (2121:2121:2121))
        (PORT datac (2648:2648:2648) (2854:2854:2854))
        (PORT datad (1145:1145:1145) (1099:1099:1099))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3802:3802:3802))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3183:3183:3183) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5305:5305:5305) (5518:5518:5518))
        (PORT d[1] (4085:4085:4085) (4046:4046:4046))
        (PORT d[2] (2342:2342:2342) (2327:2327:2327))
        (PORT d[3] (4011:4011:4011) (3939:3939:3939))
        (PORT d[4] (2900:2900:2900) (2950:2950:2950))
        (PORT d[5] (2902:2902:2902) (2965:2965:2965))
        (PORT d[6] (4223:4223:4223) (4148:4148:4148))
        (PORT d[7] (3619:3619:3619) (3563:3563:3563))
        (PORT d[8] (3652:3652:3652) (3600:3600:3600))
        (PORT d[9] (3875:3875:3875) (3822:3822:3822))
        (PORT d[10] (3945:3945:3945) (3888:3888:3888))
        (PORT d[11] (2686:2686:2686) (2655:2655:2655))
        (PORT d[12] (3898:3898:3898) (3844:3844:3844))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3179:3179:3179) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2845:2845:2845))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3179:3179:3179) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5501:5501:5501) (5419:5419:5419))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3179:3179:3179) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6438:6438:6438) (6599:6599:6599))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3183:3183:3183) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (3183:3183:3183) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3143:3143:3143))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (3502:3502:3502) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (5441:5441:5441))
        (PORT d[1] (2723:2723:2723) (2708:2708:2708))
        (PORT d[2] (2690:2690:2690) (2671:2671:2671))
        (PORT d[3] (2993:2993:2993) (2947:2947:2947))
        (PORT d[4] (2857:2857:2857) (2905:2905:2905))
        (PORT d[5] (2218:2218:2218) (2294:2294:2294))
        (PORT d[6] (3887:3887:3887) (3809:3809:3809))
        (PORT d[7] (2943:2943:2943) (2890:2890:2890))
        (PORT d[8] (2907:2907:2907) (2858:2858:2858))
        (PORT d[9] (3876:3876:3876) (3815:3815:3815))
        (PORT d[10] (2604:2604:2604) (2578:2578:2578))
        (PORT d[11] (4011:4011:4011) (4110:4110:4110))
        (PORT d[12] (2581:2581:2581) (2551:2551:2551))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (3498:3498:3498) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3709:3709:3709))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (3498:3498:3498) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (4642:4642:4642))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (3498:3498:3498) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6422:6422:6422) (6586:6586:6586))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (3502:3502:3502) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (3502:3502:3502) (3511:3511:3511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|decode3\|w_anode1850w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (286:286:286) (349:349:349))
        (PORT datac (246:246:246) (303:303:303))
        (PORT datad (1988:1988:1988) (1994:1994:1994))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4149:4149:4149))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (2838:2838:2838) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3412:3412:3412))
        (PORT d[1] (4414:4414:4414) (4372:4372:4372))
        (PORT d[2] (2728:2728:2728) (2714:2714:2714))
        (PORT d[3] (4345:4345:4345) (4271:4271:4271))
        (PORT d[4] (3195:3195:3195) (3266:3266:3266))
        (PORT d[5] (3226:3226:3226) (3284:3284:3284))
        (PORT d[6] (4216:4216:4216) (4149:4149:4149))
        (PORT d[7] (3971:3971:3971) (3915:3915:3915))
        (PORT d[8] (4014:4014:4014) (3964:3964:3964))
        (PORT d[9] (4215:4215:4215) (4162:4162:4162))
        (PORT d[10] (4309:4309:4309) (4253:4253:4253))
        (PORT d[11] (3009:3009:3009) (2974:2974:2974))
        (PORT d[12] (4280:4280:4280) (4226:4226:4226))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (2834:2834:2834) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2452:2452:2452))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (2834:2834:2834) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4946:4946:4946) (4971:4971:4971))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (2834:2834:2834) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6160:6160:6160) (6329:6329:6329))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (2838:2838:2838) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (2838:2838:2838) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2761:2761:2761))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6237:6237:6237) (6078:6078:6078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5269:5269:5269) (5520:5520:5520))
        (PORT d[1] (2645:2645:2645) (2584:2584:2584))
        (PORT d[2] (4813:4813:4813) (4995:4995:4995))
        (PORT d[3] (4285:4285:4285) (4264:4264:4264))
        (PORT d[4] (3643:3643:3643) (3583:3583:3583))
        (PORT d[5] (2383:2383:2383) (2371:2371:2371))
        (PORT d[6] (3840:3840:3840) (3824:3824:3824))
        (PORT d[7] (3818:3818:3818) (3808:3808:3808))
        (PORT d[8] (2408:2408:2408) (2382:2382:2382))
        (PORT d[9] (2736:2736:2736) (2709:2709:2709))
        (PORT d[10] (3648:3648:3648) (3652:3652:3652))
        (PORT d[11] (4390:4390:4390) (4512:4512:4512))
        (PORT d[12] (3275:3275:3275) (3210:3210:3210))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (6233:6233:6233) (6074:6074:6074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4148:4148:4148))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (6233:6233:6233) (6074:6074:6074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3110:3110:3110))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (6233:6233:6233) (6074:6074:6074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6794:6794:6794) (6980:6980:6980))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6237:6237:6237) (6078:6078:6078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (6237:6237:6237) (6078:6078:6078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (2128:2128:2128))
        (PORT datab (2699:2699:2699) (2897:2897:2897))
        (PORT datac (1429:1429:1429) (1407:1407:1407))
        (PORT datad (1439:1439:1439) (1398:1398:1398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1039:1039:1039))
        (PORT datab (2693:2693:2693) (2889:2889:2889))
        (PORT datac (1409:1409:1409) (1390:1390:1390))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3455:3455:3455))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (3548:3548:3548) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (5176:5176:5176))
        (PORT d[1] (3337:3337:3337) (3307:3307:3307))
        (PORT d[2] (3681:3681:3681) (3634:3634:3634))
        (PORT d[3] (3340:3340:3340) (3286:3286:3286))
        (PORT d[4] (3395:3395:3395) (3367:3367:3367))
        (PORT d[5] (2463:2463:2463) (2527:2527:2527))
        (PORT d[6] (3862:3862:3862) (3783:3783:3783))
        (PORT d[7] (3274:3274:3274) (3222:3222:3222))
        (PORT d[8] (3868:3868:3868) (3790:3790:3790))
        (PORT d[9] (3863:3863:3863) (3803:3803:3803))
        (PORT d[10] (2551:2551:2551) (2519:2519:2519))
        (PORT d[11] (3981:3981:3981) (4075:4075:4075))
        (PORT d[12] (3563:3563:3563) (3507:3507:3507))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3544:3544:3544) (3551:3551:3551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2772:2772:2772))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3544:3544:3544) (3551:3551:3551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4672:4672:4672))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3544:3544:3544) (3551:3551:3551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6415:6415:6415) (6579:6579:6579))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (3548:3548:3548) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (3548:3548:3548) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (822:822:822) (826:826:826))
        (PORT d[1] (1137:1137:1137) (1112:1112:1112))
        (PORT d[2] (1104:1104:1104) (1086:1086:1086))
        (PORT d[3] (1284:1284:1284) (1243:1243:1243))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (3714:3714:3714) (3757:3757:3757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3809:3809:3809))
        (PORT d[1] (2771:2771:2771) (2767:2767:2767))
        (PORT d[2] (3589:3589:3589) (3591:3591:3591))
        (PORT d[3] (5134:5134:5134) (5196:5196:5196))
        (PORT d[4] (3307:3307:3307) (3421:3421:3421))
        (PORT d[5] (4818:4818:4818) (4798:4798:4798))
        (PORT d[6] (8028:8028:8028) (8206:8206:8206))
        (PORT d[7] (2972:2972:2972) (2937:2937:2937))
        (PORT d[8] (4105:4105:4105) (4264:4264:4264))
        (PORT d[9] (8113:8113:8113) (8333:8333:8333))
        (PORT d[10] (2362:2362:2362) (2349:2349:2349))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT ena (3710:3710:3710) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2809:2809:2809))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT ena (3710:3710:3710) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6414:6414:6414) (6428:6428:6428))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT ena (3710:3710:3710) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3474:3474:3474))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (3714:3714:3714) (3757:3757:3757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (3714:3714:3714) (3757:3757:3757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1040:1040:1040))
        (PORT datab (2449:2449:2449) (2424:2424:2424))
        (PORT datac (2656:2656:2656) (2863:2863:2863))
        (PORT datad (1932:1932:1932) (2077:2077:2077))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2313:2313:2313) (2378:2378:2378))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1730:1730:1730) (1711:1711:1711))
        (PORT datab (1144:1144:1144) (1209:1209:1209))
        (PORT datad (1331:1331:1331) (1341:1341:1341))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2861:2861:2861) (2760:2760:2760))
        (PORT datab (657:657:657) (648:648:648))
        (PORT datac (1062:1062:1062) (1094:1094:1094))
        (PORT datad (1482:1482:1482) (1544:1544:1544))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT ena (1460:1460:1460) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1005:1005:1005))
        (PORT datac (2073:2073:2073) (2141:2141:2141))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (752:752:752))
        (PORT datab (1183:1183:1183) (1194:1194:1194))
        (PORT datac (761:761:761) (823:823:823))
        (PORT datad (1740:1740:1740) (1743:1743:1743))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2088:2088:2088) (2033:2033:2033))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1145:1145:1145))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (277:277:277) (357:357:357))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (1675:1675:1675) (1686:1686:1686))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1847:1847:1847) (1843:1843:1843))
        (PORT datac (825:825:825) (882:882:882))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2119:2119:2119) (2183:2183:2183))
        (PORT datac (953:953:953) (973:973:973))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1145:1145:1145))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (2452:2452:2452) (2503:2503:2503))
        (PORT datad (1363:1363:1363) (1407:1407:1407))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (1379:1379:1379) (1414:1414:1414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (697:697:697) (741:741:741))
        (PORT datad (2042:2042:2042) (2075:2075:2075))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1329:1329:1329))
        (PORT datac (801:801:801) (849:849:849))
        (PORT datad (1035:1035:1035) (1058:1058:1058))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (2092:2092:2092) (2121:2121:2121))
        (PORT datad (720:720:720) (762:762:762))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1222:1222:1222))
        (PORT datab (1332:1332:1332) (1365:1365:1365))
        (PORT datad (782:782:782) (826:826:826))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (611:611:611))
        (PORT datab (1807:1807:1807) (1853:1853:1853))
        (PORT datad (1994:1994:1994) (2004:2004:2004))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1445:1445:1445))
        (PORT datad (427:427:427) (479:479:479))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (791:791:791) (786:786:786))
        (PORT d[1] (777:777:777) (762:762:762))
        (PORT d[2] (454:454:454) (452:452:452))
        (PORT d[3] (1110:1110:1110) (1107:1107:1107))
        (PORT d[4] (463:463:463) (466:466:466))
        (PORT d[5] (817:817:817) (810:810:810))
        (PORT d[6] (789:789:789) (781:781:781))
        (PORT d[7] (756:756:756) (749:749:749))
        (PORT d[9] (457:457:457) (456:456:456))
        (PORT d[10] (453:453:453) (451:451:451))
        (PORT d[11] (774:774:774) (753:753:753))
        (PORT d[12] (772:772:772) (763:763:763))
        (PORT d[13] (761:761:761) (754:754:754))
        (PORT d[14] (1047:1047:1047) (1038:1038:1038))
        (PORT d[15] (456:456:456) (456:456:456))
        (PORT d[16] (1181:1181:1181) (1174:1174:1174))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT ena (1991:1991:1991) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1078:1078:1078))
        (PORT d[1] (1096:1096:1096) (1087:1087:1087))
        (PORT d[2] (1087:1087:1087) (1089:1089:1089))
        (PORT d[3] (1333:1333:1333) (1314:1314:1314))
        (PORT d[4] (1061:1061:1061) (1068:1068:1068))
        (PORT d[5] (1102:1102:1102) (1095:1095:1095))
        (PORT d[6] (1121:1121:1121) (1115:1115:1115))
        (PORT d[7] (1048:1048:1048) (1039:1039:1039))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1987:1987:1987) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (997:997:997))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1987:1987:1987) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1059:1059:1059))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1987:1987:1987) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (968:968:968))
        (PORT d[1] (656:656:656) (644:644:644))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT ena (1991:1991:1991) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT d[0] (1991:1991:1991) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1363:1363:1363))
        (PORT datab (1187:1187:1187) (1222:1222:1222))
        (PORT datac (2447:2447:2447) (2432:2432:2432))
        (PORT datad (1037:1037:1037) (1029:1029:1029))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1714:1714:1714))
        (PORT datab (1147:1147:1147) (1213:1213:1213))
        (PORT datad (1330:1330:1330) (1339:1339:1339))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1272:1272:1272))
        (PORT datab (1270:1270:1270) (1232:1232:1232))
        (PORT datac (781:781:781) (790:790:790))
        (PORT datad (921:921:921) (888:888:888))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (1014:1014:1014) (956:956:956))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1290:1290:1290))
        (PORT datab (1444:1444:1444) (1452:1452:1452))
        (PORT datad (879:879:879) (928:928:928))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1812:1812:1812))
        (PORT datab (930:930:930) (1017:1017:1017))
        (PORT datac (1475:1475:1475) (1530:1530:1530))
        (PORT datad (864:864:864) (934:934:934))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1811:1811:1811))
        (PORT datab (928:928:928) (1015:1015:1015))
        (PORT datac (1477:1477:1477) (1532:1532:1532))
        (PORT datad (864:864:864) (933:933:933))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1216:1216:1216) (1265:1265:1265))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1812:1812:1812))
        (PORT datab (930:930:930) (1017:1017:1017))
        (PORT datac (1477:1477:1477) (1532:1532:1532))
        (PORT datad (865:865:865) (934:934:934))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (987:987:987))
        (PORT datab (1380:1380:1380) (1427:1427:1427))
        (PORT datac (803:803:803) (819:819:819))
        (PORT datad (897:897:897) (878:878:878))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1617:1617:1617))
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (1346:1346:1346) (1392:1392:1392))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (846:846:846))
        (PORT datac (1050:1050:1050) (1082:1082:1082))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1452:1452:1452) (1464:1464:1464))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1184:1184:1184))
        (PORT datad (1378:1378:1378) (1382:1382:1382))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1704:1704:1704))
        (PORT datab (1136:1136:1136) (1200:1200:1200))
        (PORT datad (1334:1334:1334) (1345:1345:1345))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1666:1666:1666))
        (PORT datab (2607:2607:2607) (2590:2590:2590))
        (PORT datac (1062:1062:1062) (1094:1094:1094))
        (PORT datad (1482:1482:1482) (1544:1544:1544))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT ena (1460:1460:1460) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1554:1554:1554))
        (PORT datab (1086:1086:1086) (1074:1074:1074))
        (PORT datac (2445:2445:2445) (2430:2430:2430))
        (PORT datad (1142:1142:1142) (1179:1179:1179))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1707:1707:1707))
        (PORT datab (1139:1139:1139) (1204:1204:1204))
        (PORT datad (1333:1333:1333) (1344:1344:1344))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1047:1047:1047))
        (PORT datab (1015:1015:1015) (995:995:995))
        (PORT datac (1060:1060:1060) (1092:1092:1092))
        (PORT datad (1485:1485:1485) (1548:1548:1548))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT ena (1460:1460:1460) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1959:1959:1959))
        (PORT datab (779:779:779) (778:778:778))
        (PORT datac (1157:1157:1157) (1236:1236:1236))
        (PORT datad (877:877:877) (926:926:926))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (850:850:850))
        (PORT datab (1091:1091:1091) (1118:1118:1118))
        (PORT datac (204:204:204) (235:235:235))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1106:1106:1106))
        (PORT d[1] (781:781:781) (778:778:778))
        (PORT d[2] (1115:1115:1115) (1091:1091:1091))
        (PORT d[3] (829:829:829) (825:825:825))
        (PORT d[4] (776:776:776) (770:770:770))
        (PORT d[5] (1110:1110:1110) (1102:1102:1102))
        (PORT d[6] (1128:1128:1128) (1116:1116:1116))
        (PORT d[7] (1651:1651:1651) (1617:1617:1617))
        (PORT d[8] (1150:1150:1150) (1142:1142:1142))
        (PORT d[9] (1146:1146:1146) (1137:1137:1137))
        (PORT d[10] (1108:1108:1108) (1096:1096:1096))
        (PORT d[11] (1121:1121:1121) (1116:1116:1116))
        (PORT d[12] (1435:1435:1435) (1425:1425:1425))
        (PORT d[13] (1100:1100:1100) (1080:1080:1080))
        (PORT d[14] (1118:1118:1118) (1097:1097:1097))
        (PORT d[15] (1091:1091:1091) (1078:1078:1078))
        (PORT d[16] (1474:1474:1474) (1460:1460:1460))
        (PORT d[17] (1105:1105:1105) (1094:1094:1094))
        (PORT d[18] (1076:1076:1076) (1064:1064:1064))
        (PORT d[19] (1122:1122:1122) (1111:1111:1111))
        (PORT d[20] (834:834:834) (837:837:837))
        (PORT d[21] (846:846:846) (848:848:848))
        (PORT d[22] (1043:1043:1043) (1012:1012:1012))
        (PORT d[23] (463:463:463) (469:469:469))
        (PORT d[24] (1099:1099:1099) (1087:1087:1087))
        (PORT d[25] (1160:1160:1160) (1139:1139:1139))
        (PORT d[26] (1137:1137:1137) (1133:1133:1133))
        (PORT d[27] (1451:1451:1451) (1437:1437:1437))
        (PORT d[28] (786:786:786) (782:782:782))
        (PORT d[29] (775:775:775) (766:766:766))
        (PORT d[30] (1106:1106:1106) (1090:1090:1090))
        (PORT d[31] (1405:1405:1405) (1366:1366:1366))
        (PORT clk (2565:2565:2565) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1759:1759:1759))
        (PORT d[1] (1775:1775:1775) (1772:1772:1772))
        (PORT d[2] (1687:1687:1687) (1679:1679:1679))
        (PORT d[3] (1812:1812:1812) (1819:1819:1819))
        (PORT d[4] (1185:1185:1185) (1213:1213:1213))
        (PORT clk (2561:2561:2561) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2389:2389:2389))
        (PORT clk (2561:2561:2561) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1408:1408:1408))
        (PORT d[1] (1210:1210:1210) (1240:1240:1240))
        (PORT d[2] (1163:1163:1163) (1191:1191:1191))
        (PORT d[3] (1169:1169:1169) (1197:1197:1197))
        (PORT d[4] (1482:1482:1482) (1500:1500:1500))
        (PORT clk (2563:2563:2563) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[31\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1353:1353:1353))
        (PORT datab (922:922:922) (1016:1016:1016))
        (PORT datac (1491:1491:1491) (1515:1515:1515))
        (PORT datad (428:428:428) (427:427:427))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[31\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1427:1427:1427))
        (PORT datab (1679:1679:1679) (1696:1696:1696))
        (PORT datac (791:791:791) (839:839:839))
        (PORT datad (756:756:756) (814:814:814))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1602:1602:1602))
        (PORT datab (1522:1522:1522) (1523:1523:1523))
        (PORT datac (743:743:743) (804:804:804))
        (PORT datad (900:900:900) (978:978:978))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (441:441:441))
        (PORT datab (1479:1479:1479) (1530:1530:1530))
        (PORT datac (403:403:403) (411:411:411))
        (PORT datad (1397:1397:1397) (1447:1447:1447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT datac (775:775:775) (817:817:817))
        (PORT datad (753:753:753) (811:811:811))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1425:1425:1425))
        (PORT datac (774:774:774) (816:816:816))
        (PORT datad (1325:1325:1325) (1356:1356:1356))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1295:1295:1295))
        (PORT datab (832:832:832) (832:832:832))
        (PORT datad (883:883:883) (933:933:933))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1186:1186:1186) (1237:1237:1237))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (1310:1310:1310) (1321:1321:1321))
        (PORT datad (1327:1327:1327) (1358:1358:1358))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1420:1420:1420))
        (PORT d[1] (463:463:463) (468:468:468))
        (PORT d[2] (1083:1083:1083) (1057:1057:1057))
        (PORT d[3] (466:466:466) (473:473:473))
        (PORT d[4] (460:460:460) (463:463:463))
        (PORT d[5] (770:770:770) (755:755:755))
        (PORT d[6] (1129:1129:1129) (1117:1117:1117))
        (PORT d[7] (1081:1081:1081) (1062:1062:1062))
        (PORT d[8] (784:784:784) (780:780:780))
        (PORT d[9] (772:772:772) (778:778:778))
        (PORT d[10] (1727:1727:1727) (1697:1697:1697))
        (PORT d[11] (1450:1450:1450) (1435:1435:1435))
        (PORT d[12] (758:758:758) (755:755:755))
        (PORT d[13] (1135:1135:1135) (1129:1129:1129))
        (PORT d[14] (793:793:793) (785:785:785))
        (PORT d[15] (1091:1091:1091) (1079:1079:1079))
        (PORT d[16] (1166:1166:1166) (1160:1160:1160))
        (PORT d[17] (787:787:787) (784:784:784))
        (PORT d[18] (1069:1069:1069) (1065:1065:1065))
        (PORT d[19] (1120:1120:1120) (1108:1108:1108))
        (PORT d[20] (781:781:781) (772:772:772))
        (PORT d[21] (466:466:466) (473:473:473))
        (PORT d[22] (464:464:464) (467:467:467))
        (PORT d[23] (815:815:815) (813:813:813))
        (PORT d[24] (1414:1414:1414) (1387:1387:1387))
        (PORT d[25] (1134:1134:1134) (1116:1116:1116))
        (PORT d[26] (1728:1728:1728) (1709:1709:1709))
        (PORT d[27] (1122:1122:1122) (1115:1115:1115))
        (PORT d[28] (1128:1128:1128) (1121:1121:1121))
        (PORT d[29] (1148:1148:1148) (1125:1125:1125))
        (PORT d[30] (1129:1129:1129) (1108:1108:1108))
        (PORT d[31] (1096:1096:1096) (1057:1057:1057))
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1171:1171:1171))
        (PORT d[1] (1391:1391:1391) (1402:1402:1402))
        (PORT d[2] (1374:1374:1374) (1378:1378:1378))
        (PORT d[3] (1480:1480:1480) (1495:1495:1495))
        (PORT d[4] (1226:1226:1226) (1257:1257:1257))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1828:1828:1828))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1719:1719:1719))
        (PORT d[1] (1102:1102:1102) (1117:1117:1117))
        (PORT d[2] (1214:1214:1214) (1243:1243:1243))
        (PORT d[3] (1197:1197:1197) (1236:1236:1236))
        (PORT d[4] (1136:1136:1136) (1175:1175:1175))
        (PORT clk (2564:2564:2564) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|mcu_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1303:1303:1303))
        (PORT datab (928:928:928) (990:990:990))
        (PORT datad (994:994:994) (972:972:972))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1207:1207:1207) (1262:1262:1262))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (1021:1021:1021) (1059:1059:1059))
        (PORT datad (999:999:999) (1014:1014:1014))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1291:1291:1291))
        (PORT datab (1074:1074:1074) (1049:1049:1049))
        (PORT datad (879:879:879) (929:929:929))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2381:2381:2381) (2356:2356:2356))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (1027:1027:1027) (1067:1067:1067))
        (PORT datad (1101:1101:1101) (1130:1130:1130))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1300:1300:1300))
        (PORT datab (742:742:742) (756:756:756))
        (PORT datad (887:887:887) (938:938:938))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2203:2203:2203) (2231:2231:2231))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1214:1214:1214))
        (PORT datac (775:775:775) (825:825:825))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[25\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1348:1348:1348))
        (PORT datab (927:927:927) (1022:1022:1022))
        (PORT datac (1487:1487:1487) (1510:1510:1510))
        (PORT datad (1356:1356:1356) (1330:1330:1330))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1299:1299:1299))
        (PORT datab (702:702:702) (688:688:688))
        (PORT datad (886:886:886) (936:936:936))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2425:2425:2425) (2430:2430:2430))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1185:1185:1185))
        (PORT datac (1060:1060:1060) (1089:1089:1089))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[24\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1347:1347:1347))
        (PORT datab (927:927:927) (1022:1022:1022))
        (PORT datac (1487:1487:1487) (1510:1510:1510))
        (PORT datad (707:707:707) (684:684:684))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1184:1184:1184))
        (PORT datac (1066:1066:1066) (1094:1094:1094))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[23\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1565:1565:1565))
        (PORT datab (744:744:744) (730:730:730))
        (PORT datac (877:877:877) (975:975:975))
        (PORT datad (1142:1142:1142) (1175:1175:1175))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (976:976:976))
        (PORT datab (1422:1422:1422) (1469:1469:1469))
        (PORT datad (1221:1221:1221) (1277:1277:1277))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1652:1652:1652) (1710:1710:1710))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT sclr (1918:1918:1918) (1927:1927:1927))
        (PORT sload (2236:2236:2236) (2341:2341:2341))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (1540:1540:1540) (1594:1594:1594))
        (PORT datad (1118:1118:1118) (1162:1162:1162))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[22\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1356:1356:1356))
        (PORT datab (920:920:920) (1013:1013:1013))
        (PORT datac (1493:1493:1493) (1517:1517:1517))
        (PORT datad (1257:1257:1257) (1215:1215:1215))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1303:1303:1303))
        (PORT datab (1098:1098:1098) (1150:1150:1150))
        (PORT datad (1261:1261:1261) (1329:1329:1329))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1515:1515:1515) (1547:1547:1547))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sclr (1547:1547:1547) (1572:1572:1572))
        (PORT sload (1756:1756:1756) (1849:1849:1849))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1196:1196:1196))
        (PORT datac (1519:1519:1519) (1563:1563:1563))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1286:1286:1286))
        (PORT datab (718:718:718) (712:712:712))
        (PORT datad (875:875:875) (923:923:923))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1074:1074:1074) (1102:1102:1102))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1213:1213:1213))
        (PORT datad (1057:1057:1057) (1091:1091:1091))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1345:1345:1345))
        (PORT datab (929:929:929) (1024:1024:1024))
        (PORT datac (1485:1485:1485) (1508:1508:1508))
        (PORT datad (714:714:714) (704:704:704))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1293:1293:1293))
        (PORT datab (919:919:919) (979:979:979))
        (PORT datad (648:648:648) (627:627:627))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1081:1081:1081) (1112:1112:1112))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1214:1214:1214))
        (PORT datad (770:770:770) (817:817:817))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[19\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1195:1195:1195))
        (PORT datab (1022:1022:1022) (1001:1001:1001))
        (PORT datad (1025:1025:1025) (1046:1046:1046))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (812:812:812))
        (PORT datac (979:979:979) (960:960:960))
        (PORT datad (1398:1398:1398) (1448:1448:1448))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (810:810:810))
        (PORT datab (1665:1665:1665) (1681:1681:1681))
        (PORT datac (953:953:953) (937:937:937))
        (PORT datad (1395:1395:1395) (1444:1444:1444))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (760:760:760))
        (PORT datab (794:794:794) (805:805:805))
        (PORT datac (982:982:982) (972:972:972))
        (PORT datad (901:901:901) (979:979:979))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (764:764:764))
        (PORT datab (713:713:713) (724:724:724))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datad (1101:1101:1101) (1138:1138:1138))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[20\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1136:1136:1136))
        (PORT datab (364:364:364) (475:475:475))
        (PORT datac (1116:1116:1116) (1172:1172:1172))
        (PORT datad (1036:1036:1036) (1079:1079:1079))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[22\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1126:1126:1126))
        (PORT datab (1535:1535:1535) (1588:1588:1588))
        (PORT datac (1116:1116:1116) (1172:1172:1172))
        (PORT datad (331:331:331) (430:430:430))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1260:1260:1260))
        (PORT datab (766:766:766) (766:766:766))
        (PORT datac (1015:1015:1015) (999:999:999))
        (PORT datad (722:722:722) (732:732:732))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[23\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1073:1073:1073))
        (PORT datab (1678:1678:1678) (1695:1695:1695))
        (PORT datac (791:791:791) (838:838:838))
        (PORT datad (1409:1409:1409) (1446:1446:1446))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[27\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1165:1165:1165))
        (PORT datab (787:787:787) (845:845:845))
        (PORT datac (1359:1359:1359) (1361:1361:1361))
        (PORT datad (1452:1452:1452) (1505:1505:1505))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[25\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1166:1166:1166))
        (PORT datab (1094:1094:1094) (1125:1125:1125))
        (PORT datac (1096:1096:1096) (1141:1141:1141))
        (PORT datad (756:756:756) (805:805:805))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (711:711:711))
        (PORT datab (748:748:748) (756:756:756))
        (PORT datac (727:727:727) (719:719:719))
        (PORT datad (722:722:722) (715:715:715))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1418:1418:1418))
        (PORT datab (1783:1783:1783) (1809:1809:1809))
        (PORT datac (1178:1178:1178) (1219:1219:1219))
        (PORT datad (733:733:733) (769:769:769))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[29\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1260:1260:1260))
        (PORT datab (1782:1782:1782) (1808:1808:1808))
        (PORT datac (436:436:436) (494:494:494))
        (PORT datad (999:999:999) (1014:1014:1014))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[28\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1177:1177:1177))
        (PORT datab (1783:1783:1783) (1809:1809:1809))
        (PORT datac (474:474:474) (526:526:526))
        (PORT datad (1752:1752:1752) (1765:1765:1765))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (244:244:244) (281:281:281))
        (PORT datac (397:397:397) (400:400:400))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (774:774:774))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (725:725:725) (726:726:726))
        (PORT datad (674:674:674) (673:673:673))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1087:1087:1087))
        (PORT datab (981:981:981) (972:972:972))
        (PORT datad (1404:1404:1404) (1414:1414:1414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1298:1298:1298))
        (PORT datab (923:923:923) (984:984:984))
        (PORT datad (683:683:683) (661:661:661))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (892:892:892) (942:942:942))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (849:849:849))
        (PORT datac (1099:1099:1099) (1152:1152:1152))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1301:1301:1301))
        (PORT datab (1818:1818:1818) (1774:1774:1774))
        (PORT datad (888:888:888) (939:939:939))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1265:1265:1265) (1312:1312:1312))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1213:1213:1213))
        (PORT datad (731:731:731) (779:779:779))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1213:1213:1213))
        (PORT datad (740:740:740) (787:787:787))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[16\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1009:1009:1009))
        (PORT datab (1008:1008:1008) (985:985:985))
        (PORT datad (785:785:785) (838:838:838))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1200:1200:1200))
        (PORT datab (1443:1443:1443) (1462:1462:1462))
        (PORT datad (985:985:985) (953:953:953))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1316:1316:1316))
        (PORT datab (1098:1098:1098) (1150:1150:1150))
        (PORT datac (1179:1179:1179) (1191:1191:1191))
        (PORT datad (1260:1260:1260) (1327:1327:1327))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1322:1322:1322) (1390:1390:1390))
        (PORT datad (1148:1148:1148) (1185:1185:1185))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1034:1034:1034) (1051:1051:1051))
        (PORT datad (1148:1148:1148) (1185:1185:1185))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (782:782:782))
        (PORT datab (680:680:680) (684:684:684))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (696:696:696))
        (PORT datab (457:457:457) (524:524:524))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (572:572:572))
        (PORT datab (675:675:675) (676:676:676))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (639:639:639))
        (PORT datab (1489:1489:1489) (1496:1496:1496))
        (PORT datac (227:227:227) (259:259:259))
        (PORT datad (1435:1435:1435) (1430:1430:1430))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT ena (1578:1578:1578) (1604:1604:1604))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1066:1066:1066) (1056:1056:1056))
        (PORT clrn (2172:2172:2172) (2142:2142:2142))
        (PORT sload (2979:2979:2979) (2983:2983:2983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1010:1010:1010))
        (PORT datab (1441:1441:1441) (1458:1458:1458))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[14\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (1490:1490:1490) (1496:1496:1496))
        (PORT datac (624:624:624) (618:618:618))
        (PORT datad (1436:1436:1436) (1430:1430:1430))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT ena (1578:1578:1578) (1604:1604:1604))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1349:1349:1349) (1324:1324:1324))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (2266:2266:2266) (2279:2279:2279))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2009:2009:2009))
        (PORT datab (1246:1246:1246) (1222:1222:1222))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (740:740:740))
        (PORT datab (2198:2198:2198) (2222:2222:2222))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[16\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1457:1457:1457))
        (PORT datab (766:766:766) (754:754:754))
        (PORT datac (1358:1358:1358) (1380:1380:1380))
        (PORT datad (1081:1081:1081) (1079:1079:1079))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[16\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (366:366:366))
        (PORT datab (768:768:768) (758:758:758))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1386:1386:1386) (1409:1409:1409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[15\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (1489:1489:1489) (1496:1496:1496))
        (PORT datac (648:648:648) (644:644:644))
        (PORT datad (1434:1434:1434) (1429:1429:1429))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT ena (1578:1578:1578) (1604:1604:1604))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (860:860:860))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1127:1127:1127) (1109:1109:1109))
        (PORT clrn (2172:2172:2172) (2142:2142:2142))
        (PORT sload (2979:2979:2979) (2983:2983:2983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1219:1219:1219))
        (PORT datab (804:804:804) (851:851:851))
        (PORT datac (1038:1038:1038) (1059:1059:1059))
        (PORT datad (331:331:331) (430:430:430))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3074:3074:3074) (3113:3113:3113))
        (PORT datab (1342:1342:1342) (1346:1346:1346))
        (PORT datac (1276:1276:1276) (1291:1291:1291))
        (PORT datad (829:829:829) (871:871:871))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[19\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1220:1220:1220))
        (PORT datab (364:364:364) (475:475:475))
        (PORT datac (1446:1446:1446) (1479:1479:1479))
        (PORT datad (770:770:770) (818:818:818))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (761:761:761))
        (PORT datab (694:694:694) (700:700:700))
        (PORT datac (428:428:428) (435:435:435))
        (PORT datad (711:711:711) (702:702:702))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1186:1186:1186))
        (PORT datab (1220:1220:1220) (1226:1226:1226))
        (PORT datac (1347:1347:1347) (1334:1334:1334))
        (PORT datad (1258:1258:1258) (1324:1324:1324))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1085:1085:1085))
        (PORT datab (1170:1170:1170) (1216:1216:1216))
        (PORT datac (1317:1317:1317) (1327:1327:1327))
        (PORT datad (1087:1087:1087) (1127:1127:1127))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (439:439:439))
        (PORT datab (784:784:784) (784:784:784))
        (PORT datad (751:751:751) (766:766:766))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1130:1130:1130) (1136:1136:1136))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (3484:3484:3484) (3509:3509:3509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1060:1060:1060))
        (PORT datab (1781:1781:1781) (1807:1807:1807))
        (PORT datac (1177:1177:1177) (1217:1217:1217))
        (PORT datad (1332:1332:1332) (1321:1321:1321))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1590:1590:1590))
        (PORT datab (1220:1220:1220) (1226:1226:1226))
        (PORT datac (1548:1548:1548) (1622:1622:1622))
        (PORT datad (1258:1258:1258) (1325:1325:1325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1360:1360:1360))
        (PORT datab (1070:1070:1070) (1082:1082:1082))
        (PORT datac (1116:1116:1116) (1172:1172:1172))
        (PORT datad (331:331:331) (430:430:430))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1697:1697:1697))
        (PORT datab (835:835:835) (891:891:891))
        (PORT datac (1594:1594:1594) (1572:1572:1572))
        (PORT datad (1065:1065:1065) (1114:1114:1114))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1406:1406:1406))
        (PORT datab (1334:1334:1334) (1348:1348:1348))
        (PORT datac (1423:1423:1423) (1442:1442:1442))
        (PORT datad (2262:2262:2262) (2250:2250:2250))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (727:727:727))
        (PORT datab (719:719:719) (735:735:735))
        (PORT datac (1240:1240:1240) (1208:1208:1208))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[15\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1126:1126:1126))
        (PORT datab (1323:1323:1323) (1391:1391:1391))
        (PORT datac (1318:1318:1318) (1344:1344:1344))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[12\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1387:1387:1387))
        (PORT datab (1406:1406:1406) (1444:1444:1444))
        (PORT datac (1363:1363:1363) (1381:1381:1381))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1696:1696:1696))
        (PORT datab (1097:1097:1097) (1154:1154:1154))
        (PORT datac (1347:1347:1347) (1378:1378:1378))
        (PORT datad (667:667:667) (659:659:659))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[10\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1181:1181:1181))
        (PORT datab (1148:1148:1148) (1204:1204:1204))
        (PORT datac (1051:1051:1051) (1081:1081:1081))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (769:769:769))
        (PORT datab (708:708:708) (715:715:715))
        (PORT datac (677:677:677) (671:671:671))
        (PORT datad (705:705:705) (700:700:700))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (745:745:745))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (976:976:976) (959:959:959))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (509:509:509) (559:559:559))
        (PORT datac (732:732:732) (739:739:739))
        (PORT datad (1582:1582:1582) (1548:1548:1548))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (508:508:508) (558:558:558))
        (PORT datac (925:925:925) (910:910:910))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1192:1192:1192))
        (PORT datab (908:908:908) (985:985:985))
        (PORT datac (694:694:694) (702:702:702))
        (PORT datad (741:741:741) (741:741:741))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (971:971:971))
        (PORT datab (738:738:738) (747:747:747))
        (PORT datac (945:945:945) (917:917:917))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (1282:1282:1282) (1299:1299:1299))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1198:1198:1198))
        (PORT datab (1779:1779:1779) (1798:1798:1798))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[17\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1465:1465:1465))
        (PORT datab (784:784:784) (778:778:778))
        (PORT datac (1362:1362:1362) (1384:1384:1384))
        (PORT datad (1075:1075:1075) (1072:1072:1072))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[17\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1464:1464:1464))
        (PORT datab (1123:1123:1123) (1117:1117:1117))
        (PORT datac (676:676:676) (670:670:670))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datad (758:758:758) (812:812:812))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1481:1481:1481) (1454:1454:1454))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (4099:4099:4099) (4046:4046:4046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (744:744:744))
        (PORT datab (1435:1435:1435) (1468:1468:1468))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1208:1208:1208))
        (PORT datab (742:742:742) (738:738:738))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (731:731:731))
        (PORT datab (1503:1503:1503) (1545:1545:1545))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (756:756:756))
        (PORT datab (1440:1440:1440) (1481:1481:1481))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1468:1468:1468))
        (PORT datab (664:664:664) (657:657:657))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1185:1185:1185))
        (PORT datab (237:237:237) (272:272:272))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (441:441:441))
        (PORT datab (1172:1172:1172) (1217:1217:1217))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (436:436:436))
        (PORT datab (1486:1486:1486) (1548:1548:1548))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (855:855:855))
        (PORT datab (734:734:734) (730:730:730))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1398:1398:1398))
        (PORT datab (1020:1020:1020) (1025:1025:1025))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1156:1156:1156))
        (PORT datab (404:404:404) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1156:1156:1156))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (1034:1034:1034) (1068:1068:1068))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1170:1170:1170) (1214:1214:1214))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT sclr (1599:1599:1599) (1622:1622:1622))
        (PORT sload (3002:3002:3002) (3039:3039:3039))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[31\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (2423:2423:2423) (2439:2439:2439))
        (PORT datac (1065:1065:1065) (1071:1071:1071))
        (PORT datad (777:777:777) (828:828:828))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[30\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1349:1349:1349))
        (PORT datab (926:926:926) (1021:1021:1021))
        (PORT datac (1488:1488:1488) (1511:1511:1511))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[30\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (850:850:850))
        (PORT datab (831:831:831) (873:873:873))
        (PORT datac (1278:1278:1278) (1287:1287:1287))
        (PORT datad (1768:1768:1768) (1778:1778:1778))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (292:292:292))
        (PORT datab (749:749:749) (746:746:746))
        (PORT datad (986:986:986) (1019:1019:1019))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1692:1692:1692) (1705:1705:1705))
        (PORT clrn (2174:2174:2174) (2147:2147:2147))
        (PORT sclr (2187:2187:2187) (2198:2198:2198))
        (PORT sload (3099:3099:3099) (3146:3146:3146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[30\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (804:804:804) (870:870:870))
        (PORT datac (1068:1068:1068) (1074:1074:1074))
        (PORT datad (2376:2376:2376) (2395:2395:2395))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[29\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1355:1355:1355))
        (PORT datab (921:921:921) (1015:1015:1015))
        (PORT datac (1492:1492:1492) (1516:1516:1516))
        (PORT datad (425:425:425) (424:424:424))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (1989:1989:1989))
        (PORT datab (1036:1036:1036) (1029:1029:1029))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1156:1156:1156) (1203:1203:1203))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sclr (1919:1919:1919) (1951:1951:1951))
        (PORT sload (2364:2364:2364) (2428:2428:2428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[29\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1370:1370:1370))
        (PORT datab (1381:1381:1381) (1399:1399:1399))
        (PORT datac (1336:1336:1336) (1323:1323:1323))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[28\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1570:1570:1570))
        (PORT datab (434:434:434) (446:446:446))
        (PORT datac (872:872:872) (968:968:968))
        (PORT datad (1145:1145:1145) (1178:1178:1178))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1990:1990:1990))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1384:1384:1384) (1410:1410:1410))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sclr (1919:1919:1919) (1951:1951:1951))
        (PORT sload (2364:2364:2364) (2428:2428:2428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1708:1708:1708))
        (PORT datab (1141:1141:1141) (1206:1206:1206))
        (PORT datad (1333:1333:1333) (1343:1343:1343))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (620:620:620))
        (PORT datab (1239:1239:1239) (1220:1220:1220))
        (PORT datac (1088:1088:1088) (1125:1125:1125))
        (PORT datad (1093:1093:1093) (1113:1113:1113))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (1665:1665:1665) (1650:1650:1650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1381:1381:1381) (1398:1398:1398))
        (PORT datac (1336:1336:1336) (1323:1323:1323))
        (PORT datad (1306:1306:1306) (1315:1315:1315))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[27\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1347:1347:1347))
        (PORT datab (928:928:928) (1023:1023:1023))
        (PORT datac (1486:1486:1486) (1509:1509:1509))
        (PORT datad (651:651:651) (628:628:628))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (2000:2000:2000))
        (PORT datab (1189:1189:1189) (1166:1166:1166))
        (PORT datad (720:720:720) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (896:896:896) (943:943:943))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[27\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1466:1466:1466))
        (PORT datab (2014:2014:2014) (2005:2005:2005))
        (PORT datac (432:432:432) (485:485:485))
        (PORT datad (765:765:765) (812:812:812))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[26\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1353:1353:1353))
        (PORT datab (923:923:923) (1017:1017:1017))
        (PORT datac (1490:1490:1490) (1514:1514:1514))
        (PORT datad (404:404:404) (405:405:405))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[26\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1219:1219:1219))
        (PORT datab (364:364:364) (475:475:475))
        (PORT datac (1132:1132:1132) (1179:1179:1179))
        (PORT datad (1019:1019:1019) (1052:1052:1052))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1999:1999:1999))
        (PORT datab (2099:2099:2099) (2025:2025:2025))
        (PORT datad (672:672:672) (670:670:670))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1139:1139:1139) (1178:1178:1178))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[26\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1461:1461:1461))
        (PORT datab (2012:2012:2012) (2003:2003:2003))
        (PORT datac (751:751:751) (785:785:785))
        (PORT datad (742:742:742) (790:790:790))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (863:863:863))
        (PORT datab (714:714:714) (703:703:703))
        (PORT datad (953:953:953) (940:940:940))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2197:2197:2197) (2129:2129:2129))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT sload (963:963:963) (1045:1045:1045))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (3235:3235:3235) (3247:3247:3247))
        (PORT datad (932:932:932) (957:957:957))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (4535:4535:4535))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (4563:4563:4563) (4539:4539:4539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5407:5407:5407))
        (PORT d[1] (5361:5361:5361) (5493:5493:5493))
        (PORT d[2] (5292:5292:5292) (5210:5210:5210))
        (PORT d[3] (3984:3984:3984) (3982:3982:3982))
        (PORT d[4] (4224:4224:4224) (4103:4103:4103))
        (PORT d[5] (5891:5891:5891) (5935:5935:5935))
        (PORT d[6] (6312:6312:6312) (6545:6545:6545))
        (PORT d[7] (3978:3978:3978) (4021:4021:4021))
        (PORT d[8] (4725:4725:4725) (4887:4887:4887))
        (PORT d[9] (6729:6729:6729) (6992:6992:6992))
        (PORT d[10] (4364:4364:4364) (4553:4553:4553))
        (PORT d[11] (4708:4708:4708) (4948:4948:4948))
        (PORT d[12] (5876:5876:5876) (5872:5872:5872))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (4559:4559:4559) (4535:4535:4535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4452:4452:4452))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (4559:4559:4559) (4535:4535:4535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (6292:6292:6292))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (4559:4559:4559) (4535:4535:4535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6467:6467:6467) (6676:6676:6676))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (4563:4563:4563) (4539:4539:4539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT d[0] (4563:4563:4563) (4539:4539:4539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2309:2309:2309))
        (PORT datab (1873:1873:1873) (1821:1821:1821))
        (PORT datac (2679:2679:2679) (2703:2703:2703))
        (PORT datad (2330:2330:2330) (2507:2507:2507))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2723:2723:2723))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT ena (7230:7230:7230) (7079:7079:7079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5507:5507:5507) (5700:5700:5700))
        (PORT d[1] (6220:6220:6220) (6370:6370:6370))
        (PORT d[2] (2934:2934:2934) (2978:2978:2978))
        (PORT d[3] (6346:6346:6346) (6482:6482:6482))
        (PORT d[4] (4552:4552:4552) (4760:4760:4760))
        (PORT d[5] (7150:7150:7150) (7216:7216:7216))
        (PORT d[6] (6568:6568:6568) (6715:6715:6715))
        (PORT d[7] (4274:4274:4274) (4201:4201:4201))
        (PORT d[8] (4831:4831:4831) (5058:5058:5058))
        (PORT d[9] (7681:7681:7681) (7852:7852:7852))
        (PORT d[10] (3513:3513:3513) (3569:3569:3569))
        (PORT d[11] (5381:5381:5381) (5621:5621:5621))
        (PORT d[12] (4967:4967:4967) (4971:4971:4971))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (7226:7226:7226) (7075:7075:7075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6320:6320:6320) (6391:6391:6391))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (7226:7226:7226) (7075:7075:7075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5117:5117:5117))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (7226:7226:7226) (7075:7075:7075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4015:4015:4015))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT ena (7230:7230:7230) (7079:7079:7079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (7230:7230:7230) (7079:7079:7079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2415:2415:2415))
        (PORT datac (2201:2201:2201) (2259:2259:2259))
        (PORT datad (2331:2331:2331) (2508:2508:2508))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5451:5451:5451) (5239:5239:5239))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (4143:4143:4143) (4123:4123:4123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5886:5886:5886) (6064:6064:6064))
        (PORT d[1] (6660:6660:6660) (6762:6762:6762))
        (PORT d[2] (4563:4563:4563) (4453:4453:4453))
        (PORT d[3] (3974:3974:3974) (3965:3965:3965))
        (PORT d[4] (3802:3802:3802) (3672:3672:3672))
        (PORT d[5] (7031:7031:7031) (7071:7071:7071))
        (PORT d[6] (7413:7413:7413) (7642:7642:7642))
        (PORT d[7] (3556:3556:3556) (3558:3558:3558))
        (PORT d[8] (5419:5419:5419) (5582:5582:5582))
        (PORT d[9] (6719:6719:6719) (6946:6946:6946))
        (PORT d[10] (5545:5545:5545) (5745:5745:5745))
        (PORT d[11] (5779:5779:5779) (6022:6022:6022))
        (PORT d[12] (3581:3581:3581) (3486:3486:3486))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT ena (4139:4139:4139) (4119:4119:4119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (5040:5040:5040))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT ena (4139:4139:4139) (4119:4119:4119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7200:7200:7200) (7317:7317:7317))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT ena (4139:4139:4139) (4119:4119:4119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (5935:5935:5935))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (4143:4143:4143) (4123:4123:4123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT d[0] (4143:4143:4143) (4123:4123:4123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3022:3022:3022))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (PORT ena (7262:7262:7262) (7104:7104:7104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5714:5714:5714))
        (PORT d[1] (6243:6243:6243) (6396:6396:6396))
        (PORT d[2] (3234:3234:3234) (3270:3270:3270))
        (PORT d[3] (6691:6691:6691) (6823:6823:6823))
        (PORT d[4] (4469:4469:4469) (4671:4671:4671))
        (PORT d[5] (4042:4042:4042) (3968:3968:3968))
        (PORT d[6] (6891:6891:6891) (7038:7038:7038))
        (PORT d[7] (4516:4516:4516) (4415:4415:4415))
        (PORT d[8] (4505:4505:4505) (4701:4701:4701))
        (PORT d[9] (8023:8023:8023) (8194:8194:8194))
        (PORT d[10] (4348:4348:4348) (4453:4453:4453))
        (PORT d[11] (5702:5702:5702) (5937:5937:5937))
        (PORT d[12] (3570:3570:3570) (3554:3554:3554))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT ena (7258:7258:7258) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2874:2874:2874))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT ena (7258:7258:7258) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6420:6420:6420) (6496:6496:6496))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT ena (7258:7258:7258) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4068:4068:4068))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (PORT ena (7262:7262:7262) (7104:7104:7104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (PORT d[0] (7262:7262:7262) (7104:7104:7104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2685:2685:2685))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6700:6700:6700) (6495:6495:6495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4260:4260:4260))
        (PORT d[1] (5313:5313:5313) (5393:5393:5393))
        (PORT d[2] (3802:3802:3802) (3934:3934:3934))
        (PORT d[3] (4818:4818:4818) (4870:4870:4870))
        (PORT d[4] (5309:5309:5309) (5588:5588:5588))
        (PORT d[5] (5111:5111:5111) (5113:5113:5113))
        (PORT d[6] (6277:6277:6277) (6462:6462:6462))
        (PORT d[7] (4027:4027:4027) (3993:3993:3993))
        (PORT d[8] (5114:5114:5114) (5289:5289:5289))
        (PORT d[9] (6687:6687:6687) (6918:6918:6918))
        (PORT d[10] (4997:4997:4997) (5116:5116:5116))
        (PORT d[11] (5338:5338:5338) (5570:5570:5570))
        (PORT d[12] (3394:3394:3394) (3364:3364:3364))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6696:6696:6696) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3777:3777:3777))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6696:6696:6696) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6008:6008:6008) (6075:6075:6075))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6696:6696:6696) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (2933:2933:2933))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6700:6700:6700) (6495:6495:6495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (6700:6700:6700) (6495:6495:6495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (4000:4000:4000))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (4881:4881:4881) (4865:4865:4865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5228:5228:5228) (5410:5410:5410))
        (PORT d[1] (5369:5369:5369) (5503:5503:5503))
        (PORT d[2] (4609:4609:4609) (4532:4532:4532))
        (PORT d[3] (3646:3646:3646) (3650:3650:3650))
        (PORT d[4] (4531:4531:4531) (4402:4402:4402))
        (PORT d[5] (5916:5916:5916) (5962:5962:5962))
        (PORT d[6] (6597:6597:6597) (6809:6809:6809))
        (PORT d[7] (3945:3945:3945) (3981:3981:3981))
        (PORT d[8] (4392:4392:4392) (4558:4558:4558))
        (PORT d[9] (6748:6748:6748) (7018:7018:7018))
        (PORT d[10] (4489:4489:4489) (4684:4684:4684))
        (PORT d[11] (4707:4707:4707) (4947:4947:4947))
        (PORT d[12] (5876:5876:5876) (5873:5873:5873))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (4877:4877:4877) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4650:4650:4650) (4460:4460:4460))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (4877:4877:4877) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6182:6182:6182) (6304:6304:6304))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (4877:4877:4877) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6155:6155:6155) (6365:6365:6365))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (4881:4881:4881) (4865:4865:4865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT d[0] (4881:4881:4881) (4865:4865:4865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2853:2853:2853) (2776:2776:2776))
        (PORT datab (2789:2789:2789) (2717:2717:2717))
        (PORT datac (2204:2204:2204) (2262:2262:2262))
        (PORT datad (2329:2329:2329) (2506:2506:2506))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2562:2562:2562))
        (PORT datab (1808:1808:1808) (1761:1761:1761))
        (PORT datac (1817:1817:1817) (1825:1825:1825))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (374:374:374) (378:378:378))
        (PORT datad (2656:2656:2656) (2664:2664:2664))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1715:1715:1715))
        (PORT datab (1147:1147:1147) (1214:1214:1214))
        (PORT datad (1329:1329:1329) (1339:1339:1339))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1326:1326:1326))
        (PORT datab (616:616:616) (610:610:610))
        (PORT datac (1060:1060:1060) (1093:1093:1093))
        (PORT datad (1484:1484:1484) (1547:1547:1547))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT ena (1460:1460:1460) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1998:1998:1998))
        (PORT datab (705:705:705) (703:703:703))
        (PORT datad (723:723:723) (716:716:716))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (898:898:898) (946:946:946))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[25\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (2423:2423:2423) (2438:2438:2438))
        (PORT datac (1068:1068:1068) (1073:1073:1073))
        (PORT datad (1099:1099:1099) (1146:1146:1146))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1287:1287:1287))
        (PORT datab (713:713:713) (706:706:706))
        (PORT datad (875:875:875) (924:924:924))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1270:1270:1270) (1326:1326:1326))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[24\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1166:1166:1166))
        (PORT datab (787:787:787) (845:845:845))
        (PORT datac (1067:1067:1067) (1094:1094:1094))
        (PORT datad (1378:1378:1378) (1420:1420:1420))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (766:766:766))
        (PORT datab (1974:1974:1974) (1967:1967:1967))
        (PORT datad (713:713:713) (701:701:701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1157:1157:1157) (1197:1197:1197))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (2041:2041:2041))
        (PORT datab (1158:1158:1158) (1139:1139:1139))
        (PORT datac (1030:1030:1030) (1044:1044:1044))
        (PORT datad (2468:2468:2468) (2457:2457:2457))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (1726:1726:1726) (1725:1725:1725))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1712:1712:1712))
        (PORT datab (1144:1144:1144) (1210:1210:1210))
        (PORT datad (1330:1330:1330) (1340:1340:1340))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1271:1271:1271))
        (PORT datab (1946:1946:1946) (1873:1873:1873))
        (PORT datac (779:779:779) (787:787:787))
        (PORT datad (1837:1837:1837) (1779:1779:1779))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (1014:1014:1014) (956:956:956))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[24\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1462:1462:1462))
        (PORT datab (2013:2013:2013) (2003:2003:2003))
        (PORT datac (808:808:808) (859:859:859))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1183:1183:1183))
        (PORT datab (1483:1483:1483) (1457:1457:1457))
        (PORT datad (1261:1261:1261) (1328:1328:1328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1955:1955:1955) (2024:2024:2024))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sclr (1547:1547:1547) (1572:1572:1572))
        (PORT sload (1756:1756:1756) (1849:1849:1849))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1073:1073:1073))
        (PORT datad (1319:1319:1319) (1349:1349:1349))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (806:806:806))
        (PORT datab (246:246:246) (284:284:284))
        (PORT datad (986:986:986) (1019:1019:1019))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1453:1453:1453) (1491:1491:1491))
        (PORT clrn (2174:2174:2174) (2147:2147:2147))
        (PORT sclr (2187:2187:2187) (2198:2198:2198))
        (PORT sload (3099:3099:3099) (3146:3146:3146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[23\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (893:893:893))
        (PORT datab (1311:1311:1311) (1329:1329:1329))
        (PORT datac (1595:1595:1595) (1570:1570:1570))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1589:1589:1589))
        (PORT datac (959:959:959) (933:933:933))
        (PORT datad (1975:1975:1975) (1921:1921:1921))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3491:3491:3491) (3499:3499:3499))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3166:3166:3166))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (6231:6231:6231) (6203:6203:6203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (5195:5195:5195))
        (PORT d[1] (6168:6168:6168) (6312:6312:6312))
        (PORT d[2] (4437:4437:4437) (4570:4570:4570))
        (PORT d[3] (4820:4820:4820) (4876:4876:4876))
        (PORT d[4] (2734:2734:2734) (2690:2690:2690))
        (PORT d[5] (4841:4841:4841) (4854:4854:4854))
        (PORT d[6] (6951:6951:6951) (7138:7138:7138))
        (PORT d[7] (6384:6384:6384) (6430:6430:6430))
        (PORT d[8] (4943:4943:4943) (5061:5061:5061))
        (PORT d[9] (6777:6777:6777) (7018:7018:7018))
        (PORT d[10] (5060:5060:5060) (5192:5192:5192))
        (PORT d[11] (5916:5916:5916) (6068:6068:6068))
        (PORT d[12] (3267:3267:3267) (3266:3266:3266))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (6227:6227:6227) (6199:6199:6199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (2679:2679:2679))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (6227:6227:6227) (6199:6199:6199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7214:7214:7214) (7318:7318:7318))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (6227:6227:6227) (6199:6199:6199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2291:2291:2291))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (6231:6231:6231) (6203:6203:6203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (6231:6231:6231) (6203:6203:6203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3507:3507:3507))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT ena (3009:3009:3009) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3875:3875:3875))
        (PORT d[1] (2577:2577:2577) (2544:2544:2544))
        (PORT d[2] (2483:2483:2483) (2477:2477:2477))
        (PORT d[3] (4778:4778:4778) (4843:4843:4843))
        (PORT d[4] (5994:5994:5994) (6272:6272:6272))
        (PORT d[5] (4372:4372:4372) (4343:4343:4343))
        (PORT d[6] (7367:7367:7367) (7550:7550:7550))
        (PORT d[7] (3230:3230:3230) (3184:3184:3184))
        (PORT d[8] (4102:4102:4102) (4256:4256:4256))
        (PORT d[9] (7697:7697:7697) (7928:7928:7928))
        (PORT d[10] (5049:5049:5049) (5197:5197:5197))
        (PORT d[11] (6401:6401:6401) (6625:6625:6625))
        (PORT d[12] (2634:2634:2634) (2606:2606:2606))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT ena (3005:3005:3005) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4549:4549:4549))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT ena (3005:3005:3005) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7043:7043:7043) (7099:7099:7099))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT ena (3005:3005:3005) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2461:2461:2461))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT ena (3009:3009:3009) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (3009:3009:3009) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3499:3499:3499))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT ena (3337:3337:3337) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3867:3867:3867))
        (PORT d[1] (2279:2279:2279) (2259:2259:2259))
        (PORT d[2] (2135:2135:2135) (2138:2138:2138))
        (PORT d[3] (5547:5547:5547) (5599:5599:5599))
        (PORT d[4] (6411:6411:6411) (6687:6687:6687))
        (PORT d[5] (2889:2889:2889) (2832:2832:2832))
        (PORT d[6] (7368:7368:7368) (7551:7551:7551))
        (PORT d[7] (2919:2919:2919) (2875:2875:2875))
        (PORT d[8] (4064:4064:4064) (4216:4216:4216))
        (PORT d[9] (7416:7416:7416) (7648:7648:7648))
        (PORT d[10] (5018:5018:5018) (5163:5163:5163))
        (PORT d[11] (6376:6376:6376) (6603:6603:6603))
        (PORT d[12] (2376:2376:2376) (2359:2359:2359))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (PORT ena (3333:3333:3333) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3387:3387:3387))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (PORT ena (3333:3333:3333) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7430:7430:7430) (7488:7488:7488))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (PORT ena (3333:3333:3333) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2433:2433:2433))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT ena (3337:3337:3337) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT d[0] (3337:3337:3337) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3680:3680:3680))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT ena (4175:4175:4175) (4151:4151:4151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5596:5596:5596) (5783:5783:5783))
        (PORT d[1] (6355:6355:6355) (6452:6452:6452))
        (PORT d[2] (5959:5959:5959) (5879:5879:5879))
        (PORT d[3] (4047:4047:4047) (4051:4051:4051))
        (PORT d[4] (3800:3800:3800) (3674:3674:3674))
        (PORT d[5] (6679:6679:6679) (6729:6729:6729))
        (PORT d[6] (7055:7055:7055) (7282:7282:7282))
        (PORT d[7] (3595:3595:3595) (3596:3596:3596))
        (PORT d[8] (5086:5086:5086) (5248:5248:5248))
        (PORT d[9] (6430:6430:6430) (6664:6664:6664))
        (PORT d[10] (4856:4856:4856) (5054:5054:5054))
        (PORT d[11] (5399:5399:5399) (5633:5633:5633))
        (PORT d[12] (3583:3583:3583) (3488:3488:3488))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT ena (4171:4171:4171) (4147:4147:4147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (4043:4043:4043))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT ena (4171:4171:4171) (4147:4147:4147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6859:6859:6859) (6979:6979:6979))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT ena (4171:4171:4171) (4147:4147:4147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2673:2673:2673))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT ena (4175:4175:4175) (4151:4151:4151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (4175:4175:4175) (4151:4151:4151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1098:1098:1098))
        (PORT datab (2178:2178:2178) (2233:2233:2233))
        (PORT datac (2720:2720:2720) (2812:2812:2812))
        (PORT datad (1807:1807:1807) (1928:1928:1928))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1788:1788:1788))
        (PORT datab (2753:2753:2753) (2845:2845:2845))
        (PORT datac (1330:1330:1330) (1284:1284:1284))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3443:3443:3443))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (3404:3404:3404) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4294:4294:4294))
        (PORT d[1] (5373:5373:5373) (5469:5469:5469))
        (PORT d[2] (4486:4486:4486) (4615:4615:4615))
        (PORT d[3] (5177:5177:5177) (5234:5234:5234))
        (PORT d[4] (5682:5682:5682) (5964:5964:5964))
        (PORT d[5] (5483:5483:5483) (5485:5485:5485))
        (PORT d[6] (6974:6974:6974) (7154:7154:7154))
        (PORT d[7] (3617:3617:3617) (3574:3574:3574))
        (PORT d[8] (4813:4813:4813) (5000:5000:5000))
        (PORT d[9] (7061:7061:7061) (7293:7293:7293))
        (PORT d[10] (4670:4670:4670) (4814:4814:4814))
        (PORT d[11] (6096:6096:6096) (6324:6324:6324))
        (PORT d[12] (3637:3637:3637) (3572:3572:3572))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT ena (3400:3400:3400) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6651:6651:6651) (6730:6730:6730))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT ena (3400:3400:3400) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6671:6671:6671) (6737:6737:6737))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT ena (3400:3400:3400) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1772:1772:1772))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (3404:3404:3404) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3404:3404:3404) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1622:1622:1622))
        (PORT datac (2718:2718:2718) (2810:2810:2810))
        (PORT datad (1806:1806:1806) (1927:1927:1927))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3927:3927:3927))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT ena (4091:4091:4091) (4077:4077:4077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5941:5941:5941) (6130:6130:6130))
        (PORT d[1] (6402:6402:6402) (6514:6514:6514))
        (PORT d[2] (4566:4566:4566) (4468:4468:4468))
        (PORT d[3] (4421:4421:4421) (4420:4420:4420))
        (PORT d[4] (3460:3460:3460) (3344:3344:3344))
        (PORT d[5] (6618:6618:6618) (6667:6667:6667))
        (PORT d[6] (7393:7393:7393) (7616:7616:7616))
        (PORT d[7] (4308:4308:4308) (4342:4342:4342))
        (PORT d[8] (5412:5412:5412) (5575:5575:5575))
        (PORT d[9] (6363:6363:6363) (6595:6595:6595))
        (PORT d[10] (4868:4868:4868) (5070:5070:5070))
        (PORT d[11] (5772:5772:5772) (6014:6014:6014))
        (PORT d[12] (3284:3284:3284) (3198:3198:3198))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT ena (4087:4087:4087) (4073:4073:4073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3755:3755:3755))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT ena (4087:4087:4087) (4073:4073:4073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6835:6835:6835) (6957:6957:6957))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT ena (4087:4087:4087) (4073:4073:4073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2691:2691:2691))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT ena (4091:4091:4091) (4077:4077:4077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (4091:4091:4091) (4077:4077:4077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1334:1334:1334))
        (PORT d[1] (1148:1148:1148) (1136:1136:1136))
        (PORT d[2] (1391:1391:1391) (1386:1386:1386))
        (PORT d[3] (1102:1102:1102) (1093:1093:1093))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT ena (2075:2075:2075) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3437:3437:3437))
        (PORT d[1] (3163:3163:3163) (3161:3161:3161))
        (PORT d[2] (3463:3463:3463) (3443:3443:3443))
        (PORT d[3] (980:980:980) (967:967:967))
        (PORT d[4] (2875:2875:2875) (2950:2950:2950))
        (PORT d[5] (3931:3931:3931) (3983:3983:3983))
        (PORT d[6] (4917:4917:4917) (4839:4839:4839))
        (PORT d[7] (3702:3702:3702) (3661:3661:3661))
        (PORT d[8] (3591:3591:3591) (3646:3646:3646))
        (PORT d[9] (4889:4889:4889) (4824:4824:4824))
        (PORT d[10] (3029:3029:3029) (3015:3015:3015))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT ena (2071:2071:2071) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3227:3227:3227))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT ena (2071:2071:2071) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (5683:5683:5683))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT ena (2071:2071:2071) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1273:1273:1273))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT ena (2075:2075:2075) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (2075:2075:2075) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2268:2268:2268))
        (PORT datab (2059:2059:2059) (2017:2017:2017))
        (PORT datac (2722:2722:2722) (2815:2815:2815))
        (PORT datad (1809:1809:1809) (1929:1929:1929))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (2635:2635:2635) (2644:2644:2644))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1396:1396:1396))
        (PORT datab (408:408:408) (426:426:426))
        (PORT datad (1627:1627:1627) (1589:1589:1589))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1202:1202:1202))
        (PORT datab (1175:1175:1175) (1192:1192:1192))
        (PORT datad (1484:1484:1484) (1548:1548:1548))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (666:666:666) (747:747:747))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sload (1418:1418:1418) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1037:1037:1037))
        (PORT datab (765:765:765) (810:810:810))
        (PORT datad (734:734:734) (738:738:738))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1493:1493:1493) (1521:1521:1521))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT sclr (1382:1382:1382) (1443:1443:1443))
        (PORT sload (3083:3083:3083) (3134:3134:3134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[22\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1440:1440:1440))
        (PORT datab (1403:1403:1403) (1444:1444:1444))
        (PORT datac (804:804:804) (820:820:820))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[21\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1355:1355:1355))
        (PORT datab (921:921:921) (1014:1014:1014))
        (PORT datac (1492:1492:1492) (1517:1517:1517))
        (PORT datad (754:754:754) (739:739:739))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1220:1220:1220))
        (PORT datab (364:364:364) (475:475:475))
        (PORT datac (1023:1023:1023) (1065:1065:1065))
        (PORT datad (1880:1880:1880) (1916:1916:1916))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (788:788:788))
        (PORT datab (767:767:767) (768:768:768))
        (PORT datad (708:708:708) (709:709:709))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1467:1467:1467) (1500:1500:1500))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT sclr (1382:1382:1382) (1443:1443:1443))
        (PORT sload (3083:3083:3083) (3134:3134:3134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (2072:2072:2072) (2140:2140:2140))
        (PORT datad (659:659:659) (697:697:697))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1145:1145:1145))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1179:1179:1179))
        (PORT datab (1133:1133:1133) (1167:1167:1167))
        (PORT datac (447:447:447) (455:455:455))
        (PORT datad (330:330:330) (430:430:430))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (722:722:722) (767:767:767))
        (PORT datad (2425:2425:2425) (2484:2484:2484))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (842:842:842) (895:895:895))
        (PORT datad (757:757:757) (808:808:808))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (2088:2088:2088) (2116:2116:2116))
        (PORT datad (457:457:457) (507:507:507))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1145:1145:1145))
        (PORT datac (1578:1578:1578) (1576:1576:1576))
        (PORT datad (780:780:780) (824:824:824))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1669:1669:1669))
        (PORT datac (2454:2454:2454) (2506:2506:2506))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (1374:1374:1374) (1409:1409:1409))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1806:1806:1806) (1851:1851:1851))
        (PORT datac (527:527:527) (591:591:591))
        (PORT datad (1992:1992:1992) (2002:2002:2002))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1164:1164:1164))
        (PORT datac (1032:1032:1032) (1088:1088:1088))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (823:823:823) (815:815:815))
        (PORT d[1] (457:457:457) (457:457:457))
        (PORT d[2] (966:966:966) (946:946:946))
        (PORT d[3] (1294:1294:1294) (1266:1266:1266))
        (PORT d[4] (792:792:792) (772:772:772))
        (PORT d[5] (793:793:793) (782:782:782))
        (PORT d[6] (797:797:797) (792:792:792))
        (PORT d[7] (1346:1346:1346) (1324:1324:1324))
        (PORT d[9] (761:761:761) (738:738:738))
        (PORT d[10] (757:757:757) (748:748:748))
        (PORT d[11] (1095:1095:1095) (1083:1083:1083))
        (PORT d[12] (458:458:458) (459:459:459))
        (PORT d[13] (776:776:776) (766:766:766))
        (PORT d[14] (783:783:783) (775:775:775))
        (PORT d[15] (750:750:750) (741:741:741))
        (PORT d[16] (1538:1538:1538) (1528:1528:1528))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT ena (1991:1991:1991) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1378:1378:1378))
        (PORT d[1] (1096:1096:1096) (1087:1087:1087))
        (PORT d[2] (1087:1087:1087) (1089:1089:1089))
        (PORT d[3] (1333:1333:1333) (1314:1314:1314))
        (PORT d[4] (1061:1061:1061) (1068:1068:1068))
        (PORT d[5] (1102:1102:1102) (1095:1095:1095))
        (PORT d[6] (1121:1121:1121) (1115:1115:1115))
        (PORT d[7] (1048:1048:1048) (1039:1039:1039))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1987:1987:1987) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (997:997:997))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1987:1987:1987) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1059:1059:1059))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1987:1987:1987) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1287:1287:1287))
        (PORT d[1] (1038:1038:1038) (1027:1027:1027))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT ena (1991:1991:1991) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT d[0] (1991:1991:1991) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|mcu_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1117:1117:1117))
        (PORT datab (2099:2099:2099) (2105:2105:2105))
        (PORT datac (447:447:447) (454:454:454))
        (PORT datad (1672:1672:1672) (1718:1718:1718))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (2176:2176:2176) (2162:2162:2162))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1604:1604:1604) (1595:1595:1595))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (2427:2427:2427) (2509:2509:2509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1792:1792:1792))
        (PORT datab (302:302:302) (360:360:360))
        (PORT datad (1112:1112:1112) (1154:1154:1154))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1188:1188:1188))
        (PORT datab (409:409:409) (418:418:418))
        (PORT datac (2673:2673:2673) (2540:2540:2540))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1599:1599:1599))
        (PORT datab (712:712:712) (708:708:708))
        (PORT datad (1130:1130:1130) (1151:1151:1151))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (854:854:854) (906:906:906))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sload (1418:1418:1418) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[21\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1446:1446:1446))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (796:796:796) (810:810:810))
        (PORT datad (788:788:788) (832:832:832))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[19\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1089:1089:1089) (1066:1066:1066))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (1130:1130:1130) (1131:1131:1131))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2192:2192:2192) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (1056:1056:1056) (1096:1096:1096))
        (PORT datad (1991:1991:1991) (2002:2002:2002))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT asdata (1347:1347:1347) (1321:1321:1321))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1238:1238:1238) (1329:1329:1329))
        (PORT datac (764:764:764) (822:822:822))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2267:2267:2267))
        (PORT datab (670:670:670) (660:660:660))
        (PORT datac (1056:1056:1056) (1069:1069:1069))
        (PORT datad (2275:2275:2275) (2253:2253:2253))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1755:1755:1755) (1751:1751:1751))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1108:1108:1108) (1141:1141:1141))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (2427:2427:2427) (2509:2509:2509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1790:1790:1790))
        (PORT datab (301:301:301) (360:360:360))
        (PORT datad (1340:1340:1340) (1358:1358:1358))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1872:1872:1872))
        (PORT datab (1138:1138:1138) (1154:1154:1154))
        (PORT datad (375:375:375) (368:368:368))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1600:1600:1600))
        (PORT datab (395:395:395) (409:409:409))
        (PORT datad (1129:1129:1129) (1150:1150:1150))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1142:1142:1142) (1168:1168:1168))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sload (1418:1418:1418) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1259:1259:1259))
        (PORT datab (766:766:766) (810:810:810))
        (PORT datad (1275:1275:1275) (1255:1255:1255))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1481:1481:1481) (1517:1517:1517))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT sclr (1382:1382:1382) (1443:1443:1443))
        (PORT sload (3083:3083:3083) (3134:3134:3134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[20\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1441:1441:1441))
        (PORT datab (1479:1479:1479) (1503:1503:1503))
        (PORT datac (803:803:803) (819:819:819))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT asdata (2346:2346:2346) (2311:2311:2311))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1777:1777:1777))
        (PORT d[1] (1757:1757:1757) (1766:1766:1766))
        (PORT d[2] (1765:1765:1765) (1776:1776:1776))
        (PORT d[3] (1689:1689:1689) (1711:1711:1711))
        (PORT d[4] (1982:1982:1982) (1968:1968:1968))
        (PORT d[5] (1693:1693:1693) (1712:1712:1712))
        (PORT d[6] (2565:2565:2565) (2563:2563:2563))
        (PORT d[7] (1378:1378:1378) (1391:1391:1391))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (889:889:889))
        (PORT d[1] (831:831:831) (867:867:867))
        (PORT d[2] (863:863:863) (897:897:897))
        (PORT d[3] (817:817:817) (853:853:853))
        (PORT d[4] (841:841:841) (877:877:877))
        (PORT d[5] (864:864:864) (899:899:899))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2585:2585:2585))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (3249:3249:3249) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (882:882:882))
        (PORT d[1] (813:813:813) (850:850:850))
        (PORT d[2] (853:853:853) (889:889:889))
        (PORT d[3] (847:847:847) (881:881:881))
        (PORT d[4] (827:827:827) (864:864:864))
        (PORT d[5] (815:815:815) (851:851:851))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT ena (2022:2022:2022) (1958:1958:1958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT d[0] (2022:2022:2022) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (PORT ena (1811:1811:1811) (1742:1742:1742))
        (PORT aclr (2431:2431:2431) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
        (IOPATH (posedge aclr) q (391:391:391) (391:391:391))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (SETUP aclr (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
      (HOLD aclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (928:928:928))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (403:403:403) (404:404:404))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT sclr (2046:2046:2046) (2054:2054:2054))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (807:807:807))
        (PORT datab (836:836:836) (879:879:879))
        (PORT datac (439:439:439) (496:496:496))
        (PORT datad (462:462:462) (514:514:514))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (929:929:929))
        (PORT datac (441:441:441) (498:498:498))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT sclr (2046:2046:2046) (2054:2054:2054))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (817:817:817) (889:889:889))
        (PORT datad (423:423:423) (421:421:421))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1528:1528:1528))
        (PORT datab (305:305:305) (363:363:363))
        (PORT datac (1429:1429:1429) (1456:1456:1456))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (861:861:861) (925:925:925))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (400:400:400) (400:400:400))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (1671:1671:1671) (1663:1663:1663))
        (PORT datac (1391:1391:1391) (1415:1415:1415))
        (PORT datad (396:396:396) (399:399:399))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (620:620:620) (596:596:596))
        (PORT datad (446:446:446) (507:507:507))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1584:1584:1584))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1391:1391:1391) (1416:1416:1416))
        (PORT datad (395:395:395) (398:398:398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (744:744:744))
        (PORT datab (656:656:656) (646:646:646))
        (PORT datac (655:655:655) (689:689:689))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1529:1529:1529))
        (PORT datab (306:306:306) (364:364:364))
        (PORT datac (662:662:662) (661:661:661))
        (PORT datad (1370:1370:1370) (1377:1377:1377))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datac (819:819:819) (892:892:892))
        (PORT datad (624:624:624) (600:600:600))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1521:1521:1521))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (264:264:264) (319:319:319))
        (PORT datad (1370:1370:1370) (1377:1377:1377))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (441:441:441))
        (PORT datac (817:817:817) (890:890:890))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1526:1526:1526))
        (PORT datab (304:304:304) (362:362:362))
        (PORT datac (1428:1428:1428) (1456:1456:1456))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (738:738:738))
        (PORT datab (724:724:724) (759:759:759))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (675:675:675))
        (PORT datab (306:306:306) (364:364:364))
        (PORT datac (1429:1429:1429) (1456:1456:1456))
        (PORT datad (1429:1429:1429) (1474:1474:1474))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2288:2288:2288) (2281:2281:2281))
        (PORT ena (1423:1423:1423) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (989:989:989) (1022:1022:1022))
        (PORT datac (817:817:817) (890:890:890))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3274:3274:3274) (3128:3128:3128))
        (PORT datab (299:299:299) (356:356:356))
        (PORT datac (796:796:796) (844:844:844))
        (PORT datad (1369:1369:1369) (1376:1376:1376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (418:418:418))
        (PORT datab (797:797:797) (838:838:838))
        (PORT datac (279:279:279) (360:360:360))
        (PORT datad (387:387:387) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (PORT sclr (2105:2105:2105) (2102:2102:2102))
        (PORT ena (1694:1694:1694) (1623:1623:1623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (797:797:797) (844:844:844))
        (PORT datad (748:748:748) (800:800:800))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2298:2298:2298))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT asdata (1436:1436:1436) (1457:1457:1457))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|read_req\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (749:749:749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1566:1566:1566) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1097:1097:1097))
        (PORT datab (1019:1019:1019) (1034:1034:1034))
        (PORT datad (443:443:443) (490:490:490))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (477:477:477))
        (PORT datab (437:437:437) (464:464:464))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (548:548:548))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (410:410:410))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (441:441:441) (505:505:505))
        (PORT datad (460:460:460) (517:517:517))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (309:309:309) (392:392:392))
        (PORT datad (295:295:295) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (348:348:348))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (309:309:309) (395:395:395))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (612:612:612))
        (PORT datab (2866:2866:2866) (2886:2886:2886))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1628:1628:1628))
        (PORT datab (530:530:530) (579:579:579))
        (PORT datac (2825:2825:2825) (2852:2852:2852))
        (PORT datad (455:455:455) (503:503:503))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (438:438:438))
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (309:309:309) (393:393:393))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (661:661:661) (652:652:652))
        (PORT datad (366:366:366) (366:366:366))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1759:1759:1759))
        (PORT datab (876:876:876) (937:937:937))
        (PORT datac (1006:1006:1006) (1013:1013:1013))
        (PORT datad (1312:1312:1312) (1298:1298:1298))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1105:1105:1105) (1132:1132:1132))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (2427:2427:2427) (2509:2509:2509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1788:1788:1788))
        (PORT datab (300:300:300) (359:359:359))
        (PORT datad (1054:1054:1054) (1096:1096:1096))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1463:1463:1463))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2349:2349:2349))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (4166:4166:4166) (4144:4144:4144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6289:6289:6289) (6476:6476:6476))
        (PORT d[1] (6725:6725:6725) (6832:6832:6832))
        (PORT d[2] (4585:4585:4585) (4490:4490:4490))
        (PORT d[3] (4288:4288:4288) (4281:4281:4281))
        (PORT d[4] (3799:3799:3799) (3672:3672:3672))
        (PORT d[5] (4863:4863:4863) (4885:4885:4885))
        (PORT d[6] (7391:7391:7391) (7617:7617:7617))
        (PORT d[7] (3579:3579:3579) (3585:3585:3585))
        (PORT d[8] (5450:5450:5450) (5621:5621:5621))
        (PORT d[9] (6774:6774:6774) (7010:7010:7010))
        (PORT d[10] (5230:5230:5230) (5428:5428:5428))
        (PORT d[11] (5775:5775:5775) (6023:6023:6023))
        (PORT d[12] (5842:5842:5842) (5837:5837:5837))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT ena (4162:4162:4162) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4306:4306:4306) (4111:4111:4111))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT ena (4162:4162:4162) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7208:7208:7208) (7326:7326:7326))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT ena (4162:4162:4162) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3036:3036:3036))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (4166:4166:4166) (4144:4144:4144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT d[0] (4166:4166:4166) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1072:1072:1072))
        (PORT d[1] (1190:1190:1190) (1189:1189:1189))
        (PORT d[2] (1584:1584:1584) (1545:1545:1545))
        (PORT d[3] (1778:1778:1778) (1763:1763:1763))
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (PORT ena (3690:3690:3690) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3827:3827:3827))
        (PORT d[1] (2419:2419:2419) (2414:2414:2414))
        (PORT d[2] (3212:3212:3212) (3208:3208:3208))
        (PORT d[3] (5089:5089:5089) (5149:5149:5149))
        (PORT d[4] (3304:3304:3304) (3420:3420:3420))
        (PORT d[5] (4426:4426:4426) (4406:4406:4406))
        (PORT d[6] (7712:7712:7712) (7890:7890:7890))
        (PORT d[7] (2548:2548:2548) (2513:2513:2513))
        (PORT d[8] (4110:4110:4110) (4271:4271:4271))
        (PORT d[9] (7764:7764:7764) (7991:7991:7991))
        (PORT d[10] (2603:2603:2603) (2577:2577:2577))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (PORT ena (3686:3686:3686) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2763:2763:2763))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (PORT ena (3686:3686:3686) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6405:6405:6405) (6420:6420:6420))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (PORT ena (3686:3686:3686) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3108:3108:3108))
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (PORT ena (3690:3690:3690) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (PORT d[0] (3690:3690:3690) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2553:2553:2553))
        (PORT datab (2602:2602:2602) (2762:2762:2762))
        (PORT datac (1204:1204:1204) (1181:1181:1181))
        (PORT datad (1799:1799:1799) (1808:1808:1808))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2781:2781:2781))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT ena (4595:4595:4595) (4532:4532:4532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3706:3706:3706))
        (PORT d[1] (7479:7479:7479) (7580:7580:7580))
        (PORT d[2] (5631:5631:5631) (5517:5517:5517))
        (PORT d[3] (3894:3894:3894) (3851:3851:3851))
        (PORT d[4] (4572:4572:4572) (4454:4454:4454))
        (PORT d[5] (2519:2519:2519) (2623:2623:2623))
        (PORT d[6] (4674:4674:4674) (4738:4738:4738))
        (PORT d[7] (4282:4282:4282) (4287:4287:4287))
        (PORT d[8] (6087:6087:6087) (6246:6246:6246))
        (PORT d[9] (7457:7457:7457) (7686:7686:7686))
        (PORT d[10] (3174:3174:3174) (3231:3231:3231))
        (PORT d[11] (6445:6445:6445) (6682:6682:6682))
        (PORT d[12] (6243:6243:6243) (6232:6232:6232))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT ena (4591:4591:4591) (4528:4528:4528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7835:7835:7835) (7939:7939:7939))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT ena (4591:4591:4591) (4528:4528:4528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5429:5429:5429) (5449:5449:5449))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT ena (4591:4591:4591) (4528:4528:4528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3374:3374:3374))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT ena (4595:4595:4595) (4532:4532:4532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT d[0] (4595:4595:4595) (4532:4532:4532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (2601:2601:2601) (2761:2761:2761))
        (PORT datac (2457:2457:2457) (2499:2499:2499))
        (PORT datad (1195:1195:1195) (1162:1162:1162))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1743:1743:1743))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT ena (4826:4826:4826) (4818:4818:4818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6003:6003:6003) (6223:6223:6223))
        (PORT d[1] (2328:2328:2328) (2289:2289:2289))
        (PORT d[2] (2781:2781:2781) (2748:2748:2748))
        (PORT d[3] (2291:2291:2291) (2247:2247:2247))
        (PORT d[4] (3019:3019:3019) (2972:2972:2972))
        (PORT d[5] (3339:3339:3339) (3268:3268:3268))
        (PORT d[6] (6091:6091:6091) (6171:6171:6171))
        (PORT d[7] (3018:3018:3018) (2969:2969:2969))
        (PORT d[8] (3489:3489:3489) (3583:3583:3583))
        (PORT d[9] (7822:7822:7822) (8057:8057:8057))
        (PORT d[10] (3071:3071:3071) (3022:3022:3022))
        (PORT d[11] (6607:6607:6607) (6751:6751:6751))
        (PORT d[12] (1526:1526:1526) (1520:1520:1520))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT ena (4822:4822:4822) (4814:4814:4814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5372:5372:5372) (5462:5462:5462))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT ena (4822:4822:4822) (4814:4814:4814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1322:1322:1322))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT ena (4822:4822:4822) (4814:4814:4814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1717:1717:1717))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT ena (4826:4826:4826) (4818:4818:4818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT d[0] (4826:4826:4826) (4818:4818:4818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2427:2427:2427))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (4527:4527:4527) (4512:4512:4512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6637:6637:6637) (6818:6818:6818))
        (PORT d[1] (7132:7132:7132) (7237:7237:7237))
        (PORT d[2] (5571:5571:5571) (5453:5453:5453))
        (PORT d[3] (3535:3535:3535) (3491:3491:3491))
        (PORT d[4] (4226:4226:4226) (4105:4105:4105))
        (PORT d[5] (7337:7337:7337) (7376:7376:7376))
        (PORT d[6] (7706:7706:7706) (7927:7927:7927))
        (PORT d[7] (3931:3931:3931) (3937:3937:3937))
        (PORT d[8] (5774:5774:5774) (5940:5940:5940))
        (PORT d[9] (7112:7112:7112) (7339:7339:7339))
        (PORT d[10] (5567:5567:5567) (5759:5759:5759))
        (PORT d[11] (6119:6119:6119) (6363:6363:6363))
        (PORT d[12] (4004:4004:4004) (3913:3913:3913))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (4523:4523:4523) (4508:4508:4508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3382:3382:3382))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (4523:4523:4523) (4508:4508:4508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5432:5432:5432) (5458:5458:5458))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (4523:4523:4523) (4508:4508:4508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3392:3392:3392))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (4527:4527:4527) (4512:4512:4512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (4527:4527:4527) (4512:4512:4512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2819:2819:2819))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (4599:4599:4599) (4536:4536:4536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3695:3695:3695))
        (PORT d[1] (7487:7487:7487) (7576:7576:7576))
        (PORT d[2] (5630:5630:5630) (5516:5516:5516))
        (PORT d[3] (3906:3906:3906) (3864:3864:3864))
        (PORT d[4] (4601:4601:4601) (4476:4476:4476))
        (PORT d[5] (2900:2900:2900) (3007:3007:3007))
        (PORT d[6] (5013:5013:5013) (5066:5066:5066))
        (PORT d[7] (4286:4286:4286) (4292:4292:4292))
        (PORT d[8] (6122:6122:6122) (6285:6285:6285))
        (PORT d[9] (7473:7473:7473) (7706:7706:7706))
        (PORT d[10] (3224:3224:3224) (3286:3286:3286))
        (PORT d[11] (6486:6486:6486) (6729:6729:6729))
        (PORT d[12] (4320:4320:4320) (4223:4223:4223))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (4595:4595:4595) (4532:4532:4532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4144:4144:4144))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (4595:4595:4595) (4532:4532:4532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (5079:5079:5079))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (4595:4595:4595) (4532:4532:4532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3727:3727:3727))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (4599:4599:4599) (4536:4536:4536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT d[0] (4599:4599:4599) (4536:4536:4536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2552:2552:2552))
        (PORT datab (2602:2602:2602) (2762:2762:2762))
        (PORT datac (866:866:866) (838:838:838))
        (PORT datad (1224:1224:1224) (1197:1197:1197))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2762:2762:2762))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT ena (4559:4559:4559) (4506:4506:4506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3706:3706:3706))
        (PORT d[1] (4739:4739:4739) (4858:4858:4858))
        (PORT d[2] (5577:5577:5577) (5460:5460:5460))
        (PORT d[3] (3848:3848:3848) (3792:3792:3792))
        (PORT d[4] (4570:4570:4570) (4451:4451:4451))
        (PORT d[5] (2522:2522:2522) (2623:2623:2623))
        (PORT d[6] (4706:4706:4706) (4774:4774:4774))
        (PORT d[7] (3903:3903:3903) (3904:3904:3904))
        (PORT d[8] (6081:6081:6081) (6239:6239:6239))
        (PORT d[9] (7090:7090:7090) (7323:7323:7323))
        (PORT d[10] (3123:3123:3123) (3172:3172:3172))
        (PORT d[11] (6459:6459:6459) (6699:6699:6699))
        (PORT d[12] (5479:5479:5479) (5448:5448:5448))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (4555:4555:4555) (4502:4502:4502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4920:4920:4920))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (4555:4555:4555) (4502:4502:4502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5404:5404:5404) (5429:5429:5429))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (4555:4555:4555) (4502:4502:4502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3374:3374:3374))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT ena (4559:4559:4559) (4506:4506:4506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT d[0] (4559:4559:4559) (4506:4506:4506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (952:952:952))
        (PORT datab (2601:2601:2601) (2761:2761:2761))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1211:1211:1211) (1180:1180:1180))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3220:3220:3220) (3204:3204:3204))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (748:748:748))
        (PORT datac (781:781:781) (790:790:790))
        (PORT datad (1582:1582:1582) (1554:1554:1554))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1066:1066:1066))
        (PORT datab (399:399:399) (415:415:415))
        (PORT datad (1163:1163:1163) (1218:1218:1218))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (841:841:841) (890:890:890))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT sload (945:945:945) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1999:1999:1999))
        (PORT datab (756:756:756) (744:744:744))
        (PORT datad (1064:1064:1064) (1050:1050:1050))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1155:1155:1155) (1183:1183:1183))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[19\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1144:1144:1144))
        (PORT datab (1331:1331:1331) (1362:1362:1362))
        (PORT datac (1095:1095:1095) (1132:1132:1132))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1491:1491:1491))
        (PORT datab (1018:1018:1018) (996:996:996))
        (PORT datad (1406:1406:1406) (1417:1417:1417))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1052:1052:1052) (1034:1034:1034))
        (PORT clrn (2172:2172:2172) (2142:2142:2142))
        (PORT sload (2979:2979:2979) (2983:2983:2983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1196:1196:1196))
        (PORT datac (1050:1050:1050) (1080:1080:1080))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1099:1099:1099) (1153:1153:1153))
        (PORT datad (1008:1008:1008) (1021:1021:1021))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1718:1718:1718) (1694:1694:1694))
        (PORT datab (1092:1092:1092) (1149:1149:1149))
        (PORT datac (1082:1082:1082) (1120:1120:1120))
        (PORT datad (646:646:646) (637:637:637))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1704:1704:1704) (1747:1747:1747))
        (PORT datac (1100:1100:1100) (1153:1153:1153))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1358:1358:1358))
        (PORT datad (1118:1118:1118) (1162:1162:1162))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1022:1022:1022) (1054:1054:1054))
        (PORT datac (1110:1110:1110) (1162:1162:1162))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1370:1370:1370))
        (PORT datac (1110:1110:1110) (1162:1162:1162))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1025:1025:1025) (1064:1064:1064))
        (PORT datad (1594:1594:1594) (1591:1591:1591))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1109:1109:1109) (1161:1161:1161))
        (PORT datad (809:809:809) (859:859:859))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1203:1203:1203))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (1935:1935:1935))
        (PORT datab (1166:1166:1166) (1218:1218:1218))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1148:1148:1148))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1155:1155:1155))
        (PORT datab (624:624:624) (613:613:613))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1152:1152:1152))
        (PORT datab (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1499:1499:1499) (1519:1519:1519))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1087:1087:1087))
        (PORT datab (237:237:237) (272:272:272))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (561:561:561))
        (PORT datab (237:237:237) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1678:1678:1678))
        (PORT datab (777:777:777) (771:771:771))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (895:895:895))
        (PORT datab (743:743:743) (738:738:738))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (860:860:860))
        (PORT datab (756:756:756) (748:748:748))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (868:868:868))
        (PORT datab (1357:1357:1357) (1350:1350:1350))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1055:1055:1055))
        (PORT datab (848:848:848) (889:889:889))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (791:791:791) (824:824:824))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (367:367:367))
        (PORT datab (267:267:267) (305:305:305))
        (PORT datac (704:704:704) (705:705:705))
        (PORT datad (731:731:731) (722:722:722))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (303:303:303))
        (PORT datab (1489:1489:1489) (1496:1496:1496))
        (PORT datac (641:641:641) (635:635:635))
        (PORT datad (1435:1435:1435) (1430:1430:1430))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT ena (1578:1578:1578) (1604:1604:1604))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2590:2590:2590))
        (PORT datab (3592:3592:3592) (3647:3647:3647))
        (PORT datac (1304:1304:1304) (1333:1333:1333))
        (PORT datad (476:476:476) (525:525:525))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3235:3235:3235))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (6553:6553:6553) (6397:6397:6397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (5041:5041:5041))
        (PORT d[1] (5512:5512:5512) (5662:5662:5662))
        (PORT d[2] (3005:3005:3005) (3097:3097:3097))
        (PORT d[3] (6000:6000:6000) (6138:6138:6138))
        (PORT d[4] (4645:4645:4645) (4899:4899:4899))
        (PORT d[5] (6825:6825:6825) (6896:6896:6896))
        (PORT d[6] (6147:6147:6147) (6295:6295:6295))
        (PORT d[7] (4948:4948:4948) (4866:4866:4866))
        (PORT d[8] (4871:4871:4871) (5103:5103:5103))
        (PORT d[9] (7311:7311:7311) (7475:7475:7475))
        (PORT d[10] (3581:3581:3581) (3690:3690:3690))
        (PORT d[11] (5018:5018:5018) (5258:5258:5258))
        (PORT d[12] (4622:4622:4622) (4626:4626:4626))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (6549:6549:6549) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6305:6305:6305) (6266:6266:6266))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (6549:6549:6549) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5724:5724:5724) (5806:5806:5806))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (6549:6549:6549) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2353:2353:2353))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (6553:6553:6553) (6397:6397:6397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (6553:6553:6553) (6397:6397:6397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1975:1975:1975))
        (PORT datab (762:762:762) (760:760:760))
        (PORT datac (1911:1911:1911) (2065:2065:2065))
        (PORT datad (2212:2212:2212) (2315:2315:2315))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2903:2903:2903))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (6914:6914:6914) (6756:6756:6756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5186:5186:5186) (5384:5384:5384))
        (PORT d[1] (5878:5878:5878) (6029:6029:6029))
        (PORT d[2] (2601:2601:2601) (2655:2655:2655))
        (PORT d[3] (6340:6340:6340) (6474:6474:6474))
        (PORT d[4] (4579:4579:4579) (4787:4787:4787))
        (PORT d[5] (7175:7175:7175) (7244:7244:7244))
        (PORT d[6] (6536:6536:6536) (6682:6682:6682))
        (PORT d[7] (4601:4601:4601) (4522:4522:4522))
        (PORT d[8] (4826:4826:4826) (5052:5052:5052))
        (PORT d[9] (7675:7675:7675) (7842:7842:7842))
        (PORT d[10] (4000:4000:4000) (4108:4108:4108))
        (PORT d[11] (5367:5367:5367) (5605:5605:5605))
        (PORT d[12] (4961:4961:4961) (4964:4964:4964))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT ena (6910:6910:6910) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5583:5583:5583) (5448:5448:5448))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT ena (6910:6910:6910) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6086:6086:6086) (6165:6165:6165))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT ena (6910:6910:6910) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2703:2703:2703))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (6914:6914:6914) (6756:6756:6756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT d[0] (6914:6914:6914) (6756:6756:6756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2939:2939:2939))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT ena (5963:5963:5963) (5879:5879:5879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (5226:5226:5226))
        (PORT d[1] (4207:4207:4207) (4234:4234:4234))
        (PORT d[2] (2991:2991:2991) (3080:3080:3080))
        (PORT d[3] (5957:5957:5957) (6104:6104:6104))
        (PORT d[4] (4037:4037:4037) (4180:4180:4180))
        (PORT d[5] (6287:6287:6287) (6403:6403:6403))
        (PORT d[6] (5814:5814:5814) (5995:5995:5995))
        (PORT d[7] (6059:6059:6059) (5910:5910:5910))
        (PORT d[8] (4865:4865:4865) (5092:5092:5092))
        (PORT d[9] (5985:5985:5985) (6063:6063:6063))
        (PORT d[10] (3626:3626:3626) (3734:3734:3734))
        (PORT d[11] (4097:4097:4097) (4237:4237:4237))
        (PORT d[12] (4205:4205:4205) (4173:4173:4173))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT ena (5959:5959:5959) (5875:5875:5875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3891:3891:3891))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT ena (5959:5959:5959) (5875:5875:5875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7804:7804:7804) (7873:7873:7873))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT ena (5959:5959:5959) (5875:5875:5875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3787:3787:3787))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT ena (5963:5963:5963) (5879:5879:5879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT d[0] (5963:5963:5963) (5879:5879:5879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1860:1860:1860))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT ena (3064:3064:3064) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3858:3858:3858))
        (PORT d[1] (2597:2597:2597) (2566:2566:2566))
        (PORT d[2] (2478:2478:2478) (2476:2476:2476))
        (PORT d[3] (5213:5213:5213) (5273:5273:5273))
        (PORT d[4] (6050:6050:6050) (6331:6331:6331))
        (PORT d[5] (5864:5864:5864) (5860:5860:5860))
        (PORT d[6] (6980:6980:6980) (7168:7168:7168))
        (PORT d[7] (3254:3254:3254) (3210:3210:3210))
        (PORT d[8] (5157:5157:5157) (5338:5338:5338))
        (PORT d[9] (7419:7419:7419) (7649:7649:7649))
        (PORT d[10] (4676:4676:4676) (4826:4826:4826))
        (PORT d[11] (6368:6368:6368) (6591:6591:6591))
        (PORT d[12] (2721:2721:2721) (2695:2695:2695))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (3060:3060:3060) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2859:2859:2859))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (3060:3060:3060) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7072:7072:7072) (7137:7137:7137))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (3060:3060:3060) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2097:2097:2097))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT ena (3064:3064:3064) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (3064:3064:3064) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1864:1864:1864))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (3379:3379:3379) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3893:3893:3893))
        (PORT d[1] (2666:2666:2666) (2638:2638:2638))
        (PORT d[2] (2536:2536:2536) (2534:2534:2534))
        (PORT d[3] (5211:5211:5211) (5269:5269:5269))
        (PORT d[4] (6018:6018:6018) (6293:6293:6293))
        (PORT d[5] (5868:5868:5868) (5867:5867:5867))
        (PORT d[6] (7009:7009:7009) (7190:7190:7190))
        (PORT d[7] (3285:3285:3285) (3247:3247:3247))
        (PORT d[8] (4424:4424:4424) (4613:4613:4613))
        (PORT d[9] (7069:7069:7069) (7303:7303:7303))
        (PORT d[10] (4678:4678:4678) (4822:4822:4822))
        (PORT d[11] (6031:6031:6031) (6260:6260:6260))
        (PORT d[12] (2690:2690:2690) (2660:2660:2660))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (3375:3375:3375) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4367:4367:4367))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (3375:3375:3375) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7071:7071:7071) (7136:7136:7136))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (3375:3375:3375) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2365:2365:2365))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (3379:3379:3379) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (3379:3379:3379) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1430:1430:1430))
        (PORT datab (1395:1395:1395) (1380:1380:1380))
        (PORT datac (1914:1914:1914) (2069:2069:2069))
        (PORT datad (2215:2215:2215) (2319:2319:2319))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1573:1573:1573))
        (PORT datab (2260:2260:2260) (2377:2377:2377))
        (PORT datac (1839:1839:1839) (1906:1906:1906))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2195:2195:2195))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (PORT ena (7587:7587:7587) (7437:7437:7437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5848:5848:5848) (6039:6039:6039))
        (PORT d[1] (6626:6626:6626) (6785:6785:6785))
        (PORT d[2] (3575:3575:3575) (3604:3604:3604))
        (PORT d[3] (7064:7064:7064) (7192:7192:7192))
        (PORT d[4] (4159:4159:4159) (4360:4360:4360))
        (PORT d[5] (4215:4215:4215) (4128:4128:4128))
        (PORT d[6] (5099:5099:5099) (5214:5214:5214))
        (PORT d[7] (4643:4643:4643) (4572:4572:4572))
        (PORT d[8] (4497:4497:4497) (4696:4696:4696))
        (PORT d[9] (8431:8431:8431) (8600:8600:8600))
        (PORT d[10] (3174:3174:3174) (3248:3248:3248))
        (PORT d[11] (5747:5747:5747) (5986:5986:5986))
        (PORT d[12] (3926:3926:3926) (3909:3909:3909))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (7583:7583:7583) (7433:7433:7433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6655:6655:6655) (6716:6716:6716))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (7583:7583:7583) (7433:7433:7433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6443:6443:6443) (6525:6525:6525))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (7583:7583:7583) (7433:7433:7433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4230:4230:4230))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (PORT ena (7587:7587:7587) (7437:7437:7437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (PORT d[0] (7587:7587:7587) (7437:7437:7437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (2260:2260:2260) (2376:2376:2376))
        (PORT datac (1921:1921:1921) (2077:2077:2077))
        (PORT datad (1500:1500:1500) (1430:1430:1430))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (2354:2354:2354))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1166:1166:1166) (1195:1195:1195))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (2427:2427:2427) (2509:2509:2509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1036:1036:1036))
        (PORT datab (1424:1424:1424) (1465:1465:1465))
        (PORT datad (1460:1460:1460) (1494:1494:1494))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1157:1157:1157))
        (PORT datac (1231:1231:1231) (1194:1194:1194))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1064:1064:1064))
        (PORT datab (1256:1256:1256) (1241:1241:1241))
        (PORT datad (1164:1164:1164) (1219:1219:1219))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1161:1161:1161) (1189:1189:1189))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT sload (945:945:945) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (763:763:763))
        (PORT datab (1975:1975:1975) (1967:1967:1967))
        (PORT datad (2262:2262:2262) (2204:2204:2204))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (861:861:861) (915:915:915))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (847:847:847))
        (PORT datab (1331:1331:1331) (1361:1361:1361))
        (PORT datac (1323:1323:1323) (1291:1291:1291))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[18\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1064:1064:1064))
        (PORT datac (927:927:927) (897:897:897))
        (PORT datad (1977:1977:1977) (1923:1923:1923))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1057:1057:1057) (1123:1123:1123))
        (PORT datad (3580:3580:3580) (3602:3602:3602))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2042:2042:2042))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (3733:3733:3733) (3758:3758:3758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4589:4589:4589))
        (PORT d[1] (5375:5375:5375) (5468:5468:5468))
        (PORT d[2] (4161:4161:4161) (4294:4294:4294))
        (PORT d[3] (4865:4865:4865) (4926:4926:4926))
        (PORT d[4] (5663:5663:5663) (5943:5943:5943))
        (PORT d[5] (5534:5534:5534) (5537:5537:5537))
        (PORT d[6] (6632:6632:6632) (6812:6812:6812))
        (PORT d[7] (3656:3656:3656) (3620:3620:3620))
        (PORT d[8] (4795:4795:4795) (4983:4983:4983))
        (PORT d[9] (6641:6641:6641) (6861:6861:6861))
        (PORT d[10] (4365:4365:4365) (4517:4517:4517))
        (PORT d[11] (5697:5697:5697) (5930:5930:5930))
        (PORT d[12] (3041:3041:3041) (3010:3010:3010))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (3729:3729:3729) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6349:6349:6349) (6365:6365:6365))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (3729:3729:3729) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6712:6712:6712) (6779:6779:6779))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (3729:3729:3729) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2296:2296:2296))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (3733:3733:3733) (3758:3758:3758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (3733:3733:3733) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (751:751:751))
        (PORT datab (1695:1695:1695) (1677:1677:1677))
        (PORT datac (1919:1919:1919) (2075:2075:2075))
        (PORT datad (2221:2221:2221) (2325:2325:2325))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (768:768:768))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT ena (3741:3741:3741) (3783:3783:3783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3821:3821:3821))
        (PORT d[1] (2428:2428:2428) (2424:2424:2424))
        (PORT d[2] (3219:3219:3219) (3215:3215:3215))
        (PORT d[3] (4791:4791:4791) (4855:4855:4855))
        (PORT d[4] (3302:3302:3302) (3417:3417:3417))
        (PORT d[5] (4837:4837:4837) (4817:4817:4817))
        (PORT d[6] (7664:7664:7664) (7846:7846:7846))
        (PORT d[7] (2958:2958:2958) (2928:2928:2928))
        (PORT d[8] (4130:4130:4130) (4291:4291:4291))
        (PORT d[9] (8098:8098:8098) (8319:8319:8319))
        (PORT d[10] (2366:2366:2366) (2357:2357:2357))
        (PORT d[11] (4442:4442:4442) (4570:4570:4570))
        (PORT d[12] (3000:3000:3000) (2970:2970:2970))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (3737:3737:3737) (3779:3779:3779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3461:3461:3461))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (3737:3737:3737) (3779:3779:3779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6398:6398:6398) (6412:6412:6412))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (3737:3737:3737) (3779:3779:3779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2773:2773:2773))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT ena (3741:3741:3741) (3783:3783:3783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (3741:3741:3741) (3783:3783:3783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3854:3854:3854))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (4534:4534:4534) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5226:5226:5226) (5417:5417:5417))
        (PORT d[1] (5711:5711:5711) (5825:5825:5825))
        (PORT d[2] (4605:4605:4605) (4527:4527:4527))
        (PORT d[3] (3632:3632:3632) (3643:3643:3643))
        (PORT d[4] (4196:4196:4196) (4073:4073:4073))
        (PORT d[5] (6246:6246:6246) (6290:6290:6290))
        (PORT d[6] (6641:6641:6641) (6867:6867:6867))
        (PORT d[7] (3900:3900:3900) (3934:3934:3934))
        (PORT d[8] (4740:4740:4740) (4904:4904:4904))
        (PORT d[9] (6757:6757:6757) (7027:7027:7027))
        (PORT d[10] (4476:4476:4476) (4674:4674:4674))
        (PORT d[11] (5029:5029:5029) (5265:5265:5265))
        (PORT d[12] (5898:5898:5898) (5894:5894:5894))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (4530:4530:4530) (4507:4507:4507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4998:4998:4998))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (4530:4530:4530) (4507:4507:4507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6521:6521:6521) (6642:6642:6642))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (4530:4530:4530) (4507:4507:4507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2230:2230:2230))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (4534:4534:4534) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (4534:4534:4534) (4511:4511:4511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2030:2030:2030))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (3711:3711:3711) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4259:4259:4259))
        (PORT d[1] (5024:5024:5024) (5123:5123:5123))
        (PORT d[2] (4169:4169:4169) (4315:4315:4315))
        (PORT d[3] (4858:4858:4858) (4918:4918:4918))
        (PORT d[4] (5707:5707:5707) (5983:5983:5983))
        (PORT d[5] (5147:5147:5147) (5151:5151:5151))
        (PORT d[6] (6624:6624:6624) (6803:6803:6803))
        (PORT d[7] (4268:4268:4268) (4228:4228:4228))
        (PORT d[8] (5410:5410:5410) (5577:5577:5577))
        (PORT d[9] (6671:6671:6671) (6904:6904:6904))
        (PORT d[10] (4310:4310:4310) (4454:4454:4454))
        (PORT d[11] (5735:5735:5735) (5968:5968:5968))
        (PORT d[12] (3989:3989:3989) (3917:3917:3917))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (3707:3707:3707) (3732:3732:3732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4020:4020:4020))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (3707:3707:3707) (3732:3732:3732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6333:6333:6333) (6402:6402:6402))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (3707:3707:3707) (3732:3732:3732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2314:2314:2314))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (3711:3711:3711) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (3711:3711:3711) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3576:3576:3576))
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (PORT ena (4555:4555:4555) (4541:4541:4541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6583:6583:6583) (6761:6761:6761))
        (PORT d[1] (4809:4809:4809) (4930:4930:4930))
        (PORT d[2] (5285:5285:5285) (5174:5174:5174))
        (PORT d[3] (4305:4305:4305) (4304:4304:4304))
        (PORT d[4] (4200:4200:4200) (4077:4077:4077))
        (PORT d[5] (7362:7362:7362) (7403:7403:7403))
        (PORT d[6] (7752:7752:7752) (7974:7974:7974))
        (PORT d[7] (3930:3930:3930) (3936:3936:3936))
        (PORT d[8] (5784:5784:5784) (5948:5948:5948))
        (PORT d[9] (7143:7143:7143) (7372:7372:7372))
        (PORT d[10] (3145:3145:3145) (3195:3195:3195))
        (PORT d[11] (6394:6394:6394) (6626:6626:6626))
        (PORT d[12] (3972:3972:3972) (3877:3877:3877))
        (PORT clk (2557:2557:2557) (2586:2586:2586))
        (PORT ena (4551:4551:4551) (4537:4537:4537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3798:3798:3798))
        (PORT clk (2557:2557:2557) (2586:2586:2586))
        (PORT ena (4551:4551:4551) (4537:4537:4537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7567:7567:7567) (7679:7679:7679))
        (PORT clk (2557:2557:2557) (2586:2586:2586))
        (PORT ena (4551:4551:4551) (4537:4537:4537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3384:3384:3384))
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (PORT ena (4555:4555:4555) (4541:4541:4541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (PORT d[0] (4555:4555:4555) (4541:4541:4541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (2118:2118:2118))
        (PORT datab (2093:2093:2093) (2050:2050:2050))
        (PORT datac (2207:2207:2207) (2113:2113:2113))
        (PORT datad (2214:2214:2214) (2318:2318:2318))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1044:1044:1044))
        (PORT datab (3140:3140:3140) (3223:3223:3223))
        (PORT datac (1917:1917:1917) (2073:2073:2073))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3520:3520:3520) (3555:3555:3555))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (4526:4526:4526) (4504:4504:4504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5228:5228:5228) (5415:5415:5415))
        (PORT d[1] (6018:6018:6018) (6127:6127:6127))
        (PORT d[2] (5594:5594:5594) (5520:5520:5520))
        (PORT d[3] (3998:3998:3998) (3997:3997:3997))
        (PORT d[4] (4188:4188:4188) (4064:4064:4064))
        (PORT d[5] (6293:6293:6293) (6349:6349:6349))
        (PORT d[6] (6681:6681:6681) (6910:6910:6910))
        (PORT d[7] (3873:3873:3873) (3913:3913:3913))
        (PORT d[8] (4749:4749:4749) (4914:4914:4914))
        (PORT d[9] (6771:6771:6771) (7043:7043:7043))
        (PORT d[10] (4522:4522:4522) (4727:4727:4727))
        (PORT d[11] (5068:5068:5068) (5311:5311:5311))
        (PORT d[12] (5921:5921:5921) (5921:5921:5921))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (4522:4522:4522) (4500:4500:4500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6784:6784:6784) (6907:6907:6907))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (4522:4522:4522) (4500:4500:4500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6526:6526:6526) (6648:6648:6648))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (4522:4522:4522) (4500:4500:4500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2016:2016:2016))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (4526:4526:4526) (4504:4504:4504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (4526:4526:4526) (4504:4504:4504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (2253:2253:2253) (2368:2368:2368))
        (PORT datac (1915:1915:1915) (2070:2070:2070))
        (PORT datad (2020:2020:2020) (2057:2057:2057))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2285:2285:2285) (2312:2312:2312))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1120:1120:1120) (1149:1149:1149))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (2427:2427:2427) (2509:2509:2509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1041:1041:1041))
        (PORT datab (1422:1422:1422) (1463:1463:1463))
        (PORT datad (1104:1104:1104) (1143:1143:1143))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1156:1156:1156))
        (PORT datac (1256:1256:1256) (1211:1211:1211))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1163:1163:1163))
        (PORT datab (1177:1177:1177) (1195:1195:1195))
        (PORT datad (1481:1481:1481) (1544:1544:1544))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (670:670:670) (751:751:751))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sload (1418:1418:1418) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1426:1426:1426))
        (PORT datab (2452:2452:2452) (2510:2510:2510))
        (PORT datac (777:777:777) (787:787:787))
        (PORT datad (1020:1020:1020) (1047:1047:1047))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1167:1167:1167))
        (PORT datab (1436:1436:1436) (1453:1453:1453))
        (PORT datad (1006:1006:1006) (978:978:978))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (782:782:782) (792:792:792))
        (PORT clrn (2172:2172:2172) (2142:2142:2142))
        (PORT sload (2979:2979:2979) (2983:2983:2983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1387:1387:1387))
        (PORT datab (1406:1406:1406) (1444:1444:1444))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (1320:1320:1320) (1335:1335:1335))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (725:725:725))
        (PORT datab (1683:1683:1683) (1712:1712:1712))
        (PORT datad (729:729:729) (720:720:720))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (856:856:856) (910:910:910))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sclr (1731:1731:1731) (1760:1760:1760))
        (PORT sload (2873:2873:2873) (2903:2903:2903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1100:1100:1100))
        (PORT datab (3591:3591:3591) (3645:3645:3645))
        (PORT datac (1011:1011:1011) (1043:1043:1043))
        (PORT datad (2394:2394:2394) (2543:2543:2543))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3345:3345:3345))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (6162:6162:6162) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4200:4200:4200))
        (PORT d[1] (5203:5203:5203) (5194:5194:5194))
        (PORT d[2] (3332:3332:3332) (3390:3390:3390))
        (PORT d[3] (5880:5880:5880) (5781:5781:5781))
        (PORT d[4] (3657:3657:3657) (3702:3702:3702))
        (PORT d[5] (4274:4274:4274) (4323:4323:4323))
        (PORT d[6] (5276:5276:5276) (5338:5338:5338))
        (PORT d[7] (5361:5361:5361) (5288:5288:5288))
        (PORT d[8] (5194:5194:5194) (5390:5390:5390))
        (PORT d[9] (4701:4701:4701) (4729:4729:4729))
        (PORT d[10] (3600:3600:3600) (3703:3703:3703))
        (PORT d[11] (3039:3039:3039) (3119:3119:3119))
        (PORT d[12] (5016:5016:5016) (4992:4992:4992))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT ena (6158:6158:6158) (6178:6178:6178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2709:2709:2709))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT ena (6158:6158:6158) (6178:6178:6178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6795:6795:6795) (6856:6856:6856))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT ena (6158:6158:6158) (6178:6178:6178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3495:3495:3495))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (6162:6162:6162) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT d[0] (6162:6162:6162) (6182:6182:6182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1864:1864:1864))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (5817:5817:5817) (5679:5679:5679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2380:2380:2380))
        (PORT d[1] (2936:2936:2936) (2881:2881:2881))
        (PORT d[2] (2676:2676:2676) (2633:2633:2633))
        (PORT d[3] (4679:4679:4679) (4666:4666:4666))
        (PORT d[4] (4329:4329:4329) (4254:4254:4254))
        (PORT d[5] (1730:1730:1730) (1749:1749:1749))
        (PORT d[6] (2062:2062:2062) (2041:2041:2041))
        (PORT d[7] (2090:2090:2090) (2074:2074:2074))
        (PORT d[8] (1438:1438:1438) (1439:1439:1439))
        (PORT d[9] (3422:3422:3422) (3389:3389:3389))
        (PORT d[10] (4018:4018:4018) (4020:4020:4020))
        (PORT d[11] (2726:2726:2726) (2685:2685:2685))
        (PORT d[12] (3972:3972:3972) (3911:3911:3911))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT ena (5813:5813:5813) (5675:5675:5675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1657:1657:1657))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT ena (5813:5813:5813) (5675:5675:5675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2474:2474:2474))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT ena (5813:5813:5813) (5675:5675:5675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (1953:1953:1953))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (5817:5817:5817) (5679:5679:5679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT d[0] (5817:5817:5817) (5679:5679:5679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2479:2479:2479))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT ena (5855:5855:5855) (5876:5876:5876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3904:3904:3904))
        (PORT d[1] (4880:4880:4880) (4880:4880:4880))
        (PORT d[2] (5436:5436:5436) (5354:5354:5354))
        (PORT d[3] (5113:5113:5113) (5175:5175:5175))
        (PORT d[4] (3315:3315:3315) (3360:3360:3360))
        (PORT d[5] (3946:3946:3946) (4004:4004:4004))
        (PORT d[6] (4694:4694:4694) (4771:4771:4771))
        (PORT d[7] (5467:5467:5467) (5388:5388:5388))
        (PORT d[8] (3266:3266:3266) (3321:3321:3321))
        (PORT d[9] (5321:5321:5321) (5298:5298:5298))
        (PORT d[10] (3630:3630:3630) (3740:3740:3740))
        (PORT d[11] (3006:3006:3006) (3084:3084:3084))
        (PORT d[12] (5087:5087:5087) (5006:5006:5006))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT ena (5851:5851:5851) (5872:5872:5872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3612:3612:3612))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT ena (5851:5851:5851) (5872:5872:5872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6084:6084:6084) (6140:6140:6140))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT ena (5851:5851:5851) (5872:5872:5872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2940:2940:2940))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT ena (5855:5855:5855) (5876:5876:5876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT d[0] (5855:5855:5855) (5876:5876:5876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4363:4363:4363))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT ena (5296:5296:5296) (5239:5239:5239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5773:5773:5773) (5917:5917:5917))
        (PORT d[1] (3927:3927:3927) (4007:4007:4007))
        (PORT d[2] (3447:3447:3447) (3589:3589:3589))
        (PORT d[3] (5884:5884:5884) (5989:5989:5989))
        (PORT d[4] (3350:3350:3350) (3470:3470:3470))
        (PORT d[5] (4004:4004:4004) (4088:4088:4088))
        (PORT d[6] (6060:6060:6060) (6185:6185:6185))
        (PORT d[7] (6827:6827:6827) (6658:6658:6658))
        (PORT d[8] (6298:6298:6298) (6219:6219:6219))
        (PORT d[9] (4676:4676:4676) (4740:4740:4740))
        (PORT d[10] (5157:5157:5157) (5267:5267:5267))
        (PORT d[11] (4025:4025:4025) (4132:4132:4132))
        (PORT d[12] (6231:6231:6231) (6107:6107:6107))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (5292:5292:5292) (5235:5235:5235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (3961:3961:3961))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (5292:5292:5292) (5235:5235:5235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6742:6742:6742) (6817:6817:6817))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (5292:5292:5292) (5235:5235:5235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3358:3358:3358))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT ena (5296:5296:5296) (5239:5239:5239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT d[0] (5296:5296:5296) (5239:5239:5239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2282:2282:2282))
        (PORT datab (731:731:731) (718:718:718))
        (PORT datac (2360:2360:2360) (2242:2242:2242))
        (PORT datad (1498:1498:1498) (1581:1581:1581))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1578:1578:1578))
        (PORT datab (1866:1866:1866) (1806:1806:1806))
        (PORT datac (2667:2667:2667) (2747:2747:2747))
        (PORT datad (1058:1058:1058) (994:994:994))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3755:3755:3755))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (5582:5582:5582) (5541:5541:5541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5766:5766:5766) (5909:5909:5909))
        (PORT d[1] (4259:4259:4259) (4346:4346:4346))
        (PORT d[2] (3706:3706:3706) (3828:3828:3828))
        (PORT d[3] (5844:5844:5844) (5946:5946:5946))
        (PORT d[4] (3365:3365:3365) (3484:3484:3484))
        (PORT d[5] (3991:3991:3991) (4073:4073:4073))
        (PORT d[6] (6047:6047:6047) (6173:6173:6173))
        (PORT d[7] (6815:6815:6815) (6645:6645:6645))
        (PORT d[8] (6292:6292:6292) (6212:6212:6212))
        (PORT d[9] (5010:5010:5010) (5037:5037:5037))
        (PORT d[10] (4808:4808:4808) (4924:4924:4924))
        (PORT d[11] (4007:4007:4007) (4112:4112:4112))
        (PORT d[12] (6196:6196:6196) (6064:6064:6064))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT ena (5578:5578:5578) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5740:5740:5740) (5598:5598:5598))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT ena (5578:5578:5578) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6417:6417:6417) (6499:6499:6499))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT ena (5578:5578:5578) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3145:3145:3145))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (5582:5582:5582) (5541:5541:5541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT d[0] (5582:5582:5582) (5541:5541:5541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3593:3593:3593) (3387:3387:3387))
        (PORT datab (1303:1303:1303) (1384:1384:1384))
        (PORT datac (1286:1286:1286) (1252:1252:1252))
        (PORT datad (1274:1274:1274) (1325:1325:1325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2390:2390:2390))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT ena (5805:5805:5805) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2019:2019:2019))
        (PORT d[1] (2983:2983:2983) (2934:2934:2934))
        (PORT d[2] (2650:2650:2650) (2604:2604:2604))
        (PORT d[3] (5017:5017:5017) (4999:4999:4999))
        (PORT d[4] (4327:4327:4327) (4261:4261:4261))
        (PORT d[5] (3086:3086:3086) (3072:3072:3072))
        (PORT d[6] (2101:2101:2101) (2087:2087:2087))
        (PORT d[7] (2098:2098:2098) (2082:2082:2082))
        (PORT d[8] (1772:1772:1772) (1760:1760:1760))
        (PORT d[9] (3442:3442:3442) (3414:3414:3414))
        (PORT d[10] (1993:1993:1993) (1953:1953:1953))
        (PORT d[11] (2735:2735:2735) (2695:2695:2695))
        (PORT d[12] (4315:4315:4315) (4246:4246:4246))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
        (PORT ena (5801:5801:5801) (5662:5662:5662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1640:1640:1640))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
        (PORT ena (5801:5801:5801) (5662:5662:5662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2422:2422:2422))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
        (PORT ena (5801:5801:5801) (5662:5662:5662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1899:1899:1899))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT ena (5805:5805:5805) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT d[0] (5805:5805:5805) (5666:5666:5666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1376:1376:1376))
        (PORT datac (1254:1254:1254) (1330:1330:1330))
        (PORT datad (1207:1207:1207) (1173:1173:1173))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1291:1291:1291))
        (PORT datab (1049:1049:1049) (1093:1093:1093))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1127:1127:1127) (1162:1162:1162))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (2427:2427:2427) (2509:2509:2509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1793:1793:1793))
        (PORT datab (302:302:302) (360:360:360))
        (PORT datad (1618:1618:1618) (1639:1639:1639))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1140:1140:1140) (1156:1156:1156))
        (PORT datac (1755:1755:1755) (1782:1782:1782))
        (PORT datad (387:387:387) (386:386:386))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (836:836:836))
        (PORT datab (1705:1705:1705) (1730:1730:1730))
        (PORT datad (1316:1316:1316) (1284:1284:1284))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1189:1189:1189) (1222:1222:1222))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1147:1147:1147))
        (PORT datab (1330:1330:1330) (1360:1360:1360))
        (PORT datac (282:282:282) (367:367:367))
        (PORT datad (1055:1055:1055) (1069:1069:1069))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1087:1087:1087))
        (PORT datab (1391:1391:1391) (1349:1349:1349))
        (PORT datad (1410:1410:1410) (1420:1420:1420))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (799:799:799) (796:796:796))
        (PORT clrn (2172:2172:2172) (2142:2142:2142))
        (PORT sload (2979:2979:2979) (2983:2983:2983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[14\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1092:1092:1092))
        (PORT datab (1403:1403:1403) (1441:1441:1441))
        (PORT datac (1316:1316:1316) (1342:1342:1342))
        (PORT datad (435:435:435) (494:494:494))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1466:1466:1466))
        (PORT datab (1072:1072:1072) (1069:1069:1069))
        (PORT datad (988:988:988) (981:981:981))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1181:1181:1181) (1223:1223:1223))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sclr (1972:1972:1972) (2005:2005:2005))
        (PORT sload (2013:2013:2013) (2079:2079:2079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1400:1400:1400))
        (PORT datab (351:351:351) (454:454:454))
        (PORT datac (1007:1007:1007) (1014:1014:1014))
        (PORT datad (827:827:827) (890:890:890))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1487:1487:1487) (1505:1505:1505))
        (PORT datad (941:941:941) (921:921:921))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (661:661:661) (737:737:737))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (653:653:653))
        (PORT datab (1101:1101:1101) (1106:1106:1106))
        (PORT datac (2201:2201:2201) (2215:2215:2215))
        (PORT datad (2268:2268:2268) (2246:2246:2246))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (1713:1713:1713) (1706:1706:1706))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1037:1037:1037))
        (PORT datab (1424:1424:1424) (1464:1464:1464))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (432:432:432))
        (PORT datab (1121:1121:1121) (1157:1157:1157))
        (PORT datac (1580:1580:1580) (1553:1553:1553))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1552:1552:1552))
        (PORT datab (1327:1327:1327) (1292:1292:1292))
        (PORT datad (760:760:760) (786:786:786))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1202:1202:1202))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (433:433:433) (442:442:442))
        (PORT datad (477:477:477) (531:531:531))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1701:1701:1701) (1702:1702:1702))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1507:1507:1507))
        (PORT datab (1740:1740:1740) (1724:1724:1724))
        (PORT datac (1589:1589:1589) (1583:1583:1583))
        (PORT datad (751:751:751) (787:787:787))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1191:1191:1191))
        (PORT datab (1396:1396:1396) (1416:1416:1416))
        (PORT datad (1007:1007:1007) (979:979:979))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2442:2442:2442) (2411:2411:2411))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (4099:4099:4099) (4046:4046:4046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[9\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1457:1457:1457))
        (PORT datab (1127:1127:1127) (1121:1121:1121))
        (PORT datac (1359:1359:1359) (1381:1381:1381))
        (PORT datad (1664:1664:1664) (1633:1633:1633))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (368:368:368))
        (PORT datab (742:742:742) (736:736:736))
        (PORT datac (1362:1362:1362) (1385:1385:1385))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (2723:2723:2723) (2907:2907:2907))
        (PORT datac (824:824:824) (874:874:874))
        (PORT datad (1441:1441:1441) (1494:1494:1494))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (393:393:393))
        (PORT datac (3510:3510:3510) (3512:3512:3512))
        (PORT datad (2420:2420:2420) (2563:2563:2563))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3461:3461:3461))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (6176:6176:6176) (6039:6039:6039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1323:1323:1323))
        (PORT d[1] (1029:1029:1029) (1005:1005:1005))
        (PORT d[2] (2078:2078:2078) (1973:1973:1973))
        (PORT d[3] (1071:1071:1071) (1042:1042:1042))
        (PORT d[4] (2750:2750:2750) (2707:2707:2707))
        (PORT d[5] (3809:3809:3809) (3791:3791:3791))
        (PORT d[6] (1434:1434:1434) (1426:1426:1426))
        (PORT d[7] (3719:3719:3719) (3667:3667:3667))
        (PORT d[8] (1098:1098:1098) (1092:1092:1092))
        (PORT d[9] (487:487:487) (498:498:498))
        (PORT d[10] (2995:2995:2995) (2946:2946:2946))
        (PORT d[11] (3434:3434:3434) (3393:3393:3393))
        (PORT d[12] (1768:1768:1768) (1733:1733:1733))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (6172:6172:6172) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1422:1422:1422))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (6172:6172:6172) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1734:1734:1734))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (6172:6172:6172) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2732:2732:2732))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (6176:6176:6176) (6039:6039:6039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (6176:6176:6176) (6039:6039:6039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3115:3115:3115))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (2458:2458:2458) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3665:3665:3665))
        (PORT d[1] (4373:4373:4373) (4328:4328:4328))
        (PORT d[2] (3072:3072:3072) (3055:3055:3055))
        (PORT d[3] (4406:4406:4406) (4436:4436:4436))
        (PORT d[4] (3238:3238:3238) (3282:3282:3282))
        (PORT d[5] (3214:3214:3214) (3274:3274:3274))
        (PORT d[6] (4566:4566:4566) (4484:4484:4484))
        (PORT d[7] (4003:4003:4003) (3950:3950:3950))
        (PORT d[8] (4014:4014:4014) (3965:3965:3965))
        (PORT d[9] (4216:4216:4216) (4163:4163:4163))
        (PORT d[10] (4675:4675:4675) (4617:4617:4617))
        (PORT d[11] (3695:3695:3695) (3796:3796:3796))
        (PORT d[12] (4249:4249:4249) (4192:4192:4192))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT ena (2454:2454:2454) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3207:3207:3207))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT ena (2454:2454:2454) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (4980:4980:4980))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT ena (2454:2454:2454) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2228:2228:2228))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (2458:2458:2458) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT d[0] (2458:2458:2458) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3778:3778:3778) (3816:3816:3816))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT ena (2121:2121:2121) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3428:3428:3428))
        (PORT d[1] (3162:3162:3162) (3159:3159:3159))
        (PORT d[2] (3462:3462:3462) (3442:3442:3442))
        (PORT d[3] (4397:4397:4397) (4425:4425:4425))
        (PORT d[4] (3273:3273:3273) (3351:3351:3351))
        (PORT d[5] (3867:3867:3867) (3914:3914:3914))
        (PORT d[6] (4884:4884:4884) (4804:4804:4804))
        (PORT d[7] (3689:3689:3689) (3646:3646:3646))
        (PORT d[8] (3622:3622:3622) (3681:3681:3681))
        (PORT d[9] (4876:4876:4876) (4811:4811:4811))
        (PORT d[10] (3068:3068:3068) (3056:3056:3056))
        (PORT d[11] (3728:3728:3728) (3685:3685:3685))
        (PORT d[12] (4602:4602:4602) (4545:4545:4545))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (2117:2117:2117) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2170:2170:2170))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (2117:2117:2117) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5321:5321:5321) (5345:5345:5345))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (2117:2117:2117) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2562:2562:2562))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT ena (2121:2121:2121) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (2121:2121:2121) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1570:1570:1570))
        (PORT datab (1423:1423:1423) (1393:1393:1393))
        (PORT datac (693:693:693) (678:678:678))
        (PORT datad (1772:1772:1772) (1861:1861:1861))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2894:2894:2894))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (5600:5600:5600) (5535:5535:5535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4672:4672:4672) (4809:4809:4809))
        (PORT d[1] (5574:5574:5574) (5759:5759:5759))
        (PORT d[2] (3940:3940:3940) (3715:3715:3715))
        (PORT d[3] (4011:4011:4011) (4033:4033:4033))
        (PORT d[4] (6527:6527:6527) (6288:6288:6288))
        (PORT d[5] (6886:6886:6886) (6905:6905:6905))
        (PORT d[6] (6097:6097:6097) (6214:6214:6214))
        (PORT d[7] (2803:2803:2803) (2733:2733:2733))
        (PORT d[8] (3630:3630:3630) (3735:3735:3735))
        (PORT d[9] (7501:7501:7501) (7804:7804:7804))
        (PORT d[10] (3614:3614:3614) (3714:3714:3714))
        (PORT d[11] (4432:4432:4432) (4564:4564:4564))
        (PORT d[12] (5435:5435:5435) (5346:5346:5346))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (5596:5596:5596) (5531:5531:5531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2962:2962:2962))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (5596:5596:5596) (5531:5531:5531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5401:5401:5401) (5493:5493:5493))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (5596:5596:5596) (5531:5531:5531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4883:4883:4883))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (5600:5600:5600) (5535:5535:5535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT d[0] (5600:5600:5600) (5535:5535:5535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1452:1452:1452))
        (PORT datab (1023:1023:1023) (1006:1006:1006))
        (PORT datac (1182:1182:1182) (1143:1143:1143))
        (PORT datad (3603:3603:3603) (3498:3498:3498))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2566:2566:2566))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT ena (5606:5606:5606) (5541:5541:5541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4872:4872:4872))
        (PORT d[1] (5871:5871:5871) (6001:6001:6001))
        (PORT d[2] (3880:3880:3880) (3653:3653:3653))
        (PORT d[3] (4328:4328:4328) (4346:4346:4346))
        (PORT d[4] (6541:6541:6541) (6301:6301:6301))
        (PORT d[5] (6860:6860:6860) (6876:6876:6876))
        (PORT d[6] (6161:6161:6161) (6281:6281:6281))
        (PORT d[7] (2802:2802:2802) (2732:2732:2732))
        (PORT d[8] (3942:3942:3942) (4039:4039:4039))
        (PORT d[9] (7174:7174:7174) (7483:7483:7483))
        (PORT d[10] (3887:3887:3887) (3976:3976:3976))
        (PORT d[11] (4752:4752:4752) (4871:4871:4871))
        (PORT d[12] (5103:5103:5103) (5020:5020:5020))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (5602:5602:5602) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5062:5062:5062))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (5602:5602:5602) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5451:5451:5451) (5544:5544:5544))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (5602:5602:5602) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4539:4539:4539))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT ena (5606:5606:5606) (5541:5541:5541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT d[0] (5606:5606:5606) (5541:5541:5541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (1378:1378:1378) (1415:1415:1415))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[12\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1046:1046:1046))
        (PORT datab (866:866:866) (890:890:890))
        (PORT datac (656:656:656) (647:647:647))
        (PORT datad (907:907:907) (985:985:985))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3635:3635:3635) (3657:3657:3657))
        (PORT datad (1307:1307:1307) (1330:1330:1330))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1086:1086:1086))
        (PORT d[1] (2588:2588:2588) (2636:2636:2636))
        (PORT d[2] (1703:1703:1703) (1662:1662:1662))
        (PORT d[3] (5096:5096:5096) (4951:4951:4951))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT ena (5198:5198:5198) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6031:6031:6031) (6252:6252:6252))
        (PORT d[1] (2334:2334:2334) (2296:2296:2296))
        (PORT d[2] (3143:3143:3143) (3107:3107:3107))
        (PORT d[3] (1699:1699:1699) (1671:1671:1671))
        (PORT d[4] (1744:1744:1744) (1717:1717:1717))
        (PORT d[5] (3340:3340:3340) (3269:3269:3269))
        (PORT d[6] (6063:6063:6063) (6146:6146:6146))
        (PORT d[7] (3035:3035:3035) (2989:2989:2989))
        (PORT d[8] (4286:4286:4286) (4382:4382:4382))
        (PORT d[9] (7822:7822:7822) (8058:8058:8058))
        (PORT d[10] (3193:3193:3193) (3158:3158:3158))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT ena (5194:5194:5194) (5190:5190:5190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3166:3166:3166))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT ena (5194:5194:5194) (5190:5190:5190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1005:1005:1005))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT ena (5194:5194:5194) (5190:5190:5190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5931:5931:5931) (6031:6031:6031))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT ena (5198:5198:5198) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT d[0] (5198:5198:5198) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2751:2751:2751))
        (PORT datab (3326:3326:3326) (3256:3256:3256))
        (PORT datac (1775:1775:1775) (1809:1809:1809))
        (PORT datad (1078:1078:1078) (1060:1060:1060))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2906:2906:2906))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (5408:5408:5408) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5599:5599:5599))
        (PORT d[1] (4734:4734:4734) (4826:4826:4826))
        (PORT d[2] (4252:4252:4252) (4466:4466:4466))
        (PORT d[3] (4403:4403:4403) (4437:4437:4437))
        (PORT d[4] (4099:4099:4099) (3987:3987:3987))
        (PORT d[5] (2919:2919:2919) (3015:3015:3015))
        (PORT d[6] (4323:4323:4323) (4351:4351:4351))
        (PORT d[7] (4216:4216:4216) (4200:4200:4200))
        (PORT d[8] (3587:3587:3587) (3673:3673:3673))
        (PORT d[9] (3826:3826:3826) (3718:3718:3718))
        (PORT d[10] (3672:3672:3672) (3675:3675:3675))
        (PORT d[11] (3966:3966:3966) (4041:4041:4041))
        (PORT d[12] (5915:5915:5915) (5917:5917:5917))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (5404:5404:5404) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5486:5486:5486) (5439:5439:5439))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (5404:5404:5404) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5037:5037:5037) (5090:5090:5090))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (5404:5404:5404) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5378:5378:5378))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (5408:5408:5408) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (5408:5408:5408) (5309:5309:5309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (3165:3165:3165) (3138:3138:3138))
        (PORT datac (1779:1779:1779) (1814:1814:1814))
        (PORT datad (2541:2541:2541) (2696:2696:2696))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (915:915:915))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2699:2699:2699) (2700:2700:2700))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1447:1447:1447) (1471:1471:1471))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1037:1037:1037))
        (PORT datab (1424:1424:1424) (1464:1464:1464))
        (PORT datad (421:421:421) (474:474:474))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1075:1075:1075))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (1451:1451:1451) (1433:1433:1433))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (419:419:419))
        (PORT datab (1707:1707:1707) (1733:1733:1733))
        (PORT datad (747:747:747) (771:771:771))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1509:1509:1509) (1539:1539:1539))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[13\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1982:1982:1982))
        (PORT datab (1436:1436:1436) (1425:1425:1425))
        (PORT datac (825:825:825) (872:872:872))
        (PORT datad (989:989:989) (1017:1017:1017))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[17\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1556:1556:1556) (1514:1514:1514))
        (PORT datac (1945:1945:1945) (1907:1907:1907))
        (PORT datad (1979:1979:1979) (1926:1926:1926))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (1992:1992:1992) (2003:2003:2003))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (898:898:898))
        (PORT datab (715:715:715) (750:750:750))
        (PORT datad (1612:1612:1612) (1611:1611:1611))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1117:1117:1117))
        (PORT datab (1725:1725:1725) (1766:1766:1766))
        (PORT datac (662:662:662) (645:645:645))
        (PORT datad (2054:2054:2054) (2065:2065:2065))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (1979:1979:1979) (1945:1945:1945))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (457:457:457))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (484:484:484) (547:547:547))
        (PORT datad (1366:1366:1366) (1335:1335:1335))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (850:850:850))
        (PORT datab (1025:1025:1025) (1079:1079:1079))
        (PORT datac (1095:1095:1095) (1141:1141:1141))
        (PORT datad (887:887:887) (913:913:913))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (987:987:987))
        (PORT datab (1392:1392:1392) (1380:1380:1380))
        (PORT datac (1234:1234:1234) (1197:1197:1197))
        (PORT datad (988:988:988) (970:970:970))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (810:810:810))
        (PORT datad (252:252:252) (284:284:284))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1064:1064:1064))
        (PORT datac (2724:2724:2724) (2768:2768:2768))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (518:518:518))
        (PORT datac (1840:1840:1840) (1842:1842:1842))
        (PORT datad (782:782:782) (830:830:830))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3072:3072:3072) (3108:3108:3108))
        (PORT datac (287:287:287) (373:373:373))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (293:293:293))
        (PORT datad (265:265:265) (339:339:339))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1353:1353:1353))
        (PORT datab (756:756:756) (803:803:803))
        (PORT datad (1989:1989:1989) (1972:1972:1972))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2331:2331:2331) (2376:2376:2376))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (424:424:424) (481:481:481))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1164:1164:1164))
        (PORT datab (1315:1315:1315) (1344:1344:1344))
        (PORT datad (434:434:434) (442:442:442))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datad (422:422:422) (472:472:472))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1380:1380:1380) (1381:1381:1381))
        (PORT datac (973:973:973) (992:992:992))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (784:784:784) (782:782:782))
        (PORT sload (947:947:947) (1034:1034:1034))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (1029:1029:1029) (1064:1064:1064))
        (PORT datac (252:252:252) (331:331:331))
        (PORT datad (757:757:757) (780:780:780))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1089:1089:1089) (1080:1080:1080))
        (PORT datac (718:718:718) (764:764:764))
        (PORT datad (254:254:254) (286:286:286))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT ena (2736:2736:2736) (2693:2693:2693))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1693:1693:1693))
        (PORT datab (2015:2015:2015) (2000:2000:2000))
        (PORT datac (653:653:653) (644:644:644))
        (PORT datad (1058:1058:1058) (1106:1106:1106))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1363:1363:1363) (1382:1382:1382))
        (PORT datad (1146:1146:1146) (1183:1183:1183))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (722:722:722))
        (PORT datab (1369:1369:1369) (1412:1412:1412))
        (PORT datad (1650:1650:1650) (1669:1669:1669))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1137:1137:1137) (1176:1176:1176))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sclr (1731:1731:1731) (1760:1760:1760))
        (PORT sload (2873:2873:2873) (2903:2903:2903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1448:1448:1448) (1476:1476:1476))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2008:2008:2008) (2043:2043:2043))
        (PORT datab (713:713:713) (699:699:699))
        (PORT datac (1346:1346:1346) (1331:1331:1331))
        (PORT datad (2586:2586:2586) (2583:2583:2583))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT asdata (1385:1385:1385) (1396:1396:1396))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1786:1786:1786))
        (PORT datab (300:300:300) (358:358:358))
        (PORT datad (1697:1697:1697) (1710:1710:1710))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1189:1189:1189))
        (PORT datac (1676:1676:1676) (1660:1660:1660))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1552:1552:1552))
        (PORT datab (1278:1278:1278) (1246:1246:1246))
        (PORT datad (751:751:751) (775:775:775))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1503:1503:1503) (1524:1524:1524))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1426:1426:1426))
        (PORT datab (1086:1086:1086) (1112:1112:1112))
        (PORT datac (777:777:777) (787:787:787))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[16\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1730:1730:1730) (1694:1694:1694))
        (PORT datab (1317:1317:1317) (1286:1286:1286))
        (PORT datac (1202:1202:1202) (1181:1181:1181))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (2089:2089:2089) (2117:2117:2117))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1655:1655:1655))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (676:676:676) (707:707:707))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1117:1117:1117))
        (PORT datab (2105:2105:2105) (2112:2112:2112))
        (PORT datac (410:410:410) (421:421:421))
        (PORT datad (1678:1678:1678) (1724:1724:1724))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (1709:1709:1709) (1720:1720:1720))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (963:963:963))
        (PORT datab (1393:1393:1393) (1380:1380:1380))
        (PORT datac (1256:1256:1256) (1211:1211:1211))
        (PORT datad (986:986:986) (967:967:967))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (792:792:792))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (721:721:721) (767:767:767))
        (PORT datad (253:253:253) (285:285:285))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT ena (2736:2736:2736) (2693:2693:2693))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1053:1053:1053))
        (PORT datab (1056:1056:1056) (1062:1062:1062))
        (PORT datac (1091:1091:1091) (1117:1117:1117))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2192:2192:2192) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1178:1178:1178))
        (PORT datab (1148:1148:1148) (1205:1205:1205))
        (PORT datac (1437:1437:1437) (1474:1474:1474))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (716:716:716))
        (PORT datab (2275:2275:2275) (2282:2282:2282))
        (PORT datad (1033:1033:1033) (1017:1017:1017))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1199:1199:1199) (1237:1237:1237))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sclr (1723:1723:1723) (1750:1750:1750))
        (PORT sload (2035:2035:2035) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3633:3633:3633))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (4628:4628:4628) (4567:4567:4567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3631:3631:3631))
        (PORT d[1] (4806:4806:4806) (4931:4931:4931))
        (PORT d[2] (2434:2434:2434) (2321:2321:2321))
        (PORT d[3] (4260:4260:4260) (4218:4218:4218))
        (PORT d[4] (4925:4925:4925) (4807:4807:4807))
        (PORT d[5] (2922:2922:2922) (3032:3032:3032))
        (PORT d[6] (4659:4659:4659) (4720:4720:4720))
        (PORT d[7] (4634:4634:4634) (4635:4635:4635))
        (PORT d[8] (3225:3225:3225) (3277:3277:3277))
        (PORT d[9] (7800:7800:7800) (8026:8026:8026))
        (PORT d[10] (3584:3584:3584) (3643:3643:3643))
        (PORT d[11] (3296:3296:3296) (3353:3353:3353))
        (PORT d[12] (4704:4704:4704) (4605:4605:4605))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (4624:4624:4624) (4563:4563:4563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4367:4367:4367))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (4624:4624:4624) (4563:4563:4563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5081:5081:5081))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (4624:4624:4624) (4563:4563:4563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4635:4635:4635))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (4628:4628:4628) (4567:4567:4567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (4628:4628:4628) (4567:4567:4567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (830:830:830))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT ena (5234:5234:5234) (5228:5228:5228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1337:1337:1337))
        (PORT d[1] (2685:2685:2685) (2636:2636:2636))
        (PORT d[2] (3116:3116:3116) (3079:3079:3079))
        (PORT d[3] (2313:2313:2313) (2271:2271:2271))
        (PORT d[4] (1752:1752:1752) (1727:1727:1727))
        (PORT d[5] (3720:3720:3720) (3647:3647:3647))
        (PORT d[6] (6423:6423:6423) (6502:6502:6502))
        (PORT d[7] (3017:3017:3017) (2970:2970:2970))
        (PORT d[8] (4318:4318:4318) (4418:4418:4418))
        (PORT d[9] (8127:8127:8127) (8353:8353:8353))
        (PORT d[10] (3163:3163:3163) (3123:3123:3123))
        (PORT d[11] (6926:6926:6926) (7064:7064:7064))
        (PORT d[12] (1465:1465:1465) (1457:1457:1457))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT ena (5230:5230:5230) (5224:5224:5224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1735:1735:1735))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT ena (5230:5230:5230) (5224:5224:5224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1343:1343:1343))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT ena (5230:5230:5230) (5224:5224:5224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5958:5958:5958) (6059:6059:6059))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT ena (5234:5234:5234) (5228:5228:5228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT d[0] (5234:5234:5234) (5228:5228:5228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2026:2026:2026))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (5871:5871:5871) (5726:5726:5726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2854:2854:2854))
        (PORT d[1] (3343:3343:3343) (3290:3290:3290))
        (PORT d[2] (3041:3041:3041) (2996:2996:2996))
        (PORT d[3] (5016:5016:5016) (4997:4997:4997))
        (PORT d[4] (4680:4680:4680) (4599:4599:4599))
        (PORT d[5] (3431:3431:3431) (3414:3414:3414))
        (PORT d[6] (2391:2391:2391) (2366:2366:2366))
        (PORT d[7] (1129:1129:1129) (1126:1126:1126))
        (PORT d[8] (1826:1826:1826) (1821:1821:1821))
        (PORT d[9] (3773:3773:3773) (3739:3739:3739))
        (PORT d[10] (2384:2384:2384) (2355:2355:2355))
        (PORT d[11] (3087:3087:3087) (3043:3043:3043))
        (PORT d[12] (4292:4292:4292) (4228:4228:4228))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (5867:5867:5867) (5722:5722:5722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1974:1974:1974))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (5867:5867:5867) (5722:5722:5722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2124:2124:2124))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (5867:5867:5867) (5722:5722:5722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2159:2159:2159))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (5871:5871:5871) (5726:5726:5726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (5871:5871:5871) (5726:5726:5726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1187:1187:1187))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (5184:5184:5184) (5177:5177:5177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1375:1375:1375))
        (PORT d[1] (3039:3039:3039) (2993:2993:2993))
        (PORT d[2] (1414:1414:1414) (1377:1377:1377))
        (PORT d[3] (2005:2005:2005) (1970:1970:1970))
        (PORT d[4] (2055:2055:2055) (2029:2029:2029))
        (PORT d[5] (3733:3733:3733) (3660:3660:3660))
        (PORT d[6] (6462:6462:6462) (6543:6543:6543))
        (PORT d[7] (3351:3351:3351) (3302:3302:3302))
        (PORT d[8] (4649:4649:4649) (4741:4741:4741))
        (PORT d[9] (8185:8185:8185) (8419:8419:8419))
        (PORT d[10] (3502:3502:3502) (3458:3458:3458))
        (PORT d[11] (3779:3779:3779) (3733:3733:3733))
        (PORT d[12] (1143:1143:1143) (1132:1132:1132))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (5180:5180:5180) (5173:5173:5173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2463:2463:2463))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (5180:5180:5180) (5173:5173:5173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1376:1376:1376))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (5180:5180:5180) (5173:5173:5173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (6397:6397:6397))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (5184:5184:5184) (5177:5177:5177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (5184:5184:5184) (5177:5177:5177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2561:2561:2561))
        (PORT datab (2222:2222:2222) (2210:2210:2210))
        (PORT datac (2201:2201:2201) (2259:2259:2259))
        (PORT datad (1113:1113:1113) (1108:1108:1108))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2242:2242:2242) (2309:2309:2309))
        (PORT datab (2564:2564:2564) (2491:2491:2491))
        (PORT datac (1073:1073:1073) (1070:1070:1070))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3296:3296:3296))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (4662:4662:4662) (4600:4600:4600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2325:2325:2325))
        (PORT d[1] (5125:5125:5125) (5245:5245:5245))
        (PORT d[2] (2394:2394:2394) (2278:2278:2278))
        (PORT d[3] (4314:4314:4314) (4275:4275:4275))
        (PORT d[4] (5247:5247:5247) (5120:5120:5120))
        (PORT d[5] (3245:3245:3245) (3345:3345:3345))
        (PORT d[6] (4669:4669:4669) (4730:4730:4730))
        (PORT d[7] (4635:4635:4635) (4636:4636:4636))
        (PORT d[8] (3224:3224:3224) (3283:3283:3283))
        (PORT d[9] (7839:7839:7839) (8068:8068:8068))
        (PORT d[10] (3589:3589:3589) (3648:3648:3648))
        (PORT d[11] (3289:3289:3289) (3346:3346:3346))
        (PORT d[12] (4736:4736:4736) (4642:4642:4642))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (4658:4658:4658) (4596:4596:4596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8523:8523:8523) (8614:8614:8614))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (4658:4658:4658) (4596:4596:4596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4742:4742:4742))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (4658:4658:4658) (4596:4596:4596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4628:4628:4628))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (4662:4662:4662) (4600:4600:4600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (4662:4662:4662) (4600:4600:4600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (2596:2596:2596) (2755:2755:2755))
        (PORT datac (2450:2450:2450) (2491:2491:2491))
        (PORT datad (1572:1572:1572) (1532:1532:1532))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2818:2818:2818))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT ena (5008:5008:5008) (4912:4912:4912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6406:6406:6406) (6649:6649:6649))
        (PORT d[1] (4385:4385:4385) (4466:4466:4466))
        (PORT d[2] (5389:5389:5389) (5588:5588:5588))
        (PORT d[3] (5511:5511:5511) (5527:5527:5527))
        (PORT d[4] (5396:5396:5396) (5254:5254:5254))
        (PORT d[5] (3962:3962:3962) (4051:4051:4051))
        (PORT d[6] (4573:4573:4573) (4637:4637:4637))
        (PORT d[7] (5293:5293:5293) (5269:5269:5269))
        (PORT d[8] (3244:3244:3244) (3303:3303:3303))
        (PORT d[9] (4821:4821:4821) (4708:4708:4708))
        (PORT d[10] (4748:4748:4748) (4744:4744:4744))
        (PORT d[11] (2959:2959:2959) (3021:3021:3021))
        (PORT d[12] (6662:6662:6662) (6661:6661:6661))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT ena (5004:5004:5004) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5497:5497:5497) (5486:5486:5486))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT ena (5004:5004:5004) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5120:5120:5120))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT ena (5004:5004:5004) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6302:6302:6302) (6436:6436:6436))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT ena (5008:5008:5008) (4912:4912:4912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (5008:5008:5008) (4912:4912:4912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2239:2239:2239) (2306:2306:2306))
        (PORT datab (3194:3194:3194) (3114:3114:3114))
        (PORT datac (1056:1056:1056) (1033:1033:1033))
        (PORT datad (2331:2331:2331) (2508:2508:2508))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2690:2690:2690) (2707:2707:2707))
        (PORT datac (1227:1227:1227) (1201:1201:1201))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1400:1400:1400))
        (PORT datab (1070:1070:1070) (1055:1055:1055))
        (PORT datad (1288:1288:1288) (1300:1300:1300))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1552:1552:1552))
        (PORT datab (1580:1580:1580) (1575:1575:1575))
        (PORT datad (756:756:756) (781:781:781))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1451:1451:1451) (1472:1472:1472))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1469:1469:1469))
        (PORT datab (2015:2015:2015) (2006:2006:2006))
        (PORT datac (1188:1188:1188) (1232:1232:1232))
        (PORT datad (784:784:784) (841:841:841))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1010:1010:1010))
        (PORT datab (1114:1114:1114) (1132:1132:1132))
        (PORT datad (998:998:998) (978:978:978))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1424:1424:1424) (1397:1397:1397))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (1481:1481:1481) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3538:3538:3538) (3560:3560:3560))
        (PORT datad (714:714:714) (756:756:756))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2456:2456:2456))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT ena (6454:6454:6454) (6483:6483:6483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (4221:4221:4221))
        (PORT d[1] (7360:7360:7360) (7514:7514:7514))
        (PORT d[2] (3014:3014:3014) (3109:3109:3109))
        (PORT d[3] (5826:5826:5826) (5882:5882:5882))
        (PORT d[4] (4851:4851:4851) (5048:5048:5048))
        (PORT d[5] (4973:4973:4973) (4884:4884:4884))
        (PORT d[6] (4990:4990:4990) (5056:5056:5056))
        (PORT d[7] (5347:5347:5347) (5273:5273:5273))
        (PORT d[8] (5193:5193:5193) (5389:5389:5389))
        (PORT d[9] (5043:5043:5043) (5058:5058:5058))
        (PORT d[10] (3883:3883:3883) (3934:3934:3934))
        (PORT d[11] (3040:3040:3040) (3120:3120:3120))
        (PORT d[12] (4618:4618:4618) (4600:4600:4600))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (PORT ena (6450:6450:6450) (6479:6479:6479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4985:4985:4985) (4843:4843:4843))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (PORT ena (6450:6450:6450) (6479:6479:6479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6795:6795:6795) (6856:6856:6856))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (PORT ena (6450:6450:6450) (6479:6479:6479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5786:5786:5786) (5959:5959:5959))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT ena (6454:6454:6454) (6483:6483:6483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT d[0] (6454:6454:6454) (6483:6483:6483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2450:2450:2450))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT ena (5792:5792:5792) (5814:5814:5814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3748:3748:3748))
        (PORT d[1] (4585:4585:4585) (4598:4598:4598))
        (PORT d[2] (5446:5446:5446) (5365:5365:5365))
        (PORT d[3] (5514:5514:5514) (5419:5419:5419))
        (PORT d[4] (3658:3658:3658) (3701:3701:3701))
        (PORT d[5] (4253:4253:4253) (4300:4300:4300))
        (PORT d[6] (4687:4687:4687) (4760:4760:4760))
        (PORT d[7] (5502:5502:5502) (5425:5425:5425))
        (PORT d[8] (5535:5535:5535) (5724:5724:5724))
        (PORT d[9] (4580:4580:4580) (4590:4590:4590))
        (PORT d[10] (3574:3574:3574) (3677:3677:3677))
        (PORT d[11] (2991:2991:2991) (3067:3067:3067))
        (PORT d[12] (5106:5106:5106) (5027:5027:5027))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT ena (5788:5788:5788) (5810:5810:5810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3269:3269:3269))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT ena (5788:5788:5788) (5810:5810:5810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6450:6450:6450) (6511:6511:6511))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT ena (5788:5788:5788) (5810:5810:5810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5751:5751:5751) (5920:5920:5920))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT ena (5792:5792:5792) (5814:5814:5814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT d[0] (5792:5792:5792) (5814:5814:5814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3170:3170:3170))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5111:5111:5111) (5125:5125:5125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (4308:4308:4308))
        (PORT d[1] (4234:4234:4234) (4240:4240:4240))
        (PORT d[2] (4786:4786:4786) (4721:4721:4721))
        (PORT d[3] (4843:4843:4843) (4750:4750:4750))
        (PORT d[4] (2590:2590:2590) (2637:2637:2637))
        (PORT d[5] (3200:3200:3200) (3256:3256:3256))
        (PORT d[6] (6043:6043:6043) (6120:6120:6120))
        (PORT d[7] (4720:4720:4720) (4642:4642:4642))
        (PORT d[8] (4740:4740:4740) (4655:4655:4655))
        (PORT d[9] (4643:4643:4643) (4630:4630:4630))
        (PORT d[10] (3655:3655:3655) (3765:3765:3765))
        (PORT d[11] (3412:3412:3412) (3528:3528:3528))
        (PORT d[12] (4429:4429:4429) (4361:4361:4361))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5107:5107:5107) (5121:5121:5121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (3967:3967:3967))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5107:5107:5107) (5121:5121:5121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5739:5739:5739) (5793:5793:5793))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5107:5107:5107) (5121:5121:5121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5521:5521:5521))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5111:5111:5111) (5125:5125:5125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (5111:5111:5111) (5125:5125:5125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2439:2439:2439))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (6498:6498:6498) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4279:4279:4279))
        (PORT d[1] (7361:7361:7361) (7515:7515:7515))
        (PORT d[2] (3329:3329:3329) (3385:3385:3385))
        (PORT d[3] (5799:5799:5799) (5854:5854:5854))
        (PORT d[4] (4029:4029:4029) (4075:4075:4075))
        (PORT d[5] (4966:4966:4966) (4876:4876:4876))
        (PORT d[6] (7653:7653:7653) (7808:7808:7808))
        (PORT d[7] (5018:5018:5018) (4951:4951:4951))
        (PORT d[8] (5186:5186:5186) (5381:5381:5381))
        (PORT d[9] (5021:5021:5021) (5036:5036:5036))
        (PORT d[10] (3539:3539:3539) (3603:3603:3603))
        (PORT d[11] (3397:3397:3397) (3474:3474:3474))
        (PORT d[12] (4610:4610:4610) (4591:4591:4591))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT ena (6494:6494:6494) (6520:6520:6520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3340:3340:3340))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT ena (6494:6494:6494) (6520:6520:6520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6784:6784:6784) (6840:6840:6840))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT ena (6494:6494:6494) (6520:6520:6520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5819:5819:5819) (5993:5993:5993))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (6498:6498:6498) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (6498:6498:6498) (6524:6524:6524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (2076:2076:2076))
        (PORT datab (2158:2158:2158) (2133:2133:2133))
        (PORT datac (2172:2172:2172) (2287:2287:2287))
        (PORT datad (1047:1047:1047) (1030:1030:1030))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2210:2210:2210) (2336:2336:2336))
        (PORT datab (1054:1054:1054) (1036:1036:1036))
        (PORT datac (1356:1356:1356) (1325:1325:1325))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1401:1401:1401))
        (PORT d[1] (1591:1591:1591) (1556:1556:1556))
        (PORT d[2] (1960:1960:1960) (1936:1936:1936))
        (PORT d[3] (1658:1658:1658) (1623:1623:1623))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (2097:2097:2097) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3985:3985:3985))
        (PORT d[1] (4308:4308:4308) (4346:4346:4346))
        (PORT d[2] (3093:3093:3093) (3079:3079:3079))
        (PORT d[3] (4722:4722:4722) (4746:4746:4746))
        (PORT d[4] (2875:2875:2875) (2949:2949:2949))
        (PORT d[5] (3561:3561:3561) (3615:3615:3615))
        (PORT d[6] (4545:4545:4545) (4469:4469:4469))
        (PORT d[7] (4338:4338:4338) (4278:4278:4278))
        (PORT d[8] (4357:4357:4357) (4303:4303:4303))
        (PORT d[9] (4551:4551:4551) (4493:4493:4493))
        (PORT d[10] (4673:4673:4673) (4616:4616:4616))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (2093:2093:2093) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3180:3180:3180))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (2093:2093:2093) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (5332:5332:5332))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (2093:2093:2093) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6516:6516:6516) (6676:6676:6676))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (2097:2097:2097) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (2097:2097:2097) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1318:1318:1318))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1740:1740:1740) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3408:3408:3408))
        (PORT d[1] (3154:3154:3154) (3151:3151:3151))
        (PORT d[2] (3961:3961:3961) (3958:3958:3958))
        (PORT d[3] (5111:5111:5111) (5174:5174:5174))
        (PORT d[4] (3650:3650:3650) (3723:3723:3723))
        (PORT d[5] (3900:3900:3900) (3949:3949:3949))
        (PORT d[6] (4530:4530:4530) (4540:4540:4540))
        (PORT d[7] (3373:3373:3373) (3339:3339:3339))
        (PORT d[8] (4686:4686:4686) (4625:4625:4625))
        (PORT d[9] (4895:4895:4895) (4831:4831:4831))
        (PORT d[10] (5001:5001:5001) (4938:4938:4938))
        (PORT d[11] (3686:3686:3686) (3648:3648:3648))
        (PORT d[12] (4978:4978:4978) (4920:4920:4920))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (1736:1736:1736) (1735:1735:1735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1831:1831:1831))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (1736:1736:1736) (1735:1735:1735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5672:5672:5672) (5692:5692:5692))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (1736:1736:1736) (1735:1735:1735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3842:3842:3842))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (1740:1740:1740) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT d[0] (1740:1740:1740) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1970:1970:1970) (2080:2080:2080))
        (PORT datab (1845:1845:1845) (1900:1900:1900))
        (PORT datac (2170:2170:2170) (2286:2286:2286))
        (PORT datad (1440:1440:1440) (1395:1395:1395))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3488:3488:3488))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (5654:5654:5654) (5604:5604:5604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6136:6136:6136) (6273:6273:6273))
        (PORT d[1] (4922:4922:4922) (4940:4940:4940))
        (PORT d[2] (3448:3448:3448) (3589:3589:3589))
        (PORT d[3] (6228:6228:6228) (6327:6327:6327))
        (PORT d[4] (3377:3377:3377) (3492:3492:3492))
        (PORT d[5] (4416:4416:4416) (4494:4494:4494))
        (PORT d[6] (5493:5493:5493) (5638:5638:5638))
        (PORT d[7] (7212:7212:7212) (7033:7033:7033))
        (PORT d[8] (5520:5520:5520) (5740:5740:5740))
        (PORT d[9] (4966:4966:4966) (5025:5025:5025))
        (PORT d[10] (5462:5462:5462) (5563:5563:5563))
        (PORT d[11] (4346:4346:4346) (4440:4440:4440))
        (PORT d[12] (6563:6563:6563) (6430:6430:6430))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (5650:5650:5650) (5600:5600:5600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (5372:5372:5372))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (5650:5650:5650) (5600:5600:5600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7084:7084:7084) (7155:7155:7155))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (5650:5650:5650) (5600:5600:5600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (4693:4693:4693))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (5654:5654:5654) (5604:5604:5604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT d[0] (5654:5654:5654) (5604:5604:5604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1970:1970:1970) (2079:2079:2079))
        (PORT datac (2171:2171:2171) (2287:2287:2287))
        (PORT datad (2599:2599:2599) (2481:2481:2481))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2921:2921:2921) (3053:3053:3053))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (784:784:784))
        (PORT datab (1029:1029:1029) (1084:1084:1084))
        (PORT datac (1093:1093:1093) (1138:1138:1138))
        (PORT datad (755:755:755) (803:803:803))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1606:1606:1606))
        (PORT datab (916:916:916) (952:952:952))
        (PORT datac (2043:2043:2043) (1988:1988:1988))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1190:1190:1190))
        (PORT datab (869:869:869) (923:923:923))
        (PORT datad (1010:1010:1010) (983:983:983))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1643:1643:1643) (1595:1595:1595))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (4099:4099:4099) (4046:4046:4046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1262:1262:1262))
        (PORT datab (708:708:708) (716:716:716))
        (PORT datad (1371:1371:1371) (1395:1395:1395))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1194:1194:1194) (1238:1238:1238))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sclr (1723:1723:1723) (1750:1750:1750))
        (PORT sload (2035:2035:2035) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2833:2833:2833) (2889:2889:2889))
        (PORT datad (1401:1401:1401) (1431:1431:1431))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1926:1926:1926))
        (PORT d[1] (2105:2105:2105) (2088:2088:2088))
        (PORT d[2] (2002:2002:2002) (1974:1974:1974))
        (PORT d[3] (1137:1137:1137) (1126:1126:1126))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (2845:2845:2845) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5676:5676:5676) (5884:5884:5884))
        (PORT d[1] (4094:4094:4094) (4057:4057:4057))
        (PORT d[2] (2728:2728:2728) (2713:2713:2713))
        (PORT d[3] (4664:4664:4664) (4583:4583:4583))
        (PORT d[4] (2887:2887:2887) (2964:2964:2964))
        (PORT d[5] (3159:3159:3159) (3213:3213:3213))
        (PORT d[6] (4243:4243:4243) (4170:4170:4170))
        (PORT d[7] (3963:3963:3963) (3906:3906:3906))
        (PORT d[8] (3974:3974:3974) (3920:3920:3920))
        (PORT d[9] (4209:4209:4209) (4155:4155:4155))
        (PORT d[10] (4651:4651:4651) (4593:4593:4593))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (2841:2841:2841) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3194:3194:3194))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (2841:2841:2841) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4931:4931:4931) (4953:4953:4953))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (2841:2841:2841) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1856:1856:1856))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (2845:2845:2845) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (2845:2845:2845) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1285:1285:1285))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (5849:5849:5849) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1655:1655:1655))
        (PORT d[1] (3316:3316:3316) (3259:3259:3259))
        (PORT d[2] (3014:3014:3014) (2967:2967:2967))
        (PORT d[3] (1238:1238:1238) (1202:1202:1202))
        (PORT d[4] (4660:4660:4660) (4589:4589:4589))
        (PORT d[5] (3470:3470:3470) (3458:3458:3458))
        (PORT d[6] (2465:2465:2465) (2442:2442:2442))
        (PORT d[7] (1128:1128:1128) (1126:1126:1126))
        (PORT d[8] (2184:2184:2184) (2168:2168:2168))
        (PORT d[9] (3793:3793:3793) (3762:3762:3762))
        (PORT d[10] (2355:2355:2355) (2320:2320:2320))
        (PORT d[11] (3124:3124:3124) (3083:3083:3083))
        (PORT d[12] (1383:1383:1383) (1352:1352:1352))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (5845:5845:5845) (5701:5701:5701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1337:1337:1337))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (5845:5845:5845) (5701:5701:5701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2071:2071:2071))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (5845:5845:5845) (5701:5701:5701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2171:2171:2171))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (5849:5849:5849) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT d[0] (5849:5849:5849) (5705:5705:5705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1376:1376:1376))
        (PORT datab (1297:1297:1297) (1377:1377:1377))
        (PORT datac (1338:1338:1338) (1298:1298:1298))
        (PORT datad (922:922:922) (889:889:889))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1336:1336:1336))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT ena (2429:2429:2429) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (4005:4005:4005))
        (PORT d[1] (3964:3964:3964) (4011:4011:4011))
        (PORT d[2] (3093:3093:3093) (3078:3078:3078))
        (PORT d[3] (4694:4694:4694) (4616:4616:4616))
        (PORT d[4] (3279:3279:3279) (3358:3358:3358))
        (PORT d[5] (3593:3593:3593) (3649:3649:3649))
        (PORT d[6] (4578:4578:4578) (4507:4507:4507))
        (PORT d[7] (4305:4305:4305) (4245:4245:4245))
        (PORT d[8] (3239:3239:3239) (3300:3300:3300))
        (PORT d[9] (4544:4544:4544) (4486:4486:4486))
        (PORT d[10] (4703:4703:4703) (4651:4651:4651))
        (PORT d[11] (3721:3721:3721) (3686:3686:3686))
        (PORT d[12] (4613:4613:4613) (4557:4557:4557))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT ena (2425:2425:2425) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5349:5349:5349) (5297:5297:5297))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT ena (2425:2425:2425) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5308:5308:5308) (5327:5327:5327))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT ena (2425:2425:2425) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2210:2210:2210))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT ena (2429:2429:2429) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (2429:2429:2429) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1017:1017:1017))
        (PORT datac (1262:1262:1262) (1339:1339:1339))
        (PORT datad (1274:1274:1274) (1325:1325:1325))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2066:2066:2066))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT ena (5824:5824:5824) (5842:5842:5842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4655:4655:4655))
        (PORT d[1] (4881:4881:4881) (4881:4881:4881))
        (PORT d[2] (5418:5418:5418) (5335:5335:5335))
        (PORT d[3] (5540:5540:5540) (5447:5447:5447))
        (PORT d[4] (3288:3288:3288) (3332:3332:3332))
        (PORT d[5] (3922:3922:3922) (3976:3976:3976))
        (PORT d[6] (4642:4642:4642) (4709:4709:4709))
        (PORT d[7] (5501:5501:5501) (5424:5424:5424))
        (PORT d[8] (3267:3267:3267) (3340:3340:3340))
        (PORT d[9] (5639:5639:5639) (5617:5617:5617))
        (PORT d[10] (3587:3587:3587) (3690:3690:3690))
        (PORT d[11] (2993:2993:2993) (3070:3070:3070))
        (PORT d[12] (5068:5068:5068) (4986:4986:4986))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT ena (5820:5820:5820) (5838:5838:5838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4641:4641:4641) (4503:4503:4503))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT ena (5820:5820:5820) (5838:5838:5838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6499:6499:6499))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT ena (5820:5820:5820) (5838:5838:5838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4359:4359:4359))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT ena (5824:5824:5824) (5842:5842:5842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT d[0] (5824:5824:5824) (5842:5842:5842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1651:1651:1651))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (2466:2466:2466) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3674:3674:3674))
        (PORT d[1] (4432:4432:4432) (4389:4389:4389))
        (PORT d[2] (3085:3085:3085) (3070:3070:3070))
        (PORT d[3] (4687:4687:4687) (4608:4608:4608))
        (PORT d[4] (2891:2891:2891) (2964:2964:2964))
        (PORT d[5] (3192:3192:3192) (3253:3253:3253))
        (PORT d[6] (4599:4599:4599) (4518:4518:4518))
        (PORT d[7] (4357:4357:4357) (4298:4298:4298))
        (PORT d[8] (4317:4317:4317) (4261:4261:4261))
        (PORT d[9] (4189:4189:4189) (4137:4137:4137))
        (PORT d[10] (4695:4695:4695) (4642:4642:4642))
        (PORT d[11] (3049:3049:3049) (3017:3017:3017))
        (PORT d[12] (4249:4249:4249) (4195:4195:4195))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT ena (2462:2462:2462) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3314:3314:3314))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT ena (2462:2462:2462) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4983:4983:4983) (5010:5010:5010))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT ena (2462:2462:2462) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2245:2245:2245))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (2466:2466:2466) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (2466:2466:2466) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2013:2013:2013))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT ena (2800:2800:2800) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5675:5675:5675) (5883:5883:5883))
        (PORT d[1] (4102:4102:4102) (4064:4064:4064))
        (PORT d[2] (2720:2720:2720) (2704:2704:2704))
        (PORT d[3] (4336:4336:4336) (4261:4261:4261))
        (PORT d[4] (2881:2881:2881) (2931:2931:2931))
        (PORT d[5] (2853:2853:2853) (2918:2918:2918))
        (PORT d[6] (2890:2890:2890) (2828:2828:2828))
        (PORT d[7] (3658:3658:3658) (3608:3608:3608))
        (PORT d[8] (3656:3656:3656) (3607:3607:3607))
        (PORT d[9] (3856:3856:3856) (3808:3808:3808))
        (PORT d[10] (4331:4331:4331) (4279:4279:4279))
        (PORT d[11] (3329:3329:3329) (3443:3443:3443))
        (PORT d[12] (3908:3908:3908) (3855:3855:3855))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT ena (2796:2796:2796) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2491:2491:2491))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT ena (2796:2796:2796) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (4640:4640:4640))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT ena (2796:2796:2796) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1884:1884:1884))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT ena (2800:2800:2800) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT d[0] (2800:2800:2800) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1254:1254:1254))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (5854:5854:5854) (5711:5711:5711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2032:2032:2032))
        (PORT d[1] (3336:3336:3336) (3282:3282:3282))
        (PORT d[2] (3034:3034:3034) (2988:2988:2988))
        (PORT d[3] (5042:5042:5042) (5025:5025:5025))
        (PORT d[4] (4679:4679:4679) (4599:4599:4599))
        (PORT d[5] (3126:3126:3126) (3116:3116:3116))
        (PORT d[6] (2427:2427:2427) (2402:2402:2402))
        (PORT d[7] (2080:2080:2080) (2063:2063:2063))
        (PORT d[8] (1825:1825:1825) (1820:1820:1820))
        (PORT d[9] (3445:3445:3445) (3415:3415:3415))
        (PORT d[10] (2320:2320:2320) (2282:2282:2282))
        (PORT d[11] (3091:3091:3091) (3049:3049:3049))
        (PORT d[12] (4305:4305:4305) (4240:4240:4240))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (5850:5850:5850) (5707:5707:5707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1974:1974:1974))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (5850:5850:5850) (5707:5707:5707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2392:2392:2392))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (5850:5850:5850) (5707:5707:5707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1837:1837:1837))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (5854:5854:5854) (5711:5711:5711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (5854:5854:5854) (5711:5711:5711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1375:1375:1375))
        (PORT datab (1294:1294:1294) (1374:1374:1374))
        (PORT datac (1652:1652:1652) (1622:1622:1622))
        (PORT datad (1201:1201:1201) (1155:1155:1155))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2004:2004:2004))
        (PORT datab (1324:1324:1324) (1299:1299:1299))
        (PORT datac (1264:1264:1264) (1342:1342:1342))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (1049:1049:1049) (1092:1092:1092))
        (PORT datac (370:370:370) (382:382:382))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (423:423:423))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1881:1881:1881) (1859:1859:1859))
        (PORT datad (1401:1401:1401) (1431:1431:1431))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT asdata (1821:1821:1821) (1845:1845:1845))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1801:1801:1801))
        (PORT datab (1032:1032:1032) (1002:1002:1002))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1536:1536:1536))
        (PORT datac (639:639:639) (612:612:612))
        (PORT datad (750:750:750) (771:771:771))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1552:1552:1552))
        (PORT datab (1045:1045:1045) (1050:1050:1050))
        (PORT datad (749:749:749) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1407:1407:1407) (1419:1419:1419))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1426:1426:1426))
        (PORT datab (828:828:828) (872:872:872))
        (PORT datac (775:775:775) (784:784:784))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (861:861:861))
        (PORT datab (704:704:704) (690:690:690))
        (PORT datad (674:674:674) (664:664:664))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1835:1835:1835) (1826:1826:1826))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT sload (963:963:963) (1045:1045:1045))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1263:1263:1263) (1287:1287:1287))
        (PORT datad (2678:2678:2678) (2722:2722:2722))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1176:1176:1176))
        (PORT datab (743:743:743) (743:743:743))
        (PORT datac (1667:1667:1667) (1676:1676:1676))
        (PORT datad (337:337:337) (438:438:438))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (1239:1239:1239) (1330:1330:1330))
        (PORT datac (732:732:732) (784:784:784))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (865:865:865))
        (PORT datab (696:696:696) (671:671:671))
        (PORT datac (1139:1139:1139) (1159:1159:1159))
        (PORT datad (2209:2209:2209) (2167:2167:2167))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2088:2088:2088) (2033:2033:2033))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3134:3134:3134) (3160:3160:3160))
        (PORT datac (775:775:775) (818:818:818))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1657:1657:1657))
        (PORT datab (513:513:513) (554:554:554))
        (PORT datad (455:455:455) (508:508:508))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (782:782:782))
        (PORT datab (716:716:716) (702:702:702))
        (PORT datad (770:770:770) (826:826:826))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[33\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (973:973:973))
        (PORT datac (891:891:891) (961:961:961))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3212:3212:3212) (3052:3052:3052))
        (PORT datab (516:516:516) (569:569:569))
        (PORT datad (420:420:420) (470:470:470))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (667:667:667) (746:746:746))
        (PORT ena (1740:1740:1740) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1014:1014:1014))
        (PORT datab (1347:1347:1347) (1363:1363:1363))
        (PORT datac (765:765:765) (820:820:820))
        (PORT datad (893:893:893) (963:963:963))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1217:1217:1217))
        (PORT datac (973:973:973) (1004:1004:1004))
        (PORT datad (755:755:755) (800:800:800))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1145:1145:1145))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (244:244:244) (285:285:285))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (610:610:610) (637:637:637))
        (PORT sload (974:974:974) (993:993:993))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1399:1399:1399) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1393:1393:1393) (1414:1414:1414))
        (PORT sload (2036:2036:2036) (2067:2067:2067))
        (PORT ena (2350:2350:2350) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1380:1380:1380))
        (PORT datad (2677:2677:2677) (2721:2721:2721))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1328:1328:1328))
        (PORT datac (955:955:955) (988:988:988))
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1117:1117:1117))
        (PORT datab (2103:2103:2103) (2110:2110:2110))
        (PORT datac (414:414:414) (415:415:415))
        (PORT datad (1676:1676:1676) (1722:1722:1722))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1385:1385:1385) (1391:1391:1391))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (734:734:734))
        (PORT datab (523:523:523) (568:568:568))
        (PORT datac (1615:1615:1615) (1664:1664:1664))
        (PORT datad (472:472:472) (516:516:516))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (534:534:534) (582:582:582))
        (PORT datac (1684:1684:1684) (1680:1680:1680))
        (PORT datad (459:459:459) (507:507:507))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (2298:2298:2298) (2311:2311:2311))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (PORT ena (1715:1715:1715) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (833:833:833))
        (PORT datac (761:761:761) (827:827:827))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2100:2100:2100))
        (PORT datab (1070:1070:1070) (1054:1054:1054))
        (PORT datad (757:757:757) (805:805:805))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2495:2495:2495) (2447:2447:2447))
        (PORT datac (1110:1110:1110) (1145:1145:1145))
        (PORT datad (686:686:686) (689:689:689))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (832:832:832))
        (PORT datab (1706:1706:1706) (1731:1731:1731))
        (PORT datad (1549:1549:1549) (1498:1498:1498))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2148:2148:2148) (2157:2157:2157))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (900:900:900))
        (PORT datab (1739:1739:1739) (1722:1722:1722))
        (PORT datac (1587:1587:1587) (1581:1581:1581))
        (PORT datad (434:434:434) (491:491:491))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[15\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1321:1321:1321))
        (PORT datab (1132:1132:1132) (1134:1134:1134))
        (PORT datac (1145:1145:1145) (1192:1192:1192))
        (PORT datad (1545:1545:1545) (1547:1547:1547))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1373:1373:1373) (1403:1403:1403))
        (PORT datad (2566:2566:2566) (2574:2574:2574))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2474:2474:2474))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (4523:4523:4523) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4549:4549:4549))
        (PORT d[1] (3578:3578:3578) (3627:3627:3627))
        (PORT d[2] (4854:4854:4854) (4748:4748:4748))
        (PORT d[3] (5577:5577:5577) (5724:5724:5724))
        (PORT d[4] (3001:3001:3001) (3089:3089:3089))
        (PORT d[5] (2551:2551:2551) (2656:2656:2656))
        (PORT d[6] (5404:5404:5404) (5542:5542:5542))
        (PORT d[7] (5172:5172:5172) (5042:5042:5042))
        (PORT d[8] (4988:4988:4988) (4930:4930:4930))
        (PORT d[9] (4236:4236:4236) (4267:4267:4267))
        (PORT d[10] (5145:5145:5145) (5255:5255:5255))
        (PORT d[11] (4034:4034:4034) (4166:4166:4166))
        (PORT d[12] (5147:5147:5147) (5025:5025:5025))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (4519:4519:4519) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (5249:5249:5249))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (4519:4519:4519) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (5497:5497:5497))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (4519:4519:4519) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4202:4202:4202) (4315:4315:4315))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (4523:4523:4523) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT d[0] (4523:4523:4523) (4490:4490:4490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1620:1620:1620))
        (PORT datac (2183:2183:2183) (2302:2302:2302))
        (PORT datad (2334:2334:2334) (2349:2349:2349))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2699:2699:2699))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT ena (5745:5745:5745) (5768:5768:5768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3884:3884:3884))
        (PORT d[1] (4220:4220:4220) (4237:4237:4237))
        (PORT d[2] (5067:5067:5067) (4991:4991:4991))
        (PORT d[3] (5140:5140:5140) (5203:5203:5203))
        (PORT d[4] (3279:3279:3279) (3322:3322:3322))
        (PORT d[5] (3926:3926:3926) (3979:3979:3979))
        (PORT d[6] (4669:4669:4669) (4737:4737:4737))
        (PORT d[7] (5116:5116:5116) (5039:5039:5039))
        (PORT d[8] (5088:5088:5088) (4998:4998:4998))
        (PORT d[9] (5346:5346:5346) (5325:5325:5325))
        (PORT d[10] (3625:3625:3625) (3731:3731:3731))
        (PORT d[11] (3039:3039:3039) (3118:3118:3118))
        (PORT d[12] (4728:4728:4728) (4653:4653:4653))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (5741:5741:5741) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3080:3080:3080))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (5741:5741:5741) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6084:6084:6084) (6139:6139:6139))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (5741:5741:5741) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4065:4065:4065))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT ena (5745:5745:5745) (5768:5768:5768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT d[0] (5745:5745:5745) (5768:5768:5768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2388:2388:2388))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT ena (5491:5491:5491) (5508:5508:5508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4315:4315:4315))
        (PORT d[1] (4535:4535:4535) (4534:4534:4534))
        (PORT d[2] (5055:5055:5055) (4982:4982:4982))
        (PORT d[3] (5187:5187:5187) (5094:5094:5094))
        (PORT d[4] (2921:2921:2921) (2964:2964:2964))
        (PORT d[5] (3563:3563:3563) (3619:3619:3619))
        (PORT d[6] (4657:4657:4657) (4724:4724:4724))
        (PORT d[7] (5156:5156:5156) (5084:5084:5084))
        (PORT d[8] (5112:5112:5112) (5025:5025:5025))
        (PORT d[9] (5292:5292:5292) (5276:5276:5276))
        (PORT d[10] (3601:3601:3601) (3705:3705:3705))
        (PORT d[11] (3310:3310:3310) (3379:3379:3379))
        (PORT d[12] (4807:4807:4807) (4734:4734:4734))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT ena (5487:5487:5487) (5504:5504:5504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4171:4171:4171))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT ena (5487:5487:5487) (5504:5504:5504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6061:6061:6061) (6114:6114:6114))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT ena (5487:5487:5487) (5504:5504:5504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (4045:4045:4045))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT ena (5491:5491:5491) (5508:5508:5508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT d[0] (5491:5491:5491) (5508:5508:5508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2386:2386:2386))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT ena (5461:5461:5461) (5479:5479:5479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4245:4245:4245))
        (PORT d[1] (3882:3882:3882) (3900:3900:3900))
        (PORT d[2] (5069:5069:5069) (4992:4992:4992))
        (PORT d[3] (4793:4793:4793) (4857:4857:4857))
        (PORT d[4] (2650:2650:2650) (2702:2702:2702))
        (PORT d[5] (3587:3587:3587) (3646:3646:3646))
        (PORT d[6] (4658:4658:4658) (4725:4725:4725))
        (PORT d[7] (5122:5122:5122) (5047:5047:5047))
        (PORT d[8] (5093:5093:5093) (5004:5004:5004))
        (PORT d[9] (4971:4971:4971) (4953:4953:4953))
        (PORT d[10] (3642:3642:3642) (3748:3748:3748))
        (PORT d[11] (3429:3429:3429) (3547:3547:3547))
        (PORT d[12] (5105:5105:5105) (5024:5024:5024))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (PORT ena (5457:5457:5457) (5475:5475:5475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3971:3971:3971))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (PORT ena (5457:5457:5457) (5475:5475:5475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5718:5718:5718) (5773:5773:5773))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (PORT ena (5457:5457:5457) (5475:5475:5475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3736:3736:3736))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT ena (5461:5461:5461) (5479:5479:5479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT d[0] (5461:5461:5461) (5479:5479:5479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (2006:2006:2006))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (4046:4046:4046) (4066:4066:4066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4361:4361:4361))
        (PORT d[1] (3149:3149:3149) (3167:3167:3167))
        (PORT d[2] (3665:3665:3665) (3608:3608:3608))
        (PORT d[3] (3829:3829:3829) (3746:3746:3746))
        (PORT d[4] (2931:2931:2931) (2964:2964:2964))
        (PORT d[5] (2149:2149:2149) (2222:2222:2222))
        (PORT d[6] (5646:5646:5646) (5721:5721:5721))
        (PORT d[7] (3996:3996:3996) (3925:3925:3925))
        (PORT d[8] (4027:4027:4027) (3951:3951:3951))
        (PORT d[9] (3873:3873:3873) (3867:3867:3867))
        (PORT d[10] (3985:3985:3985) (4122:4122:4122))
        (PORT d[11] (3448:3448:3448) (3571:3571:3571))
        (PORT d[12] (3677:3677:3677) (3595:3595:3595))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (4042:4042:4042) (4062:4062:4062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4369:4369:4369))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (4042:4042:4042) (4062:4062:4062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4990:4990:4990) (5042:5042:5042))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (4042:4042:4042) (4062:4062:4062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3753:3753:3753))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (4046:4046:4046) (4066:4066:4066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT d[0] (4046:4046:4046) (4066:4066:4066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1623:1623:1623))
        (PORT datab (1557:1557:1557) (1497:1497:1497))
        (PORT datac (2183:2183:2183) (2303:2303:2303))
        (PORT datad (2193:2193:2193) (2110:2110:2110))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1223:1223:1223))
        (PORT datab (1318:1318:1318) (1287:1287:1287))
        (PORT datac (2183:2183:2183) (2302:2302:2302))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1961:1961:1961))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (4760:4760:4760) (4775:4775:4775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4315:4315:4315))
        (PORT d[1] (3805:3805:3805) (3810:3810:3810))
        (PORT d[2] (4049:4049:4049) (3995:3995:3995))
        (PORT d[3] (4464:4464:4464) (4374:4374:4374))
        (PORT d[4] (2898:2898:2898) (2929:2929:2929))
        (PORT d[5] (2838:2838:2838) (2897:2897:2897))
        (PORT d[6] (5686:5686:5686) (5766:5766:5766))
        (PORT d[7] (4728:4728:4728) (4643:4643:4643))
        (PORT d[8] (4384:4384:4384) (4304:4304:4304))
        (PORT d[9] (4266:4266:4266) (4254:4254:4254))
        (PORT d[10] (4008:4008:4008) (4147:4147:4147))
        (PORT d[11] (3375:3375:3375) (3490:3490:3490))
        (PORT d[12] (4018:4018:4018) (3948:3948:3948))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (4756:4756:4756) (4771:4771:4771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (3799:3799:3799))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (4756:4756:4756) (4771:4771:4771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5373:5373:5373) (5426:5426:5426))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (4756:4756:4756) (4771:4771:4771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4092:4092:4092))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (4760:4760:4760) (4775:4775:4775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (4760:4760:4760) (4775:4775:4775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1618:1618:1618))
        (PORT datab (2262:2262:2262) (2180:2180:2180))
        (PORT datac (2182:2182:2182) (2302:2302:2302))
        (PORT datad (1242:1242:1242) (1199:1199:1199))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (408:408:408) (417:417:417))
        (PORT datac (2501:2501:2501) (2621:2621:2621))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2237:2237:2237) (2258:2258:2258))
        (PORT datab (719:719:719) (702:702:702))
        (PORT datac (1057:1057:1057) (1070:1070:1070))
        (PORT datad (2268:2268:2268) (2246:2246:2246))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1659:1659:1659) (1659:1659:1659))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1095:1095:1095))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2176:2176:2176) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1285:1285:1285))
        (PORT datab (766:766:766) (800:800:800))
        (PORT datad (1400:1400:1400) (1434:1434:1434))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2847:2847:2847) (2820:2820:2820))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (749:749:749) (770:770:770))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1552:1552:1552))
        (PORT datab (772:772:772) (762:762:762))
        (PORT datad (759:759:759) (785:785:785))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1449:1449:1449) (1493:1493:1493))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (PORT datab (1320:1320:1320) (1341:1341:1341))
        (PORT datac (812:812:812) (868:868:868))
        (PORT datad (1379:1379:1379) (1359:1359:1359))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1552:1552:1552))
        (PORT datab (1704:1704:1704) (1677:1677:1677))
        (PORT datad (757:757:757) (783:783:783))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT sload (1745:1745:1745) (1789:1789:1789))
        (PORT ena (2028:2028:2028) (1972:1972:1972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[8\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (864:864:864))
        (PORT datab (1744:1744:1744) (1728:1728:1728))
        (PORT datac (1594:1594:1594) (1588:1588:1588))
        (PORT datad (461:461:461) (518:518:518))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (864:864:864))
        (PORT datab (684:684:684) (687:687:687))
        (PORT datad (1012:1012:1012) (991:991:991))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2001:2001:2001) (1974:1974:1974))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT sload (963:963:963) (1045:1045:1045))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3535:3535:3535) (3557:3557:3557))
        (PORT datab (729:729:729) (774:774:774))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1579:1579:1579))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (5850:5850:5850) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1678:1678:1678))
        (PORT d[1] (3697:3697:3697) (3638:3638:3638))
        (PORT d[2] (1441:1441:1441) (1406:1406:1406))
        (PORT d[3] (1552:1552:1552) (1505:1505:1505))
        (PORT d[4] (1289:1289:1289) (1244:1244:1244))
        (PORT d[5] (3471:3471:3471) (3459:3459:3459))
        (PORT d[6] (1055:1055:1055) (1056:1056:1056))
        (PORT d[7] (1121:1121:1121) (1118:1118:1118))
        (PORT d[8] (2189:2189:2189) (2174:2174:2174))
        (PORT d[9] (3769:3769:3769) (3735:3735:3735))
        (PORT d[10] (2671:2671:2671) (2630:2630:2630))
        (PORT d[11] (3102:3102:3102) (3064:3064:3064))
        (PORT d[12] (1719:1719:1719) (1679:1679:1679))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (5846:5846:5846) (5701:5701:5701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (999:999:999))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (5846:5846:5846) (5701:5701:5701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2046:2046:2046))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (5846:5846:5846) (5701:5701:5701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6780:6780:6780) (6912:6912:6912))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (5850:5850:5850) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (5850:5850:5850) (5705:5705:5705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (427:427:427))
        (PORT datac (1208:1208:1208) (1152:1152:1152))
        (PORT datad (454:454:454) (514:514:514))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3070:3070:3070))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (4936:4936:4936) (4875:4875:4875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5580:5580:5580))
        (PORT d[1] (3949:3949:3949) (4044:4044:4044))
        (PORT d[2] (3453:3453:3453) (3595:3595:3595))
        (PORT d[3] (5539:5539:5539) (5646:5646:5646))
        (PORT d[4] (3383:3383:3383) (3501:3501:3501))
        (PORT d[5] (3637:3637:3637) (3727:3727:3727))
        (PORT d[6] (5741:5741:5741) (5874:5874:5874))
        (PORT d[7] (6496:6496:6496) (6334:6334:6334))
        (PORT d[8] (5964:5964:5964) (5891:5891:5891))
        (PORT d[9] (4624:4624:4624) (4681:4681:4681))
        (PORT d[10] (4839:4839:4839) (4958:4958:4958))
        (PORT d[11] (3683:3683:3683) (3796:3796:3796))
        (PORT d[12] (5898:5898:5898) (5779:5779:5779))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (4932:4932:4932) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5268:5268:5268))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (4932:4932:4932) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6418:6418:6418) (6499:6499:6499))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (4932:4932:4932) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (5058:5058:5058))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (4936:4936:4936) (4875:4875:4875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT d[0] (4936:4936:4936) (4875:4875:4875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2977:2977:2977) (2970:2970:2970))
        (PORT datab (484:484:484) (553:553:553))
        (PORT datac (1551:1551:1551) (1509:1509:1509))
        (PORT datad (302:302:302) (387:387:387))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2790:2790:2790))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (5482:5482:5482) (5499:5499:5499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4285:4285:4285))
        (PORT d[1] (3908:3908:3908) (3929:3929:3929))
        (PORT d[2] (4696:4696:4696) (4628:4628:4628))
        (PORT d[3] (4810:4810:4810) (4717:4717:4717))
        (PORT d[4] (2622:2622:2622) (2671:2671:2671))
        (PORT d[5] (3566:3566:3566) (3621:3621:3621))
        (PORT d[6] (6314:6314:6314) (6374:6374:6374))
        (PORT d[7] (4777:4777:4777) (4709:4709:4709))
        (PORT d[8] (4741:4741:4741) (4656:4656:4656))
        (PORT d[9] (4650:4650:4650) (4638:4638:4638))
        (PORT d[10] (3649:3649:3649) (3756:3756:3756))
        (PORT d[11] (3374:3374:3374) (3488:3488:3488))
        (PORT d[12] (4787:4787:4787) (4711:4711:4711))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (5478:5478:5478) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (3875:3875:3875))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (5478:5478:5478) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5718:5718:5718) (5773:5773:5773))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (5478:5478:5478) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5523:5523:5523))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (5482:5482:5482) (5499:5499:5499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (5482:5482:5482) (5499:5499:5499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3765:3765:3765))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (6208:6208:6208) (6050:6050:6050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5246:5246:5246) (5500:5500:5500))
        (PORT d[1] (4261:4261:4261) (4315:4315:4315))
        (PORT d[2] (4453:4453:4453) (4651:4651:4651))
        (PORT d[3] (3993:3993:3993) (3972:3972:3972))
        (PORT d[4] (3653:3653:3653) (3569:3569:3569))
        (PORT d[5] (1824:1824:1824) (1846:1846:1846))
        (PORT d[6] (2064:2064:2064) (2045:2045:2045))
        (PORT d[7] (3505:3505:3505) (3499:3499:3499))
        (PORT d[8] (2077:2077:2077) (2064:2064:2064))
        (PORT d[9] (2716:2716:2716) (2685:2685:2685))
        (PORT d[10] (3579:3579:3579) (3570:3570:3570))
        (PORT d[11] (4389:4389:4389) (4511:4511:4511))
        (PORT d[12] (3274:3274:3274) (3209:3209:3209))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (6204:6204:6204) (6046:6046:6046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3851:3851:3851))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (6204:6204:6204) (6046:6046:6046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3185:3185:3185))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (6204:6204:6204) (6046:6046:6046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6784:6784:6784) (6971:6971:6971))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (6208:6208:6208) (6050:6050:6050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (6208:6208:6208) (6050:6050:6050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2809:2809:2809) (2771:2771:2771))
        (PORT datab (333:333:333) (427:427:427))
        (PORT datac (1919:1919:1919) (1871:1871:1871))
        (PORT datad (453:453:453) (512:512:512))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2260:2260:2260))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (3143:3143:3143) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5696:5696:5696) (5905:5905:5905))
        (PORT d[1] (4043:4043:4043) (4002:4002:4002))
        (PORT d[2] (2707:2707:2707) (2690:2690:2690))
        (PORT d[3] (4016:4016:4016) (3935:3935:3935))
        (PORT d[4] (4083:4083:4083) (4047:4047:4047))
        (PORT d[5] (2871:2871:2871) (2930:2930:2930))
        (PORT d[6] (2921:2921:2921) (2860:2860:2860))
        (PORT d[7] (3626:3626:3626) (3571:3571:3571))
        (PORT d[8] (3652:3652:3652) (3601:3601:3601))
        (PORT d[9] (3875:3875:3875) (3822:3822:3822))
        (PORT d[10] (4311:4311:4311) (4253:4253:4253))
        (PORT d[11] (2948:2948:2948) (2914:2914:2914))
        (PORT d[12] (3938:3938:3938) (3890:3890:3890))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3139:3139:3139) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3672:3672:3672))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3139:3139:3139) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5391:5391:5391))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3139:3139:3139) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5801:5801:5801) (5976:5976:5976))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (3143:3143:3143) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (3143:3143:3143) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3252:3252:3252))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (3856:3856:3856) (3872:3872:3872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4962:4962:4962) (5176:5176:5176))
        (PORT d[1] (3093:3093:3093) (3059:3059:3059))
        (PORT d[2] (2990:2990:2990) (2965:2965:2965))
        (PORT d[3] (3638:3638:3638) (3566:3566:3566))
        (PORT d[4] (3413:3413:3413) (3386:3386:3386))
        (PORT d[5] (2473:2473:2473) (2518:2518:2518))
        (PORT d[6] (3854:3854:3854) (3775:3775:3775))
        (PORT d[7] (3572:3572:3572) (3504:3504:3504))
        (PORT d[8] (3861:3861:3861) (3783:3783:3783))
        (PORT d[9] (3527:3527:3527) (3477:3477:3477))
        (PORT d[10] (2955:2955:2955) (2918:2918:2918))
        (PORT d[11] (3972:3972:3972) (4066:4066:4066))
        (PORT d[12] (2905:2905:2905) (2862:2862:2862))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (3852:3852:3852) (3868:3868:3868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3680:3680:3680))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (3852:3852:3852) (3868:3868:3868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4662:4662:4662))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (3852:3852:3852) (3868:3868:3868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6454:6454:6454) (6621:6621:6621))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (3856:3856:3856) (3872:3872:3872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (3856:3856:3856) (3872:3872:3872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1913:1913:1913) (1933:1933:1933))
        (PORT datac (1913:1913:1913) (1981:1981:1981))
        (PORT datad (302:302:302) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (533:533:533))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (670:670:670) (662:662:662))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1701:1701:1701))
        (PORT datab (1822:1822:1822) (1894:1894:1894))
        (PORT datac (1380:1380:1380) (1441:1441:1441))
        (PORT datad (965:965:965) (987:987:987))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1122:1122:1122))
        (PORT datab (1326:1326:1326) (1322:1322:1322))
        (PORT datac (842:842:842) (889:889:889))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1009:1009:1009))
        (PORT datab (991:991:991) (984:984:984))
        (PORT datad (1287:1287:1287) (1290:1290:1290))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1381:1381:1381) (1368:1368:1368))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (2266:2266:2266) (2279:2279:2279))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1248:1248:1248))
        (PORT datab (1099:1099:1099) (1088:1088:1088))
        (PORT datac (1071:1071:1071) (1093:1093:1093))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1547:1547:1547) (1572:1572:1572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1253:1253:1253))
        (PORT datab (740:740:740) (732:732:732))
        (PORT datad (1385:1385:1385) (1417:1417:1417))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1453:1453:1453) (1477:1477:1477))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sclr (1972:1972:1972) (2005:2005:2005))
        (PORT sload (2013:2013:2013) (2079:2079:2079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1546:1546:1546))
        (PORT datab (1130:1130:1130) (1164:1164:1164))
        (PORT datac (1015:1015:1015) (1056:1056:1056))
        (PORT datad (2678:2678:2678) (2865:2865:2865))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2341:2341:2341))
        (PORT datac (3510:3510:3510) (3512:3512:3512))
        (PORT datad (261:261:261) (335:335:335))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2542:2542:2542))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (6536:6536:6536) (6384:6384:6384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2431:2431:2431))
        (PORT d[1] (2608:2608:2608) (2561:2561:2561))
        (PORT d[2] (2650:2650:2650) (2603:2603:2603))
        (PORT d[3] (4712:4712:4712) (4695:4695:4695))
        (PORT d[4] (4321:4321:4321) (4245:4245:4245))
        (PORT d[5] (2742:2742:2742) (2730:2730:2730))
        (PORT d[6] (1702:1702:1702) (1689:1689:1689))
        (PORT d[7] (1742:1742:1742) (1738:1738:1738))
        (PORT d[8] (2834:2834:2834) (2807:2807:2807))
        (PORT d[9] (3065:3065:3065) (3035:3035:3035))
        (PORT d[10] (4012:4012:4012) (4012:4012:4012))
        (PORT d[11] (2350:2350:2350) (2312:2312:2312))
        (PORT d[12] (3963:3963:3963) (3901:3901:3901))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (6532:6532:6532) (6380:6380:6380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4486:4486:4486))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (6532:6532:6532) (6380:6380:6380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2778:2778:2778))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (6532:6532:6532) (6380:6380:6380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3423:3423:3423))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (6536:6536:6536) (6384:6384:6384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (6536:6536:6536) (6384:6384:6384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4755:4755:4755) (4482:4482:4482))
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (PORT ena (5581:5581:5581) (5519:5519:5519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4119:4119:4119))
        (PORT d[1] (5664:5664:5664) (5860:5860:5860))
        (PORT d[2] (4617:4617:4617) (4372:4372:4372))
        (PORT d[3] (4338:4338:4338) (4391:4391:4391))
        (PORT d[4] (6618:6618:6618) (6417:6417:6417))
        (PORT d[5] (2620:2620:2620) (2725:2725:2725))
        (PORT d[6] (5997:5997:5997) (6094:6094:6094))
        (PORT d[7] (3090:3090:3090) (3013:3013:3013))
        (PORT d[8] (4037:4037:4037) (4180:4180:4180))
        (PORT d[9] (7551:7551:7551) (7891:7891:7891))
        (PORT d[10] (3987:3987:3987) (4105:4105:4105))
        (PORT d[11] (3381:3381:3381) (3481:3481:3481))
        (PORT d[12] (5481:5481:5481) (5433:5433:5433))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (PORT ena (5577:5577:5577) (5515:5515:5515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3591:3591:3591))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (PORT ena (5577:5577:5577) (5515:5515:5515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (5479:5479:5479))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (PORT ena (5577:5577:5577) (5515:5515:5515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4982:4982:4982))
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (PORT ena (5581:5581:5581) (5519:5519:5519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (PORT d[0] (5581:5581:5581) (5519:5519:5519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3274:3274:3274))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT ena (5021:5021:5021) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6105:6105:6105) (6359:6359:6359))
        (PORT d[1] (4411:4411:4411) (4494:4494:4494))
        (PORT d[2] (5037:5037:5037) (5245:5245:5245))
        (PORT d[3] (6072:6072:6072) (6061:6061:6061))
        (PORT d[4] (5121:5121:5121) (4993:4993:4993))
        (PORT d[5] (3961:3961:3961) (4050:4050:4050))
        (PORT d[6] (4594:4594:4594) (4651:4651:4651))
        (PORT d[7] (4966:4966:4966) (4952:4952:4952))
        (PORT d[8] (3289:3289:3289) (3353:3353:3353))
        (PORT d[9] (5134:5134:5134) (5011:5011:5011))
        (PORT d[10] (4746:4746:4746) (4744:4744:4744))
        (PORT d[11] (2997:2997:2997) (3063:3063:3063))
        (PORT d[12] (7014:7014:7014) (7002:7002:7002))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
        (PORT ena (5017:5017:5017) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (4014:4014:4014))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
        (PORT ena (5017:5017:5017) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5077:5077:5077))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
        (PORT ena (5017:5017:5017) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4209:4209:4209))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT ena (5021:5021:5021) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT d[0] (5021:5021:5021) (4923:4923:4923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3512:3512:3512))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (5043:5043:5043) (4943:4943:4943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5773:5773:5773) (6028:6028:6028))
        (PORT d[1] (4743:4743:4743) (4850:4850:4850))
        (PORT d[2] (5027:5027:5027) (5234:5234:5234))
        (PORT d[3] (5150:5150:5150) (5177:5177:5177))
        (PORT d[4] (4785:4785:4785) (4674:4674:4674))
        (PORT d[5] (3603:3603:3603) (3693:3693:3693))
        (PORT d[6] (4276:4276:4276) (4297:4297:4297))
        (PORT d[7] (4926:4926:4926) (4906:4906:4906))
        (PORT d[8] (3297:3297:3297) (3362:3362:3362))
        (PORT d[9] (4512:4512:4512) (4397:4397:4397))
        (PORT d[10] (4408:4408:4408) (4406:4406:4406))
        (PORT d[11] (3294:3294:3294) (3349:3349:3349))
        (PORT d[12] (6332:6332:6332) (6336:6336:6336))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (5039:5039:5039) (4939:4939:4939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3636:3636:3636))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (5039:5039:5039) (4939:4939:4939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5008:5008:5008) (5062:5062:5062))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (5039:5039:5039) (4939:4939:4939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (4184:4184:4184))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (5043:5043:5043) (4943:4943:4943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (5043:5043:5043) (4943:4943:4943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3235:3235:3235) (3435:3435:3435))
        (PORT datab (2348:2348:2348) (2533:2533:2533))
        (PORT datac (870:870:870) (844:844:844))
        (PORT datad (1194:1194:1194) (1161:1161:1161))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1317:1317:1317))
        (PORT datab (2439:2439:2439) (2385:2385:2385))
        (PORT datac (2297:2297:2297) (2488:2488:2488))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2548:2548:2548))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (5857:5857:5857) (5697:5697:5697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5617:5617:5617) (5866:5866:5866))
        (PORT d[1] (2625:2625:2625) (2579:2579:2579))
        (PORT d[2] (5140:5140:5140) (5311:5311:5311))
        (PORT d[3] (4335:4335:4335) (4319:4319:4319))
        (PORT d[4] (3967:3967:3967) (3890:3890:3890))
        (PORT d[5] (2438:2438:2438) (2433:2433:2433))
        (PORT d[6] (3788:3788:3788) (3760:3760:3760))
        (PORT d[7] (3867:3867:3867) (3862:3862:3862))
        (PORT d[8] (2462:2462:2462) (2443:2443:2443))
        (PORT d[9] (3043:3043:3043) (3010:3010:3010))
        (PORT d[10] (3670:3670:3670) (3678:3678:3678))
        (PORT d[11] (4752:4752:4752) (4871:4871:4871))
        (PORT d[12] (3614:3614:3614) (3546:3546:3546))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT ena (5853:5853:5853) (5693:5693:5693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (1995:1995:1995))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT ena (5853:5853:5853) (5693:5693:5693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2825:2825:2825))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT ena (5853:5853:5853) (5693:5693:5693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3716:3716:3716))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (5857:5857:5857) (5697:5697:5697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT d[0] (5857:5857:5857) (5697:5697:5697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (2856:2856:2856) (2857:2857:2857))
        (PORT datad (1581:1581:1581) (1579:1579:1579))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1098:1098:1098) (1147:1147:1147))
        (PORT datad (283:283:283) (357:357:357))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2190:2190:2190))
        (PORT d[1] (1850:1850:1850) (1804:1804:1804))
        (PORT d[2] (1413:1413:1413) (1383:1383:1383))
        (PORT d[3] (1666:1666:1666) (1615:1615:1615))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (5384:5384:5384) (5304:5304:5304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1767:1767:1767))
        (PORT d[1] (3677:3677:3677) (3617:3617:3617))
        (PORT d[2] (1397:1397:1397) (1359:1359:1359))
        (PORT d[3] (1574:1574:1574) (1521:1521:1521))
        (PORT d[4] (1373:1373:1373) (1334:1334:1334))
        (PORT d[5] (3771:3771:3771) (3750:3750:3750))
        (PORT d[6] (1396:1396:1396) (1383:1383:1383))
        (PORT d[7] (477:477:477) (483:483:483))
        (PORT d[8] (478:478:478) (484:484:484))
        (PORT d[9] (4109:4109:4109) (4069:4069:4069))
        (PORT d[10] (2724:2724:2724) (2684:2684:2684))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (5380:5380:5380) (5300:5300:5300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1301:1301:1301))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (5380:5380:5380) (5300:5300:5300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1773:1773:1773))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (5380:5380:5380) (5300:5300:5300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1325:1325:1325))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (5384:5384:5384) (5304:5304:5304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (5384:5384:5384) (5304:5304:5304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3245:3245:3245) (3447:3447:3447))
        (PORT datab (2341:2341:2341) (2523:2523:2523))
        (PORT datac (1615:1615:1615) (1582:1582:1582))
        (PORT datad (1685:1685:1685) (1641:1641:1641))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3289:3289:3289))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (4987:4987:4987) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (6010:6010:6010))
        (PORT d[1] (5159:5159:5159) (5267:5267:5267))
        (PORT d[2] (4656:4656:4656) (4869:4869:4869))
        (PORT d[3] (5476:5476:5476) (5487:5487:5487))
        (PORT d[4] (4774:4774:4774) (4647:4647:4647))
        (PORT d[5] (3595:3595:3595) (3685:3685:3685))
        (PORT d[6] (4288:4288:4288) (4310:4310:4310))
        (PORT d[7] (4607:4607:4607) (4595:4595:4595))
        (PORT d[8] (4621:4621:4621) (4687:4687:4687))
        (PORT d[9] (4140:4140:4140) (4028:4028:4028))
        (PORT d[10] (4406:4406:4406) (4406:4406:4406))
        (PORT d[11] (3591:3591:3591) (3670:3670:3670))
        (PORT d[12] (6262:6262:6262) (6254:6254:6254))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (4983:4983:4983) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5349:5349:5349))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (4983:4983:4983) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (5084:5084:5084))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (4983:4983:4983) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4526:4526:4526))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (4987:4987:4987) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (4987:4987:4987) (4893:4893:4893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (2341:2341:2341) (2523:2523:2523))
        (PORT datac (3207:3207:3207) (3396:3396:3396))
        (PORT datad (1202:1202:1202) (1174:1174:1174))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (2477:2477:2477) (2586:2586:2586))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1283:1283:1283) (1256:1256:1256))
        (PORT datac (1638:1638:1638) (1611:1611:1611))
        (PORT datad (1052:1052:1052) (1095:1095:1095))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1651:1651:1651))
        (PORT datac (2029:2029:2029) (2040:2040:2040))
        (PORT datad (1050:1050:1050) (1094:1094:1094))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3151:3151:3151) (3041:3041:3041))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1566:1566:1566) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1739:1739:1739) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1739:1739:1739) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1739:1739:1739) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1739:1739:1739) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1739:1739:1739) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1739:1739:1739) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (522:522:522))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (2356:2356:2356) (2297:2297:2297))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT asdata (1070:1070:1070) (1093:1093:1093))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (743:743:743))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT asdata (1129:1129:1129) (1147:1147:1147))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (718:718:718) (733:733:733))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (720:720:720) (749:749:749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (690:690:690) (722:722:722))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3151:3151:3151) (3041:3041:3041))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1361:1361:1361) (1318:1318:1318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1097:1097:1097))
        (PORT d[1] (1096:1096:1096) (1103:1103:1103))
        (PORT d[2] (1071:1071:1071) (1082:1082:1082))
        (PORT d[3] (1031:1031:1031) (1038:1038:1038))
        (PORT d[4] (1098:1098:1098) (1090:1090:1090))
        (PORT d[5] (1054:1054:1054) (1052:1052:1052))
        (PORT d[6] (1035:1035:1035) (1036:1036:1036))
        (PORT d[7] (1045:1045:1045) (1041:1041:1041))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (872:872:872))
        (PORT d[1] (847:847:847) (889:889:889))
        (PORT d[2] (1418:1418:1418) (1449:1449:1449))
        (PORT d[3] (1050:1050:1050) (1074:1074:1074))
        (PORT d[4] (1371:1371:1371) (1383:1383:1383))
        (PORT d[5] (1163:1163:1163) (1194:1194:1194))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1271:1271:1271))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (1991:1991:1991) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (853:853:853))
        (PORT d[1] (847:847:847) (880:880:880))
        (PORT d[2] (1110:1110:1110) (1125:1125:1125))
        (PORT d[3] (844:844:844) (881:881:881))
        (PORT d[4] (814:814:814) (851:851:851))
        (PORT d[5] (820:820:820) (860:860:860))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT ena (2319:2319:2319) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT d[0] (2319:2319:2319) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1012:1012:1012) (994:994:994))
        (PORT datad (1719:1719:1719) (1743:1743:1743))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (516:516:516))
        (PORT datab (309:309:309) (370:370:370))
        (PORT datad (1707:1707:1707) (1750:1750:1750))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (407:407:407))
        (PORT datac (468:468:468) (525:525:525))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (346:346:346))
        (PORT datab (278:278:278) (321:321:321))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (235:235:235) (271:271:271))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1231:1231:1231))
        (PORT datab (1014:1014:1014) (1057:1057:1057))
        (PORT datac (1023:1023:1023) (1064:1064:1064))
        (PORT datad (1015:1015:1015) (1020:1020:1020))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (348:348:348))
        (PORT datab (276:276:276) (317:317:317))
        (PORT datac (1169:1169:1169) (1226:1226:1226))
        (PORT datad (781:781:781) (794:794:794))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (568:568:568))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (404:404:404))
        (PORT datac (1168:1168:1168) (1226:1226:1226))
        (PORT datad (781:781:781) (794:794:794))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (346:346:346))
        (PORT datab (741:741:741) (722:722:722))
        (PORT datad (235:235:235) (271:271:271))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|read_latency_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1103:1103:1103))
        (PORT datab (535:535:535) (590:590:590))
        (PORT datac (1167:1167:1167) (1224:1224:1224))
        (PORT datad (278:278:278) (364:364:364))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (272:272:272) (361:361:361))
        (PORT datad (274:274:274) (357:357:357))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|wait_latency_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (346:346:346))
        (PORT datab (741:741:741) (722:722:722))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (235:235:235) (271:271:271))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|read_latency_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (398:398:398))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (267:267:267) (354:354:354))
        (PORT datad (781:781:781) (794:794:794))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|read_latency_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (348:348:348))
        (PORT datab (474:474:474) (542:542:542))
        (PORT datac (846:846:846) (897:897:897))
        (PORT datad (236:236:236) (272:272:272))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|led_don\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1113:1113:1113))
        (PORT datab (853:853:853) (907:907:907))
        (PORT datac (1273:1273:1273) (1313:1313:1313))
        (PORT datad (1398:1398:1398) (1412:1412:1412))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (398:398:398))
        (PORT datab (778:778:778) (791:791:791))
        (PORT datac (266:266:266) (354:354:354))
        (PORT datad (235:235:235) (271:271:271))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT asdata (702:702:702) (787:787:787))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (2839:2839:2839) (2788:2788:2788))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1185:1185:1185))
        (PORT datac (2321:2321:2321) (2416:2416:2416))
        (PORT datad (1640:1640:1640) (1661:1661:1661))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1183:1183:1183))
        (PORT datab (999:999:999) (973:973:973))
        (PORT datac (814:814:814) (871:871:871))
        (PORT datad (990:990:990) (1016:1016:1016))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (738:738:738))
        (PORT datab (2234:2234:2234) (2181:2181:2181))
        (PORT datac (1228:1228:1228) (1194:1194:1194))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (306:306:306))
        (PORT datad (477:477:477) (532:532:532))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2326:2326:2326) (2249:2249:2249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1961:1961:1961))
        (PORT datab (1292:1292:1292) (1309:1309:1309))
        (PORT datac (1138:1138:1138) (1131:1131:1131))
        (PORT datad (787:787:787) (841:841:841))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (977:977:977))
        (PORT datab (1114:1114:1114) (1133:1133:1133))
        (PORT datad (979:979:979) (955:955:955))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1369:1369:1369) (1360:1360:1360))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (1481:1481:1481) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (2580:2580:2580) (2596:2596:2596))
        (PORT datad (1099:1099:1099) (1138:1138:1138))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1676:1676:1676))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (5822:5822:5822) (5683:5683:5683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2414:2414:2414))
        (PORT d[1] (3001:3001:3001) (2952:2952:2952))
        (PORT d[2] (2668:2668:2668) (2623:2623:2623))
        (PORT d[3] (4685:4685:4685) (4667:4667:4667))
        (PORT d[4] (4328:4328:4328) (4253:4253:4253))
        (PORT d[5] (2781:2781:2781) (2772:2772:2772))
        (PORT d[6] (2077:2077:2077) (2059:2059:2059))
        (PORT d[7] (1764:1764:1764) (1757:1757:1757))
        (PORT d[8] (2835:2835:2835) (2808:2808:2808))
        (PORT d[9] (3092:3092:3092) (3063:3063:3063))
        (PORT d[10] (3986:3986:3986) (3984:3984:3984))
        (PORT d[11] (2735:2735:2735) (2692:2692:2692))
        (PORT d[12] (3972:3972:3972) (3910:3910:3910))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (5818:5818:5818) (5679:5679:5679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (1966:1966:1966))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (5818:5818:5818) (5679:5679:5679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2742:2742:2742))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (5818:5818:5818) (5679:5679:5679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7117:7117:7117) (7298:7298:7298))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (5822:5822:5822) (5683:5683:5683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (5822:5822:5822) (5683:5683:5683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2043:2043:2043))
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT ena (5036:5036:5036) (4936:4936:4936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5743:5743:5743) (6000:6000:6000))
        (PORT d[1] (5490:5490:5490) (5587:5587:5587))
        (PORT d[2] (5036:5036:5036) (5244:5244:5244))
        (PORT d[3] (5757:5757:5757) (5760:5760:5760))
        (PORT d[4] (4812:4812:4812) (4702:4702:4702))
        (PORT d[5] (3953:3953:3953) (4041:4041:4041))
        (PORT d[6] (4277:4277:4277) (4297:4297:4297))
        (PORT d[7] (4960:4960:4960) (4942:4942:4942))
        (PORT d[8] (3296:3296:3296) (3361:3361:3361))
        (PORT d[9] (4481:4481:4481) (4363:4363:4363))
        (PORT d[10] (4370:4370:4370) (4370:4370:4370))
        (PORT d[11] (3315:3315:3315) (3371:3371:3371))
        (PORT d[12] (6303:6303:6303) (6303:6303:6303))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT ena (5032:5032:5032) (4932:4932:4932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3940:3940:3940))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT ena (5032:5032:5032) (4932:4932:4932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (5102:5102:5102))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT ena (5032:5032:5032) (4932:4932:4932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6224:6224:6224) (6440:6440:6440))
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT ena (5036:5036:5036) (4936:4936:4936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT d[0] (5036:5036:5036) (4936:4936:4936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2288:2288:2288))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (5878:5878:5878) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5260:5260:5260) (5510:5510:5510))
        (PORT d[1] (4246:4246:4246) (4304:4304:4304))
        (PORT d[2] (4156:4156:4156) (4363:4363:4363))
        (PORT d[3] (4294:4294:4294) (4273:4273:4273))
        (PORT d[4] (3596:3596:3596) (3527:3527:3527))
        (PORT d[5] (2355:2355:2355) (2339:2339:2339))
        (PORT d[6] (2416:2416:2416) (2390:2390:2390))
        (PORT d[7] (2416:2416:2416) (2391:2391:2391))
        (PORT d[8] (2372:2372:2372) (2346:2346:2346))
        (PORT d[9] (2400:2400:2400) (2375:2375:2375))
        (PORT d[10] (3818:3818:3818) (3804:3804:3804))
        (PORT d[11] (4380:4380:4380) (4502:4502:4502))
        (PORT d[12] (3266:3266:3266) (3200:3200:3200))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (5874:5874:5874) (5709:5709:5709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4322:4322:4322) (4385:4385:4385))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (5874:5874:5874) (5709:5709:5709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3494:3494:3494))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (5874:5874:5874) (5709:5709:5709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6413:6413:6413) (6600:6600:6600))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (5878:5878:5878) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT d[0] (5878:5878:5878) (5713:5713:5713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1376:1376:1376))
        (PORT datab (2425:2425:2425) (2339:2339:2339))
        (PORT datac (1257:1257:1257) (1333:1333:1333))
        (PORT datad (2367:2367:2367) (2333:2333:2333))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1975:1975:1975))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (5865:5865:5865) (5704:5704:5704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5609:5609:5609) (5857:5857:5857))
        (PORT d[1] (2291:2291:2291) (2235:2235:2235))
        (PORT d[2] (5094:5094:5094) (5266:5266:5266))
        (PORT d[3] (2697:2697:2697) (2632:2632:2632))
        (PORT d[4] (3959:3959:3959) (3881:3881:3881))
        (PORT d[5] (2398:2398:2398) (2388:2388:2388))
        (PORT d[6] (2088:2088:2088) (2072:2072:2072))
        (PORT d[7] (3859:3859:3859) (3853:3853:3853))
        (PORT d[8] (2422:2422:2422) (2398:2398:2398))
        (PORT d[9] (2712:2712:2712) (2683:2683:2683))
        (PORT d[10] (3662:3662:3662) (3669:3669:3669))
        (PORT d[11] (4778:4778:4778) (4896:4896:4896))
        (PORT d[12] (3607:3607:3607) (3539:3539:3539))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (5861:5861:5861) (5700:5700:5700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4187:4187:4187))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (5861:5861:5861) (5700:5700:5700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3090:3090:3090))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (5861:5861:5861) (5700:5700:5700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6776:6776:6776) (6961:6961:6961))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (5865:5865:5865) (5704:5704:5704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (5865:5865:5865) (5704:5704:5704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1552:1552:1552))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1258:1258:1258) (1335:1335:1335))
        (PORT datad (2158:2158:2158) (2080:2080:2080))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1294:1294:1294))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (5467:5467:5467) (5322:5322:5322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2052:2052:2052))
        (PORT d[1] (2942:2942:2942) (2888:2888:2888))
        (PORT d[2] (3017:3017:3017) (2969:2969:2969))
        (PORT d[3] (5051:5051:5051) (5035:5035:5035))
        (PORT d[4] (4672:4672:4672) (4591:4591:4591))
        (PORT d[5] (3126:3126:3126) (3115:3115:3115))
        (PORT d[6] (2102:2102:2102) (2088:2088:2088))
        (PORT d[7] (2079:2079:2079) (2062:2062:2062))
        (PORT d[8] (1787:1787:1787) (1777:1777:1777))
        (PORT d[9] (3419:3419:3419) (3387:3387:3387))
        (PORT d[10] (2304:2304:2304) (2264:2264:2264))
        (PORT d[11] (2762:2762:2762) (2724:2724:2724))
        (PORT d[12] (4304:4304:4304) (4239:4239:4239))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (5463:5463:5463) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1626:1626:1626))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (5463:5463:5463) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2397:2397:2397))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (5463:5463:5463) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6144:6144:6144) (6307:6307:6307))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (5467:5467:5467) (5322:5322:5322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (5467:5467:5467) (5322:5322:5322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1377:1377:1377))
        (PORT datab (1302:1302:1302) (1383:1383:1383))
        (PORT datac (1356:1356:1356) (1306:1306:1306))
        (PORT datad (1383:1383:1383) (1366:1366:1366))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1988:1988:1988))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (6215:6215:6215) (6054:6054:6054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5644:5644:5644) (5894:5894:5894))
        (PORT d[1] (2611:2611:2611) (2562:2562:2562))
        (PORT d[2] (4468:4468:4468) (4664:4664:4664))
        (PORT d[3] (4362:4362:4362) (4348:4348:4348))
        (PORT d[4] (3966:3966:3966) (3890:3890:3890))
        (PORT d[5] (2437:2437:2437) (2432:2432:2432))
        (PORT d[6] (2358:2358:2358) (2332:2332:2332))
        (PORT d[7] (3897:3897:3897) (3897:3897:3897))
        (PORT d[8] (2461:2461:2461) (2442:2442:2442))
        (PORT d[9] (2739:2739:2739) (2711:2711:2711))
        (PORT d[10] (3638:3638:3638) (3641:3641:3641))
        (PORT d[11] (4717:4717:4717) (4835:4835:4835))
        (PORT d[12] (3613:3613:3613) (3546:3546:3546))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6211:6211:6211) (6050:6050:6050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1980:1980:1980))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6211:6211:6211) (6050:6050:6050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3083:3083:3083))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6211:6211:6211) (6050:6050:6050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6776:6776:6776) (6962:6962:6962))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (6215:6215:6215) (6054:6054:6054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (6215:6215:6215) (6054:6054:6054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1378:1378:1378))
        (PORT datac (1266:1266:1266) (1344:1344:1344))
        (PORT datad (1854:1854:1854) (1802:1802:1802))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1049:1049:1049) (1092:1092:1092))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (2036:2036:2036))
        (PORT datab (1687:1687:1687) (1654:1654:1654))
        (PORT datac (1350:1350:1350) (1366:1366:1366))
        (PORT datad (882:882:882) (907:907:907))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1349:1349:1349))
        (PORT datab (925:925:925) (1020:1020:1020))
        (PORT datac (1488:1488:1488) (1512:1512:1512))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (878:878:878))
        (PORT datab (830:830:830) (871:871:871))
        (PORT datac (1640:1640:1640) (1656:1656:1656))
        (PORT datad (771:771:771) (827:827:827))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (1054:1054:1054) (1085:1085:1085))
        (PORT datad (730:730:730) (727:727:727))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1513:1513:1513) (1541:1541:1541))
        (PORT clrn (2174:2174:2174) (2147:2147:2147))
        (PORT sclr (2187:2187:2187) (2198:2198:2198))
        (PORT sload (3099:3099:3099) (3146:3146:3146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (402:402:402))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (830:830:830) (886:886:886))
        (PORT datad (801:801:801) (851:851:851))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1640:1640:1640))
        (PORT datab (815:815:815) (825:825:825))
        (PORT datad (1163:1163:1163) (1218:1218:1218))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (PORT ena (1692:1692:1692) (1627:1627:1627))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1138:1138:1138) (1185:1185:1185))
        (PORT datac (1128:1128:1128) (1179:1179:1179))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1168:1168:1168))
        (PORT datab (1081:1081:1081) (1068:1068:1068))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (702:702:702) (729:729:729))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2836:2836:2836))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (5280:5280:5280) (5208:5208:5208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4509:4509:4509))
        (PORT d[1] (5576:5576:5576) (5730:5730:5730))
        (PORT d[2] (5578:5578:5578) (5444:5444:5444))
        (PORT d[3] (4036:4036:4036) (4048:4048:4048))
        (PORT d[4] (6231:6231:6231) (5999:5999:5999))
        (PORT d[5] (6537:6537:6537) (6561:6561:6561))
        (PORT d[6] (5801:5801:5801) (5927:5927:5927))
        (PORT d[7] (3111:3111:3111) (3068:3068:3068))
        (PORT d[8] (3650:3650:3650) (3755:3755:3755))
        (PORT d[9] (7193:7193:7193) (7501:7501:7501))
        (PORT d[10] (3600:3600:3600) (3697:3697:3697))
        (PORT d[11] (4393:4393:4393) (4520:4520:4520))
        (PORT d[12] (5449:5449:5449) (5358:5358:5358))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (5276:5276:5276) (5204:5204:5204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5110:5110:5110) (5058:5058:5058))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (5276:5276:5276) (5204:5204:5204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5467:5467:5467) (5561:5561:5561))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (5276:5276:5276) (5204:5204:5204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (5180:5180:5180))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (5280:5280:5280) (5208:5208:5208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT d[0] (5280:5280:5280) (5208:5208:5208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1927:1927:1927))
        (PORT datab (2598:2598:2598) (2757:2757:2757))
        (PORT datac (2453:2453:2453) (2494:2494:2494))
        (PORT datad (2171:2171:2171) (2133:2133:2133))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1703:1703:1703))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (4179:4179:4179) (4158:4158:4158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5929:5929:5929) (6106:6106:6106))
        (PORT d[1] (6369:6369:6369) (6479:6479:6479))
        (PORT d[2] (4263:4263:4263) (4170:4170:4170))
        (PORT d[3] (4422:4422:4422) (4421:4421:4421))
        (PORT d[4] (3777:3777:3777) (3648:3648:3648))
        (PORT d[5] (6656:6656:6656) (6703:6703:6703))
        (PORT d[6] (7031:7031:7031) (7256:7256:7256))
        (PORT d[7] (3602:3602:3602) (3602:3602:3602))
        (PORT d[8] (5117:5117:5117) (5288:5288:5288))
        (PORT d[9] (6416:6416:6416) (6651:6651:6651))
        (PORT d[10] (4895:4895:4895) (5095:5095:5095))
        (PORT d[11] (5431:5431:5431) (5678:5678:5678))
        (PORT d[12] (3567:3567:3567) (3470:3470:3470))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT ena (4175:4175:4175) (4154:4154:4154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7105:7105:7105) (7217:7217:7217))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT ena (4175:4175:4175) (4154:4154:4154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6866:6866:6866) (6987:6987:6987))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT ena (4175:4175:4175) (4154:4154:4154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3800:3800:3800))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (4179:4179:4179) (4158:4158:4158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (4179:4179:4179) (4158:4158:4158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (2595:2595:2595) (2754:2754:2754))
        (PORT datac (2448:2448:2448) (2488:2488:2488))
        (PORT datad (1618:1618:1618) (1569:1569:1569))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2136:2136:2136))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT ena (4814:4814:4814) (4808:4808:4808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5722:5722:5722) (5951:5951:5951))
        (PORT d[1] (2039:2039:2039) (1993:1993:1993))
        (PORT d[2] (2746:2746:2746) (2711:2711:2711))
        (PORT d[3] (1999:1999:1999) (1954:1954:1954))
        (PORT d[4] (2745:2745:2745) (2706:2706:2706))
        (PORT d[5] (5172:5172:5172) (5181:5181:5181))
        (PORT d[6] (5692:5692:5692) (5769:5769:5769))
        (PORT d[7] (6650:6650:6650) (6694:6694:6694))
        (PORT d[8] (3917:3917:3917) (4017:4017:4017))
        (PORT d[9] (7472:7472:7472) (7709:7709:7709))
        (PORT d[10] (2816:2816:2816) (2784:2784:2784))
        (PORT d[11] (6629:6629:6629) (6777:6777:6777))
        (PORT d[12] (3089:3089:3089) (3044:3044:3044))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT ena (4810:4810:4810) (4804:4804:4804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5130:5130:5130))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT ena (4810:4810:4810) (4804:4804:4804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1341:1341:1341))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT ena (4810:4810:4810) (4804:4804:4804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3718:3718:3718))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT ena (4814:4814:4814) (4808:4808:4808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT d[0] (4814:4814:4814) (4808:4808:4808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2175:2175:2175))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (5869:5869:5869) (5836:5836:5836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (5173:5173:5173))
        (PORT d[1] (5832:5832:5832) (5981:5981:5981))
        (PORT d[2] (4505:4505:4505) (4623:4623:4623))
        (PORT d[3] (4486:4486:4486) (4546:4546:4546))
        (PORT d[4] (3087:3087:3087) (3040:3040:3040))
        (PORT d[5] (4861:4861:4861) (4877:4877:4877))
        (PORT d[6] (6609:6609:6609) (6804:6804:6804))
        (PORT d[7] (6022:6022:6022) (6068:6068:6068))
        (PORT d[8] (4620:4620:4620) (4745:4745:4745))
        (PORT d[9] (6424:6424:6424) (6667:6667:6667))
        (PORT d[10] (4713:4713:4713) (4847:4847:4847))
        (PORT d[11] (5587:5587:5587) (5739:5739:5739))
        (PORT d[12] (3218:3218:3218) (3213:3213:3213))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (5865:5865:5865) (5832:5832:5832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3061:3061:3061))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (5865:5865:5865) (5832:5832:5832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6869:6869:6869) (6980:6980:6980))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (5865:5865:5865) (5832:5832:5832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3305:3305:3305))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (5869:5869:5869) (5836:5836:5836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (5869:5869:5869) (5836:5836:5836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2193:2193:2193))
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (PORT ena (4937:4937:4937) (4860:4860:4860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4120:4120:4120))
        (PORT d[1] (5231:5231:5231) (5387:5387:5387))
        (PORT d[2] (5177:5177:5177) (5043:5043:5043))
        (PORT d[3] (4322:4322:4322) (4292:4292:4292))
        (PORT d[4] (6104:6104:6104) (5813:5813:5813))
        (PORT d[5] (6200:6200:6200) (6227:6227:6227))
        (PORT d[6] (5439:5439:5439) (5569:5569:5569))
        (PORT d[7] (3517:3517:3517) (3470:3470:3470))
        (PORT d[8] (4667:4667:4667) (4790:4790:4790))
        (PORT d[9] (7173:7173:7173) (7439:7439:7439))
        (PORT d[10] (3588:3588:3588) (3684:3684:3684))
        (PORT d[11] (4038:4038:4038) (4166:4166:4166))
        (PORT d[12] (5076:5076:5076) (4994:4994:4994))
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (PORT ena (4933:4933:4933) (4856:4856:4856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3365:3365:3365))
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (PORT ena (4933:4933:4933) (4856:4856:4856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5469:5469:5469) (5564:5564:5564))
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (PORT ena (4933:4933:4933) (4856:4856:4856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4814:4814:4814))
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (PORT ena (4937:4937:4937) (4860:4860:4860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (PORT d[0] (4937:4937:4937) (4860:4860:4860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2492:2492:2492) (2544:2544:2544))
        (PORT datab (2597:2597:2597) (2756:2756:2756))
        (PORT datac (1922:1922:1922) (1861:1861:1861))
        (PORT datad (2746:2746:2746) (2685:2685:2685))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1592:1592:1592))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (4583:4583:4583) (4527:4527:4527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3675:3675:3675))
        (PORT d[1] (7509:7509:7509) (7614:7614:7614))
        (PORT d[2] (2416:2416:2416) (2302:2302:2302))
        (PORT d[3] (3960:3960:3960) (3922:3922:3922))
        (PORT d[4] (4578:4578:4578) (4455:4455:4455))
        (PORT d[5] (2883:2883:2883) (2986:2986:2986))
        (PORT d[6] (4648:4648:4648) (4708:4708:4708))
        (PORT d[7] (4614:4614:4614) (4615:4615:4615))
        (PORT d[8] (3239:3239:3239) (3297:3297:3297))
        (PORT d[9] (7468:7468:7468) (7699:7699:7699))
        (PORT d[10] (3238:3238:3238) (3308:3308:3308))
        (PORT d[11] (6487:6487:6487) (6730:6730:6730))
        (PORT d[12] (4682:4682:4682) (4580:4580:4580))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (4579:4579:4579) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4149:4149:4149))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (4579:4579:4579) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (5118:5118:5118))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (4579:4579:4579) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4844:4844:4844))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (4583:4583:4583) (4527:4527:4527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (4583:4583:4583) (4527:4527:4527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1319:1319:1319))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2456:2456:2456) (2498:2498:2498))
        (PORT datad (1219:1219:1219) (1194:1194:1194))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3220:3220:3220) (3204:3204:3204))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (1050:1050:1050))
        (PORT datad (1676:1676:1676) (1639:1639:1639))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (514:514:514))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (276:276:276) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (738:738:738))
        (PORT datab (716:716:716) (731:731:731))
        (PORT datac (1488:1488:1488) (1442:1442:1442))
        (PORT datad (1248:1248:1248) (1211:1211:1211))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2326:2326:2326) (2249:2249:2249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (1981:1981:1981))
        (PORT datab (1437:1437:1437) (1426:1426:1426))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (1313:1313:1313) (1326:1326:1326))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (1673:1673:1673) (1640:1640:1640))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (3502:3502:3502) (3508:3508:3508))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (5664:5664:5664))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT ena (4865:4865:4865) (4849:4849:4849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4810:4810:4810))
        (PORT d[1] (5338:5338:5338) (5468:5468:5468))
        (PORT d[2] (5216:5216:5216) (5125:5125:5125))
        (PORT d[3] (3640:3640:3640) (3645:3645:3645))
        (PORT d[4] (4544:4544:4544) (4417:4417:4417))
        (PORT d[5] (5913:5913:5913) (5961:5961:5961))
        (PORT d[6] (6331:6331:6331) (6564:6564:6564))
        (PORT d[7] (3977:3977:3977) (4014:4014:4014))
        (PORT d[8] (4709:4709:4709) (4865:4865:4865))
        (PORT d[9] (6760:6760:6760) (7032:7032:7032))
        (PORT d[10] (4470:4470:4470) (4665:4665:4665))
        (PORT d[11] (4668:4668:4668) (4903:4903:4903))
        (PORT d[12] (5920:5920:5920) (5920:5920:5920))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT ena (4861:4861:4861) (4845:4845:4845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7115:7115:7115) (7217:7217:7217))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT ena (4861:4861:4861) (4845:4845:4845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6180:6180:6180) (6303:6303:6303))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT ena (4861:4861:4861) (4845:4845:4845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3399:3399:3399))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT ena (4865:4865:4865) (4849:4849:4849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (4865:4865:4865) (4849:4849:4849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1855:1855:1855))
        (PORT datac (2693:2693:2693) (2730:2730:2730))
        (PORT datad (2543:2543:2543) (2697:2697:2697))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2765:2765:2765))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (4622:4622:4622) (4559:4559:4559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6482:6482:6482) (6729:6729:6729))
        (PORT d[1] (5060:5060:5060) (5121:5121:5121))
        (PORT d[2] (2423:2423:2423) (2308:2308:2308))
        (PORT d[3] (4667:4667:4667) (4628:4628:4628))
        (PORT d[4] (5463:5463:5463) (5339:5339:5339))
        (PORT d[5] (4303:4303:4303) (4385:4385:4385))
        (PORT d[6] (4627:4627:4627) (4686:4686:4686))
        (PORT d[7] (1889:1889:1889) (1811:1811:1811))
        (PORT d[8] (3230:3230:3230) (3292:3292:3292))
        (PORT d[9] (5183:5183:5183) (5062:5062:5062))
        (PORT d[10] (5096:5096:5096) (5089:5089:5089))
        (PORT d[11] (2947:2947:2947) (3008:3008:3008))
        (PORT d[12] (5080:5080:5080) (4979:4979:4979))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT ena (4618:4618:4618) (4555:4555:4555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5187:5187:5187) (5147:5147:5147))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT ena (4618:4618:4618) (4555:4555:4555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4536:4536:4536))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT ena (4618:4618:4618) (4555:4555:4555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4401:4401:4401) (4563:4563:4563))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (4622:4622:4622) (4559:4559:4559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (4622:4622:4622) (4559:4559:4559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2752:2752:2752))
        (PORT datab (1114:1114:1114) (1090:1090:1090))
        (PORT datac (1775:1775:1775) (1809:1809:1809))
        (PORT datad (1947:1947:1947) (1945:1945:1945))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2861:2861:2861))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (4590:4590:4590) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1788:1788:1788))
        (PORT d[1] (5143:5143:5143) (5263:5263:5263))
        (PORT d[2] (2675:2675:2675) (2531:2531:2531))
        (PORT d[3] (4895:4895:4895) (4843:4843:4843))
        (PORT d[4] (5266:5266:5266) (5141:5141:5141))
        (PORT d[5] (3231:3231:3231) (3332:3332:3332))
        (PORT d[6] (4641:4641:4641) (4702:4702:4702))
        (PORT d[7] (1569:1569:1569) (1502:1502:1502))
        (PORT d[8] (3276:3276:3276) (3338:3338:3338))
        (PORT d[9] (5153:5153:5153) (5033:5033:5033))
        (PORT d[10] (3525:3525:3525) (3585:3585:3585))
        (PORT d[11] (3201:3201:3201) (3231:3231:3231))
        (PORT d[12] (5073:5073:5073) (4971:4971:4971))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (4586:4586:4586) (4526:4526:4526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (4903:4903:4903))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (4586:4586:4586) (4526:4526:4526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4674:4674:4674) (4704:4704:4704))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (4586:4586:4586) (4526:4526:4526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4869:4869:4869))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (4590:4590:4590) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (4590:4590:4590) (4530:4530:4530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3161:3161:3161))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT ena (4635:4635:4635) (4573:4573:4573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6458:6458:6458) (6704:6704:6704))
        (PORT d[1] (5033:5033:5033) (5091:5091:5091))
        (PORT d[2] (2417:2417:2417) (2303:2303:2303))
        (PORT d[3] (4613:4613:4613) (4571:4571:4571))
        (PORT d[4] (5266:5266:5266) (5142:5142:5142))
        (PORT d[5] (3264:3264:3264) (3366:3366:3366))
        (PORT d[6] (4664:4664:4664) (4721:4721:4721))
        (PORT d[7] (1878:1878:1878) (1798:1798:1798))
        (PORT d[8] (3277:3277:3277) (3338:3338:3338))
        (PORT d[9] (8186:8186:8186) (8409:8409:8409))
        (PORT d[10] (5091:5091:5091) (5083:5083:5083))
        (PORT d[11] (2953:2953:2953) (3016:3016:3016))
        (PORT d[12] (5047:5047:5047) (4943:4943:4943))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT ena (4631:4631:4631) (4569:4569:4569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3623:3623:3623))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT ena (4631:4631:4631) (4569:4569:4569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4716:4716:4716))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT ena (4631:4631:4631) (4569:4569:4569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4736:4736:4736) (4895:4895:4895))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT ena (4635:4635:4635) (4573:4573:4573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (4635:4635:4635) (4573:4573:4573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (5030:5030:5030))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (4899:4899:4899) (4882:4882:4882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (5110:5110:5110))
        (PORT d[1] (5362:5362:5362) (5485:5485:5485))
        (PORT d[2] (4608:4608:4608) (4523:4523:4523))
        (PORT d[3] (3652:3652:3652) (3657:3657:3657))
        (PORT d[4] (4576:4576:4576) (4451:4451:4451))
        (PORT d[5] (5611:5611:5611) (5657:5657:5657))
        (PORT d[6] (6272:6272:6272) (6493:6493:6493))
        (PORT d[7] (3952:3952:3952) (3988:3988:3988))
        (PORT d[8] (4329:4329:4329) (4494:4494:4494))
        (PORT d[9] (6766:6766:6766) (7038:7038:7038))
        (PORT d[10] (4476:4476:4476) (4670:4670:4670))
        (PORT d[11] (4614:4614:4614) (4841:4841:4841))
        (PORT d[12] (5927:5927:5927) (5926:5926:5926))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (4895:4895:4895) (4878:4878:4878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4495:4495:4495))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (4895:4895:4895) (4878:4878:4878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5825:5825:5825) (5955:5955:5955))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (4895:4895:4895) (4878:4878:4878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3738:3738:3738))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (4899:4899:4899) (4882:4882:4882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT d[0] (4899:4899:4899) (4882:4882:4882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1850:1850:1850))
        (PORT datab (1864:1864:1864) (1808:1808:1808))
        (PORT datac (3134:3134:3134) (3059:3059:3059))
        (PORT datad (2546:2546:2546) (2702:2702:2702))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3188:3188:3188))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT ena (4614:4614:4614) (4554:4554:4554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3336:3336:3336))
        (PORT d[1] (7826:7826:7826) (7919:7919:7919))
        (PORT d[2] (2415:2415:2415) (2302:2302:2302))
        (PORT d[3] (4252:4252:4252) (4210:4210:4210))
        (PORT d[4] (4914:4914:4914) (4790:4790:4790))
        (PORT d[5] (2891:2891:2891) (2995:2995:2995))
        (PORT d[6] (4670:4670:4670) (4731:4731:4731))
        (PORT d[7] (4628:4628:4628) (4628:4628:4628))
        (PORT d[8] (3256:3256:3256) (3315:3315:3315))
        (PORT d[9] (7442:7442:7442) (7674:7674:7674))
        (PORT d[10] (3208:3208:3208) (3270:3270:3270))
        (PORT d[11] (3296:3296:3296) (3354:3354:3354))
        (PORT d[12] (4728:4728:4728) (4632:4632:4632))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (4610:4610:4610) (4550:4550:4550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4315:4315:4315) (4396:4396:4396))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (4610:4610:4610) (4550:4550:4550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5062:5062:5062) (5089:5089:5089))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (4610:4610:4610) (4550:4550:4550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5180:5180:5180))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT ena (4614:4614:4614) (4554:4554:4554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT d[0] (4614:4614:4614) (4554:4554:4554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2752:2752:2752))
        (PORT datab (1498:1498:1498) (1455:1455:1455))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1435:1435:1435) (1360:1360:1360))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2699:2699:2699) (2700:2700:2700))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (2049:2049:2049))
        (PORT datab (1383:1383:1383) (1370:1370:1370))
        (PORT datac (721:721:721) (707:707:707))
        (PORT datad (2581:2581:2581) (2579:2579:2579))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1607:1607:1607) (1629:1629:1629))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1059:1059:1059) (1033:1033:1033))
        (PORT datad (1718:1718:1718) (1743:1743:1743))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (515:515:515))
        (PORT datab (309:309:309) (370:370:370))
        (PORT datad (1102:1102:1102) (1144:1144:1144))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT asdata (1452:1452:1452) (1469:1469:1469))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT ena (3067:3067:3067) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1735:1735:1735) (1792:1792:1792))
        (PORT datac (1131:1131:1131) (1183:1183:1183))
        (PORT datad (1088:1088:1088) (1139:1139:1139))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (730:730:730))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (1077:1077:1077) (1124:1124:1124))
        (PORT datad (1034:1034:1034) (1024:1024:1024))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (1571:1571:1571) (1555:1555:1555))
        (PORT datac (1216:1216:1216) (1181:1181:1181))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1834:1834:1834) (1788:1788:1788))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1149:1149:1149))
        (PORT datab (1743:1743:1743) (1727:1727:1727))
        (PORT datac (1592:1592:1592) (1587:1587:1587))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (1676:1676:1676) (1646:1646:1646))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT asdata (1689:1689:1689) (1670:1670:1670))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (PORT ena (1467:1467:1467) (1426:1426:1426))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1188:1188:1188))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (1642:1642:1642) (1663:1663:1663))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (745:745:745))
        (PORT datab (1081:1081:1081) (1068:1068:1068))
        (PORT datac (1079:1079:1079) (1126:1126:1126))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (2044:2044:2044))
        (PORT datab (1384:1384:1384) (1371:1371:1371))
        (PORT datac (752:752:752) (747:747:747))
        (PORT datad (2585:2585:2585) (2582:2582:2582))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1664:1664:1664) (1673:1673:1673))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1795:1795:1795))
        (PORT datad (958:958:958) (941:941:941))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (515:515:515))
        (PORT datab (309:309:309) (370:370:370))
        (PORT datad (1115:1115:1115) (1156:1156:1156))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (739:739:739))
        (PORT datab (1442:1442:1442) (1413:1413:1413))
        (PORT datac (1714:1714:1714) (1774:1774:1774))
        (PORT datad (1683:1683:1683) (1668:1668:1668))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT ena (1967:1967:1967) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (864:864:864))
        (PORT datab (1144:1144:1144) (1191:1191:1191))
        (PORT datac (253:253:253) (333:333:333))
        (PORT datad (1363:1363:1363) (1392:1392:1392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (687:687:687))
        (PORT datab (1628:1628:1628) (1591:1591:1591))
        (PORT datad (1030:1030:1030) (1007:1007:1007))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1421:1421:1421) (1404:1404:1404))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT sload (963:963:963) (1045:1045:1045))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1012:1012:1012))
        (PORT datac (3235:3235:3235) (3247:3247:3247))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1861:1861:1861))
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (PORT ena (4854:4854:4854) (4844:4844:4844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5696:5696:5696) (5922:5922:5922))
        (PORT d[1] (2341:2341:2341) (2302:2302:2302))
        (PORT d[2] (2807:2807:2807) (2777:2777:2777))
        (PORT d[3] (1986:1986:1986) (1951:1951:1951))
        (PORT d[4] (2042:2042:2042) (2006:2006:2006))
        (PORT d[5] (3356:3356:3356) (3286:3286:3286))
        (PORT d[6] (6090:6090:6090) (6170:6170:6170))
        (PORT d[7] (2656:2656:2656) (2613:2613:2613))
        (PORT d[8] (3949:3949:3949) (4054:4054:4054))
        (PORT d[9] (7783:7783:7783) (8013:8013:8013))
        (PORT d[10] (2786:2786:2786) (2747:2747:2747))
        (PORT d[11] (6637:6637:6637) (6785:6785:6785))
        (PORT d[12] (3130:3130:3130) (3084:3084:3084))
        (PORT clk (2574:2574:2574) (2603:2603:2603))
        (PORT ena (4850:4850:4850) (4840:4840:4840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7089:7089:7089) (7149:7149:7149))
        (PORT clk (2574:2574:2574) (2603:2603:2603))
        (PORT ena (4850:4850:4850) (4840:4840:4840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1332:1332:1332))
        (PORT clk (2574:2574:2574) (2603:2603:2603))
        (PORT ena (4850:4850:4850) (4840:4840:4840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1599:1599:1599))
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (PORT ena (4854:4854:4854) (4844:4844:4844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (PORT d[0] (4854:4854:4854) (4844:4844:4844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1150:1150:1150))
        (PORT datab (2262:2262:2262) (2378:2378:2378))
        (PORT datac (1924:1924:1924) (2080:2080:2080))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1501:1501:1501))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT ena (3361:3361:3361) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3697:3697:3697) (3801:3801:3801))
        (PORT d[1] (2404:2404:2404) (2396:2396:2396))
        (PORT d[2] (3207:3207:3207) (3187:3187:3187))
        (PORT d[3] (4812:4812:4812) (4879:4879:4879))
        (PORT d[4] (6353:6353:6353) (6622:6622:6622))
        (PORT d[5] (4417:4417:4417) (4397:4397:4397))
        (PORT d[6] (7737:7737:7737) (7916:7916:7916))
        (PORT d[7] (2581:2581:2581) (2546:2546:2546))
        (PORT d[8] (3969:3969:3969) (4121:4121:4121))
        (PORT d[9] (7758:7758:7758) (7986:7986:7986))
        (PORT d[10] (2008:2008:2008) (1990:1990:1990))
        (PORT d[11] (6723:6723:6723) (6943:6943:6943))
        (PORT d[12] (2687:2687:2687) (2666:2666:2666))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT ena (3357:3357:3357) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4532:4532:4532))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT ena (3357:3357:3357) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7351:7351:7351) (7410:7410:7410))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT ena (3357:3357:3357) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3113:3113:3113))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT ena (3361:3361:3361) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT d[0] (3361:3361:3361) (3386:3386:3386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2147:2147:2147))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT ena (3395:3395:3395) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4263:4263:4263))
        (PORT d[1] (4307:4307:4307) (4366:4366:4366))
        (PORT d[2] (4763:4763:4763) (4895:4895:4895))
        (PORT d[3] (5206:5206:5206) (5264:5264:5264))
        (PORT d[4] (5657:5657:5657) (5940:5940:5940))
        (PORT d[5] (5886:5886:5886) (5886:5886:5886))
        (PORT d[6] (7008:7008:7008) (7189:7189:7189))
        (PORT d[7] (3601:3601:3601) (3556:3556:3556))
        (PORT d[8] (4788:4788:4788) (4974:4974:4974))
        (PORT d[9] (7351:7351:7351) (7583:7583:7583))
        (PORT d[10] (4709:4709:4709) (4856:4856:4856))
        (PORT d[11] (6064:6064:6064) (6294:6294:6294))
        (PORT d[12] (3274:3274:3274) (3209:3209:3209))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT ena (3391:3391:3391) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4328:4328:4328))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT ena (3391:3391:3391) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6717:6717:6717) (6778:6778:6778))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT ena (3391:3391:3391) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2613:2613:2613))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT ena (3395:3395:3395) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT d[0] (3395:3395:3395) (3414:3414:3414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1520:1520:1520))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT ena (2088:2088:2088) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3790:3790:3790))
        (PORT d[1] (2802:2802:2802) (2803:2803:2803))
        (PORT d[2] (3628:3628:3628) (3633:3633:3633))
        (PORT d[3] (6231:6231:6231) (6279:6279:6279))
        (PORT d[4] (3666:3666:3666) (3781:3781:3781))
        (PORT d[5] (4769:4769:4769) (4748:4748:4748))
        (PORT d[6] (8066:8066:8066) (8246:8246:8246))
        (PORT d[7] (2986:2986:2986) (2952:2952:2952))
        (PORT d[8] (4509:4509:4509) (4667:4667:4667))
        (PORT d[9] (8103:8103:8103) (8329:8329:8329))
        (PORT d[10] (2756:2756:2756) (2744:2744:2744))
        (PORT d[11] (4813:4813:4813) (4935:4935:4935))
        (PORT d[12] (3028:3028:3028) (3000:3000:3000))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
        (PORT ena (2084:2084:2084) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2203:2203:2203))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
        (PORT ena (2084:2084:2084) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6043:6043:6043) (6060:6060:6060))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
        (PORT ena (2084:2084:2084) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3522:3522:3522))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT ena (2088:2088:2088) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (2088:2088:2088) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1394:1394:1394))
        (PORT datab (1491:1491:1491) (1468:1468:1468))
        (PORT datac (1912:1912:1912) (2067:2067:2067))
        (PORT datad (2213:2213:2213) (2317:2317:2317))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2190:2190:2190))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (7587:7587:7587) (7436:7436:7436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4320:4320:4320))
        (PORT d[1] (6590:6590:6590) (6745:6745:6745))
        (PORT d[2] (2616:2616:2616) (2674:2674:2674))
        (PORT d[3] (7063:7063:7063) (7191:7191:7191))
        (PORT d[4] (4228:4228:4228) (4440:4440:4440))
        (PORT d[5] (4193:4193:4193) (4101:4101:4101))
        (PORT d[6] (6931:6931:6931) (7084:7084:7084))
        (PORT d[7] (4323:4323:4323) (4253:4253:4253))
        (PORT d[8] (4467:4467:4467) (4661:4661:4661))
        (PORT d[9] (8428:8428:8428) (8600:8600:8600))
        (PORT d[10] (3227:3227:3227) (3291:3291:3291))
        (PORT d[11] (5747:5747:5747) (5985:5985:5985))
        (PORT d[12] (3917:3917:3917) (3899:3899:3899))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7583:7583:7583) (7432:7432:7432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3107:3107:3107))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7583:7583:7583) (7432:7432:7432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6472:6472:6472) (6553:6553:6553))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7583:7583:7583) (7432:7432:7432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4395:4395:4395))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (7587:7587:7587) (7436:7436:7436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (7587:7587:7587) (7436:7436:7436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (2128:2128:2128))
        (PORT datab (1107:1107:1107) (1083:1083:1083))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1978:1978:1978) (1971:1971:1971))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1967:1967:1967))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT ena (5017:5017:5017) (4912:4912:4912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1352:1352:1352))
        (PORT d[1] (3059:3059:3059) (3013:3013:3013))
        (PORT d[2] (1921:1921:1921) (1854:1854:1854))
        (PORT d[3] (1311:1311:1311) (1279:1279:1279))
        (PORT d[4] (2436:2436:2436) (2391:2391:2391))
        (PORT d[5] (3810:3810:3810) (3792:3792:3792))
        (PORT d[6] (1435:1435:1435) (1427:1427:1427))
        (PORT d[7] (3404:3404:3404) (3362:3362:3362))
        (PORT d[8] (1109:1109:1109) (1104:1104:1104))
        (PORT d[9] (4100:4100:4100) (4061:4061:4061))
        (PORT d[10] (3488:3488:3488) (3446:3446:3446))
        (PORT d[11] (3461:3461:3461) (3421:3421:3421))
        (PORT d[12] (2065:2065:2065) (2022:2022:2022))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (5013:5013:5013) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1383:1383:1383))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (5013:5013:5013) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1696:1696:1696))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (5013:5013:5013) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7108:7108:7108) (7232:7232:7232))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT ena (5017:5017:5017) (4912:4912:4912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT d[0] (5017:5017:5017) (4912:4912:4912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1698:1698:1698))
        (PORT datab (2257:2257:2257) (2372:2372:2372))
        (PORT datac (1919:1919:1919) (2075:2075:2075))
        (PORT datad (1865:1865:1865) (1815:1815:1815))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2321:2321:2321) (2355:2355:2355))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (926:926:926) (963:963:963))
        (PORT datac (1348:1348:1348) (1364:1364:1364))
        (PORT datad (1209:1209:1209) (1180:1180:1180))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1014:1014:1014))
        (PORT datab (1072:1072:1072) (1047:1047:1047))
        (PORT datad (996:996:996) (1025:1025:1025))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1112:1112:1112) (1118:1118:1118))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT sload (2266:2266:2266) (2279:2279:2279))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1466:1466:1466))
        (PORT datab (718:718:718) (727:727:727))
        (PORT datad (683:683:683) (682:682:682))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1177:1177:1177) (1218:1218:1218))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sclr (1972:1972:1972) (2005:2005:2005))
        (PORT sload (2013:2013:2013) (2079:2079:2079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1113:1113:1113))
        (PORT datab (1119:1119:1119) (1137:1137:1137))
        (PORT datac (995:995:995) (1014:1014:1014))
        (PORT datad (1638:1638:1638) (1658:1658:1658))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (412:412:412))
        (PORT datab (1069:1069:1069) (1071:1071:1071))
        (PORT datac (214:214:214) (253:253:253))
        (PORT datad (436:436:436) (454:454:454))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1168:1168:1168))
        (PORT datab (1166:1166:1166) (1201:1201:1201))
        (PORT datac (1224:1224:1224) (1199:1199:1199))
        (PORT datad (237:237:237) (263:263:263))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (848:848:848))
        (PORT datac (1005:1005:1005) (1029:1029:1029))
        (PORT datad (1607:1607:1607) (1575:1575:1575))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1073:1073:1073))
        (PORT datab (341:341:341) (428:428:428))
        (PORT datac (291:291:291) (382:382:382))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1468:1468:1468))
        (PORT datab (745:745:745) (787:787:787))
        (PORT datac (705:705:705) (746:746:746))
        (PORT datad (730:730:730) (768:768:768))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (659:659:659))
        (PORT datab (1634:1634:1634) (1616:1616:1616))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_mcu_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|t_dav\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (793:793:793) (831:831:831))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (693:693:693) (728:728:728))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2053:2053:2053) (2041:2041:2041))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (776:776:776))
        (PORT datab (3195:3195:3195) (3089:3089:3089))
        (PORT datad (691:691:691) (723:723:723))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2264:2264:2264))
        (PORT ena (1566:1566:1566) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (582:582:582))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (291:291:291) (381:381:381))
        (PORT datad (436:436:436) (481:481:481))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (522:522:522))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (272:272:272) (362:362:362))
        (PORT datad (498:498:498) (565:565:565))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|t_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datac (291:291:291) (380:380:380))
        (PORT datad (791:791:791) (829:829:829))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1052:1052:1052))
        (PORT datad (1626:1626:1626) (1589:1589:1589))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (760:760:760) (755:755:755))
        (PORT datac (456:456:456) (474:474:474))
        (PORT datad (760:760:760) (814:814:814))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1713:1713:1713) (1672:1672:1672))
        (PORT sload (3176:3176:3176) (3236:3236:3236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT asdata (1117:1117:1117) (1150:1150:1150))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (517:517:517))
        (PORT datab (418:418:418) (433:433:433))
        (PORT datad (369:369:369) (372:372:372))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT asdata (692:692:692) (772:772:772))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2484:2484:2484) (2394:2394:2394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1363:1363:1363))
        (PORT datab (1121:1121:1121) (1169:1169:1169))
        (PORT datac (1588:1588:1588) (1588:1588:1588))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1435:1435:1435) (1481:1481:1481))
        (PORT datac (237:237:237) (271:271:271))
        (PORT datad (783:783:783) (840:840:840))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (960:960:960))
        (PORT datab (1071:1071:1071) (1069:1069:1069))
        (PORT datac (2131:2131:2131) (2074:2074:2074))
        (PORT datad (1684:1684:1684) (1669:1669:1669))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT ena (1967:1967:1967) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1446:1446:1446))
        (PORT datab (1485:1485:1485) (1544:1544:1544))
        (PORT datac (797:797:797) (812:812:812))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (719:719:719))
        (PORT datab (865:865:865) (889:889:889))
        (PORT datac (1428:1428:1428) (1424:1424:1424))
        (PORT datad (909:909:909) (987:987:987))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (1012:1012:1012))
        (PORT datac (3209:3209:3209) (3214:3214:3214))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3525:3525:3525))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3540:3540:3540) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5177:5177:5177))
        (PORT d[1] (3346:3346:3346) (3313:3313:3313))
        (PORT d[2] (3656:3656:3656) (3607:3607:3607))
        (PORT d[3] (3659:3659:3659) (3590:3590:3590))
        (PORT d[4] (2851:2851:2851) (2898:2898:2898))
        (PORT d[5] (2475:2475:2475) (2535:2535:2535))
        (PORT d[6] (3480:3480:3480) (3410:3410:3410))
        (PORT d[7] (3257:3257:3257) (3203:3203:3203))
        (PORT d[8] (3266:3266:3266) (3212:3212:3212))
        (PORT d[9] (3901:3901:3901) (3844:3844:3844))
        (PORT d[10] (3582:3582:3582) (3528:3528:3528))
        (PORT d[11] (2947:2947:2947) (2899:2899:2899))
        (PORT d[12] (3259:3259:3259) (3206:3206:3206))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3536:3536:3536) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3695:3695:3695))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3536:3536:3536) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (5004:5004:5004))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3536:3536:3536) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4542:4542:4542))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3540:3540:3540) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (3540:3540:3540) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3634:3634:3634))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5224:5224:5224) (5203:5203:5203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (5265:5265:5265))
        (PORT d[1] (4167:4167:4167) (4215:4215:4215))
        (PORT d[2] (4177:4177:4177) (4341:4341:4341))
        (PORT d[3] (5536:5536:5536) (5641:5641:5641))
        (PORT d[4] (2987:2987:2987) (3073:3073:3073))
        (PORT d[5] (3389:3389:3389) (3482:3482:3482))
        (PORT d[6] (5398:5398:5398) (5534:5534:5534))
        (PORT d[7] (6163:6163:6163) (6004:6004:6004))
        (PORT d[8] (5621:5621:5621) (5553:5553:5553))
        (PORT d[9] (4678:4678:4678) (4712:4712:4712))
        (PORT d[10] (4813:4813:4813) (4929:4929:4929))
        (PORT d[11] (3850:3850:3850) (4009:4009:4009))
        (PORT d[12] (5544:5544:5544) (5426:5426:5426))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (5220:5220:5220) (5199:5199:5199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3286:3286:3286))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (5220:5220:5220) (5199:5199:5199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6048:6048:6048) (6130:6130:6130))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (5220:5220:5220) (5199:5199:5199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4244:4244:4244))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5224:5224:5224) (5203:5203:5203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (5224:5224:5224) (5203:5203:5203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3077:3077:3077))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (5112:5112:5112) (5137:5137:5137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4112:4112:4112) (4284:4284:4284))
        (PORT d[1] (3910:3910:3910) (3929:3929:3929))
        (PORT d[2] (4379:4379:4379) (4322:4322:4322))
        (PORT d[3] (4815:4815:4815) (4720:4720:4720))
        (PORT d[4] (2603:2603:2603) (2650:2650:2650))
        (PORT d[5] (3199:3199:3199) (3256:3256:3256))
        (PORT d[6] (6043:6043:6043) (6120:6120:6120))
        (PORT d[7] (4710:4710:4710) (4632:4632:4632))
        (PORT d[8] (4764:4764:4764) (4682:4682:4682))
        (PORT d[9] (4584:4584:4584) (4566:4566:4566))
        (PORT d[10] (3932:3932:3932) (4067:4067:4067))
        (PORT d[11] (3391:3391:3391) (3507:3507:3507))
        (PORT d[12] (4391:4391:4391) (4318:4318:4318))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (5108:5108:5108) (5133:5133:5133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (3795:3795:3795))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (5108:5108:5108) (5133:5133:5133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5696:5696:5696) (5747:5747:5747))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (5108:5108:5108) (5133:5133:5133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3650:3650:3650) (3717:3717:3717))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (5112:5112:5112) (5137:5137:5137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (5112:5112:5112) (5137:5137:5137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3104:3104:3104))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (4730:4730:4730) (4747:4747:4747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4353:4353:4353))
        (PORT d[1] (3542:3542:3542) (3557:3557:3557))
        (PORT d[2] (4006:4006:4006) (3947:3947:3947))
        (PORT d[3] (4501:4501:4501) (4406:4406:4406))
        (PORT d[4] (2930:2930:2930) (2964:2964:2964))
        (PORT d[5] (2838:2838:2838) (2896:2896:2896))
        (PORT d[6] (5686:5686:5686) (5765:5765:5765))
        (PORT d[7] (4311:4311:4311) (4235:4235:4235))
        (PORT d[8] (4369:4369:4369) (4287:4287:4287))
        (PORT d[9] (4234:4234:4234) (4224:4224:4224))
        (PORT d[10] (4015:4015:4015) (4154:4154:4154))
        (PORT d[11] (3399:3399:3399) (3524:3524:3524))
        (PORT d[12] (4005:4005:4005) (3933:3933:3933))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (4726:4726:4726) (4743:4743:4743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4351:4351:4351))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (4726:4726:4726) (4743:4743:4743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5380:5380:5380))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (4726:4726:4726) (4743:4743:4743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4079:4079:4079))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (4730:4730:4730) (4747:4747:4747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (4730:4730:4730) (4747:4747:4747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1524:1524:1524))
        (PORT datab (2695:2695:2695) (2892:2892:2892))
        (PORT datac (1911:1911:1911) (1830:1830:1830))
        (PORT datad (1926:1926:1926) (2070:2070:2070))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2133:2133:2133))
        (PORT datab (1120:1120:1120) (1101:1101:1101))
        (PORT datac (3278:3278:3278) (3151:3151:3151))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3878:3878:3878))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (3892:3892:3892) (3909:3909:3909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4555:4555:4555) (4770:4770:4770))
        (PORT d[1] (3069:3069:3069) (3048:3048:3048))
        (PORT d[2] (3307:3307:3307) (3254:3254:3254))
        (PORT d[3] (3307:3307:3307) (3252:3252:3252))
        (PORT d[4] (3399:3399:3399) (3370:3370:3370))
        (PORT d[5] (2459:2459:2459) (2525:2525:2525))
        (PORT d[6] (3840:3840:3840) (3759:3759:3759))
        (PORT d[7] (3552:3552:3552) (3484:3484:3484))
        (PORT d[8] (3848:3848:3848) (3769:3769:3769))
        (PORT d[9] (3534:3534:3534) (3483:3483:3483))
        (PORT d[10] (2936:2936:2936) (2899:2899:2899))
        (PORT d[11] (3988:3988:3988) (4084:4084:4084))
        (PORT d[12] (2949:2949:2949) (2908:2908:2908))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (3888:3888:3888) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3637:3637:3637))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (3888:3888:3888) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4616:4616:4616))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (3888:3888:3888) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4539:4539:4539))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (3892:3892:3892) (3909:3909:3909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (3892:3892:3892) (3909:3909:3909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (2691:2691:2691) (2888:2888:2888))
        (PORT datac (1335:1335:1335) (1320:1320:1320))
        (PORT datad (1921:1921:1921) (2064:2064:2064))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3417:3417:3417))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT ena (4913:4913:4913) (4883:4883:4883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4860:4860:4860))
        (PORT d[1] (3861:3861:3861) (3918:3918:3918))
        (PORT d[2] (3847:3847:3847) (4022:4022:4022))
        (PORT d[3] (5939:5939:5939) (6079:6079:6079))
        (PORT d[4] (2957:2957:2957) (3037:3037:3037))
        (PORT d[5] (2933:2933:2933) (3034:3034:3034))
        (PORT d[6] (5337:5337:5337) (5471:5471:5471))
        (PORT d[7] (5818:5818:5818) (5665:5665:5665))
        (PORT d[8] (5291:5291:5291) (5229:5229:5229))
        (PORT d[9] (4355:4355:4355) (4393:4393:4393))
        (PORT d[10] (4871:4871:4871) (4992:4992:4992))
        (PORT d[11] (3830:3830:3830) (3988:3988:3988))
        (PORT d[12] (5209:5209:5209) (5096:5096:5096))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (4909:4909:4909) (4879:4879:4879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4664:4664:4664))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (4909:4909:4909) (4879:4879:4879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5724:5724:5724) (5812:5812:5812))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (4909:4909:4909) (4879:4879:4879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4541:4541:4541))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT ena (4913:4913:4913) (4883:4883:4883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT d[0] (4913:4913:4913) (4883:4883:4883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1051:1051:1051))
        (PORT datab (2695:2695:2695) (2892:2892:2892))
        (PORT datac (3235:3235:3235) (3087:3087:3087))
        (PORT datad (1925:1925:1925) (2069:2069:2069))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (2308:2308:2308) (2373:2373:2373))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1142:1142:1142))
        (PORT datab (1370:1370:1370) (1413:1413:1413))
        (PORT datac (1327:1327:1327) (1372:1372:1372))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2156:2156:2156))
        (PORT datab (1333:1333:1333) (1342:1342:1342))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1052:1052:1052) (1060:1060:1060))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2063:2063:2063) (2028:2028:2028))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (490:490:490))
        (PORT datab (709:709:709) (748:748:748))
        (PORT datac (784:784:784) (802:802:802))
        (PORT datad (730:730:730) (733:733:733))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1645:1645:1645))
        (PORT datab (1782:1782:1782) (1808:1808:1808))
        (PORT datac (1177:1177:1177) (1218:1218:1218))
        (PORT datad (1715:1715:1715) (1725:1725:1725))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (1986:1986:1986))
        (PORT datab (1998:1998:1998) (2003:2003:2003))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1242:1242:1242) (1286:1286:1286))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sclr (1919:1919:1919) (1951:1951:1951))
        (PORT sload (2364:2364:2364) (2428:2428:2428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3321:3321:3321) (3373:3373:3373))
        (PORT datab (2188:2188:2188) (2344:2344:2344))
        (PORT datac (1637:1637:1637) (1666:1666:1666))
        (PORT datad (1031:1031:1031) (1056:1056:1056))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3991:3991:3991) (3855:3855:3855))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (5430:5430:5430) (5330:5330:5330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4906:4906:4906) (5149:5149:5149))
        (PORT d[1] (5469:5469:5469) (5546:5546:5546))
        (PORT d[2] (4251:4251:4251) (4450:4450:4450))
        (PORT d[3] (5037:5037:5037) (5051:5051:5051))
        (PORT d[4] (4356:4356:4356) (4221:4221:4221))
        (PORT d[5] (2931:2931:2931) (3028:3028:3028))
        (PORT d[6] (4683:4683:4683) (4703:4703:4703))
        (PORT d[7] (4227:4227:4227) (4212:4212:4212))
        (PORT d[8] (3931:3931:3931) (4001:4001:4001))
        (PORT d[9] (3773:3773:3773) (3657:3657:3657))
        (PORT d[10] (4042:4042:4042) (4041:4041:4041))
        (PORT d[11] (3319:3319:3319) (3402:3402:3402))
        (PORT d[12] (5889:5889:5889) (5882:5882:5882))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (5426:5426:5426) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5493:5493:5493) (5447:5447:5447))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (5426:5426:5426) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (5130:5130:5130))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (5426:5426:5426) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5363:5363:5363))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (5430:5430:5430) (5330:5330:5330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT d[0] (5430:5430:5430) (5330:5330:5330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3234:3234:3234) (3434:3434:3434))
        (PORT datab (2349:2349:2349) (2534:2534:2534))
        (PORT datac (1867:1867:1867) (1827:1827:1827))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3197:3197:3197))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (5072:5072:5072) (4972:4972:4972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6029:6029:6029) (6272:6272:6272))
        (PORT d[1] (5133:5133:5133) (5238:5238:5238))
        (PORT d[2] (4657:4657:4657) (4869:4869:4869))
        (PORT d[3] (5116:5116:5116) (5141:5141:5141))
        (PORT d[4] (5050:5050:5050) (4911:4911:4911))
        (PORT d[5] (3922:3922:3922) (4014:4014:4014))
        (PORT d[6] (4270:4270:4270) (4290:4290:4290))
        (PORT d[7] (4898:4898:4898) (4869:4869:4869))
        (PORT d[8] (4597:4597:4597) (4662:4662:4662))
        (PORT d[9] (4473:4473:4473) (4355:4355:4355))
        (PORT d[10] (4413:4413:4413) (4413:4413:4413))
        (PORT d[11] (3297:3297:3297) (3386:3386:3386))
        (PORT d[12] (6300:6300:6300) (6301:6301:6301))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (5068:5068:5068) (4968:4968:4968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5536:5536:5536) (5530:5530:5530))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (5068:5068:5068) (4968:4968:4968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (5071:5071:5071))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (5068:5068:5068) (4968:4968:4968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5960:5960:5960) (6099:6099:6099))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (5072:5072:5072) (4972:4972:4972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (5072:5072:5072) (4972:4972:4972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1925:1925:1925))
        (PORT datab (2343:2343:2343) (2526:2526:2526))
        (PORT datac (3203:3203:3203) (3391:3391:3391))
        (PORT datad (1207:1207:1207) (1177:1177:1177))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3482:3482:3482))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT ena (5053:5053:5053) (4951:4951:4951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5667:5667:5667))
        (PORT d[1] (5125:5125:5125) (5230:5230:5230))
        (PORT d[2] (4647:4647:4647) (4858:4858:4858))
        (PORT d[3] (4799:4799:4799) (4830:4830:4830))
        (PORT d[4] (4724:4724:4724) (4605:4605:4605))
        (PORT d[5] (3250:3250:3250) (3344:3344:3344))
        (PORT d[6] (4303:4303:4303) (4334:4334:4334))
        (PORT d[7] (4601:4601:4601) (4585:4585:4585))
        (PORT d[8] (4620:4620:4620) (4687:4687:4687))
        (PORT d[9] (4136:4136:4136) (4019:4019:4019))
        (PORT d[10] (4035:4035:4035) (4038:4038:4038))
        (PORT d[11] (3312:3312:3312) (3401:3401:3401))
        (PORT d[12] (5969:5969:5969) (5980:5980:5980))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT ena (5049:5049:5049) (4947:4947:4947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (4149:4149:4149))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT ena (5049:5049:5049) (4947:4947:4947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5099:5099:5099))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT ena (5049:5049:5049) (4947:4947:4947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5596:5596:5596) (5740:5740:5740))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT ena (5053:5053:5053) (4951:4951:4951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT d[0] (5053:5053:5053) (4951:4951:4951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4721:4721:4721) (4670:4670:4670))
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT ena (5608:5608:5608) (5546:5546:5546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (4101:4101:4101))
        (PORT d[1] (5604:5604:5604) (5796:5796:5796))
        (PORT d[2] (4520:4520:4520) (4280:4280:4280))
        (PORT d[3] (4359:4359:4359) (4374:4374:4374))
        (PORT d[4] (6966:6966:6966) (6760:6760:6760))
        (PORT d[5] (2577:2577:2577) (2679:2679:2679))
        (PORT d[6] (6267:6267:6267) (6348:6348:6348))
        (PORT d[7] (3089:3089:3089) (3012:3012:3012))
        (PORT d[8] (4321:4321:4321) (4453:4453:4453))
        (PORT d[9] (7575:7575:7575) (7915:7915:7915))
        (PORT d[10] (4639:4639:4639) (4726:4726:4726))
        (PORT d[11] (3381:3381:3381) (3480:3480:3480))
        (PORT d[12] (6073:6073:6073) (6003:6003:6003))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
        (PORT ena (5604:5604:5604) (5542:5542:5542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4411:4411:4411))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
        (PORT ena (5604:5604:5604) (5542:5542:5542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5419:5419:5419) (5473:5473:5473))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
        (PORT ena (5604:5604:5604) (5542:5542:5542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4541:4541:4541))
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT ena (5608:5608:5608) (5546:5546:5546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT d[0] (5608:5608:5608) (5546:5546:5546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3132:3132:3132))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (5931:5931:5931) (5765:5765:5765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5223:5223:5223) (5472:5472:5472))
        (PORT d[1] (4285:4285:4285) (4347:4347:4347))
        (PORT d[2] (4470:4470:4470) (4677:4677:4677))
        (PORT d[3] (4308:4308:4308) (4289:4289:4289))
        (PORT d[4] (2957:2957:2957) (2911:2911:2911))
        (PORT d[5] (2372:2372:2372) (2357:2357:2357))
        (PORT d[6] (2422:2422:2422) (2397:2397:2397))
        (PORT d[7] (2466:2466:2466) (2443:2443:2443))
        (PORT d[8] (2448:2448:2448) (2426:2426:2426))
        (PORT d[9] (2669:2669:2669) (2641:2641:2641))
        (PORT d[10] (3910:3910:3910) (3891:3891:3891))
        (PORT d[11] (4028:4028:4028) (4151:4151:4151))
        (PORT d[12] (2921:2921:2921) (2859:2859:2859))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (5927:5927:5927) (5761:5761:5761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4133:4133:4133))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (5927:5927:5927) (5761:5761:5761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3484:3484:3484))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (5927:5927:5927) (5761:5761:5761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (5244:5244:5244))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (5931:5931:5931) (5765:5765:5765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (5931:5931:5931) (5765:5765:5765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (3858:3858:3858))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (5432:5432:5432) (5331:5331:5331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (5215:5215:5215))
        (PORT d[1] (4776:4776:4776) (4885:4885:4885))
        (PORT d[2] (4226:4226:4226) (4437:4437:4437))
        (PORT d[3] (4732:4732:4732) (4760:4760:4760))
        (PORT d[4] (3783:3783:3783) (3679:3679:3679))
        (PORT d[5] (2571:2571:2571) (2671:2671:2671))
        (PORT d[6] (4690:4690:4690) (4711:4711:4711))
        (PORT d[7] (3867:3867:3867) (3855:3855:3855))
        (PORT d[8] (3654:3654:3654) (3743:3743:3743))
        (PORT d[9] (3449:3449:3449) (3340:3340:3340))
        (PORT d[10] (4017:4017:4017) (4013:4013:4013))
        (PORT d[11] (3645:3645:3645) (3722:3722:3722))
        (PORT d[12] (5894:5894:5894) (5888:5888:5888))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (5428:5428:5428) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3652:3652:3652))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (5428:5428:5428) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (5107:5107:5107))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (5428:5428:5428) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4899:4899:4899) (5055:5055:5055))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (5432:5432:5432) (5331:5331:5331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (5432:5432:5432) (5331:5331:5331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1874:1874:1874))
        (PORT datab (2347:2347:2347) (2532:2532:2532))
        (PORT datac (3197:3197:3197) (3384:3384:3384))
        (PORT datad (1666:1666:1666) (1668:1668:1668))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1530:1530:1530))
        (PORT datab (2664:2664:2664) (2546:2546:2546))
        (PORT datac (3201:3201:3201) (3389:3389:3389))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2477:2477:2477) (2586:2586:2586))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (869:869:869))
        (PORT datab (1131:1131:1131) (1183:1183:1183))
        (PORT datac (1010:1010:1010) (1068:1068:1068))
        (PORT datad (717:717:717) (739:739:739))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1599:1599:1599))
        (PORT datab (1464:1464:1464) (1450:1450:1450))
        (PORT datac (2149:2149:2149) (2142:2142:2142))
        (PORT datad (969:969:969) (951:951:951))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT ena (2915:2915:2915) (2845:2845:2845))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (487:487:487))
        (PORT datab (1797:1797:1797) (1740:1740:1740))
        (PORT datac (785:785:785) (803:803:803))
        (PORT datad (759:759:759) (797:797:797))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (1109:1109:1109) (1161:1161:1161))
        (PORT datad (1706:1706:1706) (1707:1707:1707))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1987:1987:1987))
        (PORT datab (1115:1115:1115) (1104:1104:1104))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1201:1201:1201) (1237:1237:1237))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sclr (1919:1919:1919) (1951:1951:1951))
        (PORT sload (2364:2364:2364) (2428:2428:2428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1212:1212:1212))
        (PORT datab (1147:1147:1147) (1201:1201:1201))
        (PORT datac (1112:1112:1112) (1154:1154:1154))
        (PORT datad (1030:1030:1030) (1028:1028:1028))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1021:1021:1021) (1052:1052:1052))
        (PORT datad (1678:1678:1678) (1656:1656:1656))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1678:1678:1678))
        (PORT datab (1120:1120:1120) (1163:1163:1163))
        (PORT datad (435:435:435) (442:442:442))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1932:1932:1932))
        (PORT datab (1076:1076:1076) (1096:1096:1096))
        (PORT datac (618:618:618) (599:599:599))
        (PORT datad (645:645:645) (641:641:641))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1711:1711:1711) (1664:1664:1664))
        (PORT sload (3176:3176:3176) (3236:3236:3236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1086:1086:1086) (1116:1116:1116))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (308:308:308) (369:369:369))
        (PORT datad (425:425:425) (451:451:451))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (360:360:360))
        (PORT datad (272:272:272) (355:355:355))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (852:852:852))
        (PORT datab (260:260:260) (305:305:305))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (401:401:401))
        (PORT datab (303:303:303) (394:394:394))
        (PORT datac (227:227:227) (272:272:272))
        (PORT datad (991:991:991) (987:987:987))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1108:1108:1108))
        (PORT datab (1222:1222:1222) (1281:1281:1281))
        (PORT datac (1750:1750:1750) (1797:1797:1797))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (416:416:416) (429:429:429))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (424:424:424))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (1223:1223:1223) (1281:1281:1281))
        (PORT datac (1751:1751:1751) (1798:1798:1798))
        (PORT datad (1052:1052:1052) (1050:1050:1050))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|wait_latency_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (851:851:851))
        (PORT datab (259:259:259) (305:305:305))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (397:397:397))
        (PORT datab (299:299:299) (390:390:390))
        (PORT datac (224:224:224) (268:268:268))
        (PORT datad (990:990:990) (986:986:986))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_reg\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sw_reg\|read_mux_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1139:1139:1139) (1185:1185:1185))
        (PORT datac (1127:1127:1127) (1179:1179:1179))
        (PORT datad (4544:4544:4544) (4911:4911:4911))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sw_reg\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT asdata (839:839:839) (895:895:895))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT asdata (1965:1965:1965) (1932:1932:1932))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (PORT ena (1467:1467:1467) (1426:1426:1426))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1182:1182:1182))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datad (1638:1638:1638) (1658:1658:1658))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (759:759:759))
        (PORT datab (896:896:896) (946:946:946))
        (PORT datac (968:968:968) (962:962:962))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1003:1003:1003))
        (PORT datab (1050:1050:1050) (1078:1078:1078))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (3500:3500:3500) (3505:3505:3505))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2748:2748:2748))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT ena (4204:4204:4204) (4179:4179:4179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5595:5595:5595) (5782:5782:5782))
        (PORT d[1] (6040:6040:6040) (6152:6152:6152))
        (PORT d[2] (5931:5931:5931) (5849:5849:5849))
        (PORT d[3] (4048:4048:4048) (4053:4053:4053))
        (PORT d[4] (3854:3854:3854) (3731:3731:3731))
        (PORT d[5] (6273:6273:6273) (6321:6321:6321))
        (PORT d[6] (6663:6663:6663) (6892:6892:6892))
        (PORT d[7] (3972:3972:3972) (4013:4013:4013))
        (PORT d[8] (5079:5079:5079) (5241:5241:5241))
        (PORT d[9] (6778:6778:6778) (7050:7050:7050))
        (PORT d[10] (4531:4531:4531) (4738:4738:4738))
        (PORT d[11] (5402:5402:5402) (5641:5641:5641))
        (PORT d[12] (5870:5870:5870) (5867:5867:5867))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (4200:4200:4200) (4175:4175:4175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4130:4130:4130))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (4200:4200:4200) (4175:4175:4175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6502:6502:6502) (6629:6629:6629))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (4200:4200:4200) (4175:4175:4175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3358:3358:3358))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT ena (4204:4204:4204) (4179:4179:4179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT d[0] (4204:4204:4204) (4179:4179:4179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1131:1131:1131) (1181:1181:1181))
        (PORT datac (1300:1300:1300) (1304:1304:1304))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (3567:3567:3567) (3563:3563:3563))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datad (3566:3566:3566) (3562:3562:3562))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1922:1922:1922))
        (PORT d[1] (2894:2894:2894) (2820:2820:2820))
        (PORT d[2] (1668:1668:1668) (1620:1620:1620))
        (PORT d[3] (2905:2905:2905) (2806:2806:2806))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT ena (4423:4423:4423) (4418:4418:4418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5662:5662:5662) (5886:5886:5886))
        (PORT d[1] (6492:6492:6492) (6635:6635:6635))
        (PORT d[2] (2730:2730:2730) (2693:2693:2693))
        (PORT d[3] (2032:2032:2032) (2006:2006:2006))
        (PORT d[4] (2075:2075:2075) (2041:2041:2041))
        (PORT d[5] (2951:2951:2951) (2881:2881:2881))
        (PORT d[6] (5722:5722:5722) (5807:5807:5807))
        (PORT d[7] (6695:6695:6695) (6737:6737:6737))
        (PORT d[8] (3908:3908:3908) (4007:4007:4007))
        (PORT d[9] (7471:7471:7471) (7708:7708:7708))
        (PORT d[10] (2781:2781:2781) (2747:2747:2747))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (4419:4419:4419) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2531:2531:2531))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (4419:4419:4419) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4938:4938:4938) (4935:4935:4935))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (4419:4419:4419) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3752:3752:3752))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT ena (4423:4423:4423) (4418:4418:4418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT d[0] (4423:4423:4423) (4418:4418:4418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2242:2242:2242) (2310:2310:2310))
        (PORT datab (2175:2175:2175) (2115:2115:2115))
        (PORT datac (401:401:401) (411:411:411))
        (PORT datad (2330:2330:2330) (2507:2507:2507))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3243:3243:3243))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6652:6652:6652) (6454:6454:6454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (4277:4277:4277))
        (PORT d[1] (4716:4716:4716) (4817:4817:4817))
        (PORT d[2] (3425:3425:3425) (3567:3567:3567))
        (PORT d[3] (4352:4352:4352) (4391:4391:4391))
        (PORT d[4] (5309:5309:5309) (5593:5593:5593))
        (PORT d[5] (4802:4802:4802) (4806:4806:4806))
        (PORT d[6] (6187:6187:6187) (6361:6361:6361))
        (PORT d[7] (4390:4390:4390) (4353:4353:4353))
        (PORT d[8] (4766:4766:4766) (4946:4946:4946))
        (PORT d[9] (6187:6187:6187) (6348:6348:6348))
        (PORT d[10] (4665:4665:4665) (4792:4792:4792))
        (PORT d[11] (5008:5008:5008) (5243:5243:5243))
        (PORT d[12] (3737:3737:3737) (3701:3701:3701))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6648:6648:6648) (6450:6450:6450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4615:4615:4615))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6648:6648:6648) (6450:6450:6450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5735:5735:5735))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6648:6648:6648) (6450:6450:6450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2900:2900:2900))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6652:6652:6652) (6454:6454:6454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (6652:6652:6652) (6454:6454:6454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (3805:3805:3805))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6591:6591:6591) (6392:6392:6392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (4314:4314:4314))
        (PORT d[1] (4983:4983:4983) (5074:5074:5074))
        (PORT d[2] (3793:3793:3793) (3936:3936:3936))
        (PORT d[3] (4157:4157:4157) (4213:4213:4213))
        (PORT d[4] (5676:5676:5676) (5946:5946:5946))
        (PORT d[5] (5446:5446:5446) (5416:5416:5416))
        (PORT d[6] (5875:5875:5875) (6061:6061:6061))
        (PORT d[7] (4358:4358:4358) (4317:4317:4317))
        (PORT d[8] (4395:4395:4395) (4574:4574:4574))
        (PORT d[9] (6797:6797:6797) (6929:6929:6929))
        (PORT d[10] (4979:4979:4979) (5096:5096:5096))
        (PORT d[11] (4958:4958:4958) (5190:5190:5190))
        (PORT d[12] (3768:3768:3768) (3735:3735:3735))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6587:6587:6587) (6388:6388:6388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4452:4452:4452))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6587:6587:6587) (6388:6388:6388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (6015:6015:6015))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6587:6587:6587) (6388:6388:6388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2834:2834:2834))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6591:6591:6591) (6392:6392:6392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (6591:6591:6591) (6392:6392:6392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3064:3064:3064))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT ena (4167:4167:4167) (4144:4144:4144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5602:5602:5602) (5789:5789:5789))
        (PORT d[1] (6380:6380:6380) (6489:6489:6489))
        (PORT d[2] (5932:5932:5932) (5849:5849:5849))
        (PORT d[3] (3587:3587:3587) (3576:3576:3576))
        (PORT d[4] (3818:3818:3818) (3692:3692:3692))
        (PORT d[5] (6681:6681:6681) (6729:6729:6729))
        (PORT d[6] (7062:7062:7062) (7290:7290:7290))
        (PORT d[7] (3589:3589:3589) (3589:3589:3589))
        (PORT d[8] (5118:5118:5118) (5283:5283:5283))
        (PORT d[9] (6424:6424:6424) (6658:6658:6658))
        (PORT d[10] (4861:4861:4861) (5063:5063:5063))
        (PORT d[11] (5430:5430:5430) (5677:5677:5677))
        (PORT d[12] (5860:5860:5860) (5855:5855:5855))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT ena (4163:4163:4163) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3797:3797:3797))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT ena (4163:4163:4163) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6865:6865:6865) (6985:6985:6985))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT ena (4163:4163:4163) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3485:3485:3485))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT ena (4167:4167:4167) (4144:4144:4144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT d[0] (4167:4167:4167) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1270:1270:1270))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT ena (5210:5210:5210) (5204:5204:5204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1300:1300:1300))
        (PORT d[1] (2719:2719:2719) (2678:2678:2678))
        (PORT d[2] (3156:3156:3156) (3119:3119:3119))
        (PORT d[3] (2342:2342:2342) (2302:2302:2302))
        (PORT d[4] (1707:1707:1707) (1676:1676:1676))
        (PORT d[5] (3732:3732:3732) (3659:3659:3659))
        (PORT d[6] (6461:6461:6461) (6542:6542:6542))
        (PORT d[7] (3052:3052:3052) (3011:3011:3011))
        (PORT d[8] (4296:4296:4296) (4397:4397:4397))
        (PORT d[9] (8148:8148:8148) (8376:8376:8376))
        (PORT d[10] (3149:3149:3149) (3111:3111:3111))
        (PORT d[11] (3805:3805:3805) (3761:3761:3761))
        (PORT d[12] (1447:1447:1447) (1437:1437:1437))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (PORT ena (5206:5206:5206) (5200:5200:5200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (1929:1929:1929))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (PORT ena (5206:5206:5206) (5200:5200:5200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1382:1382:1382))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (PORT ena (5206:5206:5206) (5200:5200:5200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1832:1832:1832))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT ena (5210:5210:5210) (5204:5204:5204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (5210:5210:5210) (5204:5204:5204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1489:1489:1489))
        (PORT datab (2102:2102:2102) (2146:2146:2146))
        (PORT datac (934:934:934) (893:893:893))
        (PORT datad (1450:1450:1450) (1474:1474:1474))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3278:3278:3278) (3183:3183:3183))
        (PORT datab (2019:2019:2019) (2056:2056:2056))
        (PORT datac (2878:2878:2878) (2784:2784:2784))
        (PORT datad (726:726:726) (732:732:732))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1308:1308:1308))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (2368:2368:2368) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3762:3762:3762))
        (PORT d[1] (2793:2793:2793) (2792:2792:2792))
        (PORT d[2] (3627:3627:3627) (3632:3632:3632))
        (PORT d[3] (4733:4733:4733) (4799:4799:4799))
        (PORT d[4] (3685:3685:3685) (3800:3800:3800))
        (PORT d[5] (4822:4822:4822) (4802:4802:4802))
        (PORT d[6] (8039:8039:8039) (8218:8218:8218))
        (PORT d[7] (2990:2990:2990) (2963:2963:2963))
        (PORT d[8] (4477:4477:4477) (4633:4633:4633))
        (PORT d[9] (8107:8107:8107) (8329:8329:8329))
        (PORT d[10] (2774:2774:2774) (2763:2763:2763))
        (PORT d[11] (4808:4808:4808) (4929:4929:4929))
        (PORT d[12] (3058:3058:3058) (3035:3035:3035))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (2364:2364:2364) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (5059:5059:5059))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (2364:2364:2364) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6072:6072:6072) (6089:6089:6089))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (2364:2364:2364) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1456:1456:1456))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (2368:2368:2368) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT d[0] (2368:2368:2368) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1247:1247:1247))
        (PORT datac (1403:1403:1403) (1450:1450:1450))
        (PORT datad (1449:1449:1449) (1474:1474:1474))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1343:1343:1343))
        (PORT datab (764:764:764) (766:766:766))
        (PORT datac (1354:1354:1354) (1409:1409:1409))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (2049:2049:2049))
        (PORT datab (1049:1049:1049) (1033:1033:1033))
        (PORT datac (1548:1548:1548) (1536:1536:1536))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT ena (1753:1753:1753) (1727:1727:1727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (732:732:732))
        (PORT datab (2422:2422:2422) (2437:2437:2437))
        (PORT datac (1069:1069:1069) (1076:1076:1076))
        (PORT datad (1118:1118:1118) (1173:1173:1173))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datad (1023:1023:1023) (1007:1007:1007))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1514:1514:1514) (1516:1516:1516))
        (PORT clrn (2192:2192:2192) (2161:2161:2161))
        (PORT sload (1463:1463:1463) (1512:1512:1512))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1462:1462:1462))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3463:3463:3463))
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT ena (6550:6550:6550) (6402:6402:6402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (5021:5021:5021))
        (PORT d[1] (5148:5148:5148) (5298:5298:5298))
        (PORT d[2] (3002:3002:3002) (3096:3096:3096))
        (PORT d[3] (5991:5991:5991) (6132:6132:6132))
        (PORT d[4] (4660:4660:4660) (4915:4915:4915))
        (PORT d[5] (6761:6761:6761) (6822:6822:6822))
        (PORT d[6] (5503:5503:5503) (5661:5661:5661))
        (PORT d[7] (5332:5332:5332) (5251:5251:5251))
        (PORT d[8] (4878:4878:4878) (5106:5106:5106))
        (PORT d[9] (6562:6562:6562) (6733:6733:6733))
        (PORT d[10] (3596:3596:3596) (3705:3705:3705))
        (PORT d[11] (4689:4689:4689) (4923:4923:4923))
        (PORT d[12] (4302:4302:4302) (4306:4306:4306))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT ena (6546:6546:6546) (6398:6398:6398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6237:6237:6237) (6253:6253:6253))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT ena (6546:6546:6546) (6398:6398:6398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6031:6031:6031) (6099:6099:6099))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT ena (6546:6546:6546) (6398:6398:6398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (3686:3686:3686))
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT ena (6550:6550:6550) (6402:6402:6402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT d[0] (6550:6550:6550) (6402:6402:6402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4527:4527:4527) (4328:4328:4328))
        (PORT datac (2457:2457:2457) (2498:2498:2498))
        (PORT datad (2564:2564:2564) (2714:2714:2714))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3058:3058:3058))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (4538:4538:4538) (4517:4517:4517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5541:5541:5541) (5725:5725:5725))
        (PORT d[1] (6007:6007:6007) (6116:6116:6116))
        (PORT d[2] (5917:5917:5917) (5831:5831:5831))
        (PORT d[3] (4038:4038:4038) (4041:4041:4041))
        (PORT d[4] (4147:4147:4147) (4019:4019:4019))
        (PORT d[5] (6298:6298:6298) (6347:6347:6347))
        (PORT d[6] (6694:6694:6694) (6926:6926:6926))
        (PORT d[7] (4003:4003:4003) (4047:4047:4047))
        (PORT d[8] (4781:4781:4781) (4951:4951:4951))
        (PORT d[9] (6777:6777:6777) (7050:7050:7050))
        (PORT d[10] (4782:4782:4782) (4986:4986:4986))
        (PORT d[11] (5069:5069:5069) (5312:5312:5312))
        (PORT d[12] (5883:5883:5883) (5880:5880:5880))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (4534:4534:4534) (4513:4513:4513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4642:4642:4642) (4439:4439:4439))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (4534:4534:4534) (4513:4513:4513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6528:6528:6528) (6649:6649:6649))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (4534:4534:4534) (4513:4513:4513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6145:6145:6145) (6357:6357:6357))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (4538:4538:4538) (4517:4517:4517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (4538:4538:4538) (4517:4517:4517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1917:1917:1917))
        (PORT datab (1790:1790:1790) (1781:1781:1781))
        (PORT datac (2452:2452:2452) (2493:2493:2493))
        (PORT datad (2560:2560:2560) (2710:2710:2710))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3738:3738:3738))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6257:6257:6257) (6101:6101:6101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4706:4706:4706))
        (PORT d[1] (5127:5127:5127) (5267:5267:5267))
        (PORT d[2] (3298:3298:3298) (3379:3379:3379))
        (PORT d[3] (5649:5649:5649) (5793:5793:5793))
        (PORT d[4] (4906:4906:4906) (5145:5145:5145))
        (PORT d[5] (5838:5838:5838) (5913:5913:5913))
        (PORT d[6] (5809:5809:5809) (5955:5955:5955))
        (PORT d[7] (5657:5657:5657) (5570:5570:5570))
        (PORT d[8] (4850:4850:4850) (5077:5077:5077))
        (PORT d[9] (6244:6244:6244) (6419:6419:6419))
        (PORT d[10] (4248:4248:4248) (4335:4335:4335))
        (PORT d[11] (4723:4723:4723) (4966:4966:4966))
        (PORT d[12] (4572:4572:4572) (4565:4565:4565))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6253:6253:6253) (6097:6097:6097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4177:4177:4177))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6253:6253:6253) (6097:6097:6097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (5530:5530:5530))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6253:6253:6253) (6097:6097:6097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3696:3696:3696))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6257:6257:6257) (6101:6101:6101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (6257:6257:6257) (6101:6101:6101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4110:4110:4110))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT ena (6884:6884:6884) (6727:6727:6727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (5365:5365:5365))
        (PORT d[1] (5879:5879:5879) (6031:6031:6031))
        (PORT d[2] (3563:3563:3563) (3641:3641:3641))
        (PORT d[3] (6326:6326:6326) (6459:6459:6459))
        (PORT d[4] (5008:5008:5008) (5256:5256:5256))
        (PORT d[5] (7130:7130:7130) (7193:7193:7193))
        (PORT d[6] (6204:6204:6204) (6360:6360:6360))
        (PORT d[7] (4646:4646:4646) (4572:4572:4572))
        (PORT d[8] (4818:4818:4818) (5043:5043:5043))
        (PORT d[9] (8015:8015:8015) (8176:8176:8176))
        (PORT d[10] (3968:3968:3968) (4071:4071:4071))
        (PORT d[11] (5065:5065:5065) (5308:5308:5308))
        (PORT d[12] (4646:4646:4646) (4658:4658:4658))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT ena (6880:6880:6880) (6723:6723:6723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3428:3428:3428))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT ena (6880:6880:6880) (6723:6723:6723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (5833:5833:5833))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT ena (6880:6880:6880) (6723:6723:6723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3691:3691:3691))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT ena (6884:6884:6884) (6727:6727:6727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT d[0] (6884:6884:6884) (6727:6727:6727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3002:3002:3002))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (4520:4520:4520) (4506:4506:4506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6576:6576:6576) (6754:6754:6754))
        (PORT d[1] (4772:4772:4772) (4880:4880:4880))
        (PORT d[2] (5231:5231:5231) (5117:5117:5117))
        (PORT d[3] (4279:4279:4279) (4276:4276:4276))
        (PORT d[4] (4191:4191:4191) (4067:4067:4067))
        (PORT d[5] (7361:7361:7361) (7403:7403:7403))
        (PORT d[6] (7783:7783:7783) (8006:8006:8006))
        (PORT d[7] (3922:3922:3922) (3928:3928:3928))
        (PORT d[8] (5751:5751:5751) (5914:5914:5914))
        (PORT d[9] (7104:7104:7104) (7331:7331:7331))
        (PORT d[10] (5529:5529:5529) (5720:5720:5720))
        (PORT d[11] (6115:6115:6115) (6359:6359:6359))
        (PORT d[12] (4323:4323:4323) (4226:4226:4226))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (4516:4516:4516) (4502:4502:4502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3342:3342:3342))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (4516:4516:4516) (4502:4502:4502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7566:7566:7566) (7678:7678:7678))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (4516:4516:4516) (4502:4502:4502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6114:6114:6114) (6281:6281:6281))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (4520:4520:4520) (4506:4506:4506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT d[0] (4520:4520:4520) (4506:4506:4506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4059:4059:4059) (4050:4050:4050))
        (PORT datab (2599:2599:2599) (2759:2759:2759))
        (PORT datac (2455:2455:2455) (2497:2497:2497))
        (PORT datad (1234:1234:1234) (1198:1198:1198))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3436:3436:3436))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (6208:6208:6208) (6049:6049:6049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4680:4680:4680))
        (PORT d[1] (5147:5147:5147) (5296:5296:5296))
        (PORT d[2] (3618:3618:3618) (3703:3703:3703))
        (PORT d[3] (6323:6323:6323) (6456:6456:6456))
        (PORT d[4] (4955:4955:4955) (5204:5204:5204))
        (PORT d[5] (6486:6486:6486) (6558:6558:6558))
        (PORT d[6] (5499:5499:5499) (5649:5649:5649))
        (PORT d[7] (5287:5287:5287) (5204:5204:5204))
        (PORT d[8] (4861:4861:4861) (5088:5088:5088))
        (PORT d[9] (6908:6908:6908) (7074:7074:7074))
        (PORT d[10] (3914:3914:3914) (4010:4010:4010))
        (PORT d[11] (4676:4676:4676) (4920:4920:4920))
        (PORT d[12] (4247:4247:4247) (4254:4254:4254))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (6204:6204:6204) (6045:6045:6045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4542:4542:4542))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (6204:6204:6204) (6045:6045:6045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5709:5709:5709) (5783:5783:5783))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (6204:6204:6204) (6045:6045:6045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3674:3674:3674))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (6208:6208:6208) (6049:6049:6049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (6208:6208:6208) (6049:6049:6049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2500:2500:2500) (2554:2554:2554))
        (PORT datab (3831:3831:3831) (3834:3834:3834))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (3201:3201:3201) (3244:3244:3244))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3194:3194:3194) (3148:3148:3148))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1185:1185:1185))
        (PORT datab (1052:1052:1052) (1107:1107:1107))
        (PORT datac (1236:1236:1236) (1275:1275:1275))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1130:1130:1130))
        (PORT datab (877:877:877) (926:926:926))
        (PORT datac (1374:1374:1374) (1412:1412:1412))
        (PORT datad (1156:1156:1156) (1168:1168:1168))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1058:1058:1058))
        (PORT datab (784:784:784) (808:808:808))
        (PORT datad (735:735:735) (736:736:736))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1148:1148:1148) (1153:1153:1153))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (3484:3484:3484) (3509:3509:3509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1831:1831:1831) (1848:1848:1848))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (416:416:416))
        (PORT datab (1438:1438:1438) (1461:1461:1461))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1793:1793:1793) (1814:1814:1814))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1634:1634:1634))
        (PORT datab (320:320:320) (407:407:407))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2082:2082:2082) (2076:2076:2076))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (477:477:477) (548:548:548))
        (PORT datad (1532:1532:1532) (1577:1577:1577))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1684:1684:1684) (1707:1707:1707))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (1439:1439:1439) (1461:1461:1461))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2064:2064:2064) (2072:2072:2072))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1635:1635:1635))
        (PORT datab (475:475:475) (546:546:546))
        (PORT datad (437:437:437) (497:497:497))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1727:1727:1727) (1741:1741:1741))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (415:415:415))
        (PORT datab (1439:1439:1439) (1462:1462:1462))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1518:1518:1518) (1536:1536:1536))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1634:1634:1634))
        (PORT datab (473:473:473) (541:541:541))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1516:1516:1516) (1541:1541:1541))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[10\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1633:1633:1633))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1527:1527:1527) (1547:1547:1547))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1633:1633:1633))
        (PORT datab (317:317:317) (404:404:404))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1537:1537:1537) (1558:1558:1558))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[12\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1633:1633:1633))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1202:1202:1202) (1241:1241:1241))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (414:414:414))
        (PORT datab (1438:1438:1438) (1460:1460:1460))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1219:1219:1219) (1247:1247:1247))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[14\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1633:1633:1633))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1195:1195:1195) (1236:1236:1236))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[15\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1633:1633:1633))
        (PORT datab (1179:1179:1179) (1214:1214:1214))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1154:1154:1154) (1187:1187:1187))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[16\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1340:1340:1340))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datad (2086:2086:2086) (2081:2081:2081))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1707:1707:1707) (1709:1709:1709))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2137:2137:2137))
        (PORT datab (490:490:490) (557:557:557))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1724:1724:1724) (1721:1721:1721))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2136:2136:2136))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1744:1744:1744) (1751:1751:1751))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[19\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (413:413:413))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (2083:2083:2083) (2077:2077:2077))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1834:1834:1834) (1840:1840:1840))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[20\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2137:2137:2137))
        (PORT datab (319:319:319) (406:406:406))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1384:1384:1384) (1396:1396:1396))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (2085:2085:2085) (2080:2080:2080))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1723:1723:1723) (1743:1743:1743))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[22\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2138:2138:2138))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1737:1737:1737) (1763:1763:1763))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[23\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (419:419:419))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (2083:2083:2083) (2078:2078:2078))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1373:1373:1373) (1393:1393:1393))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[24\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (2084:2084:2084) (2079:2079:2079))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2111:2111:2111) (2136:2136:2136))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[25\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (418:418:418))
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (2084:2084:2084) (2079:2079:2079))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1656:1656:1656) (1674:1674:1674))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[26\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (418:418:418))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (2086:2086:2086) (2081:2081:2081))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1722:1722:1722) (1743:1743:1743))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[27\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (419:419:419))
        (PORT datab (2238:2238:2238) (2218:2218:2218))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1785:1785:1785) (1802:1802:1802))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[28\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (550:550:550))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datad (2084:2084:2084) (2078:2078:2078))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1117:1117:1117) (1132:1132:1132))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[29\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (413:413:413))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (2084:2084:2084) (2078:2078:2078))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1172:1172:1172) (1221:1221:1221))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[30\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (554:554:554))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (2086:2086:2086) (2080:2080:2080))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1384:1384:1384) (1406:1406:1406))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[31\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1562:1562:1562))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (2086:2086:2086) (2081:2081:2081))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1398:1398:1398) (1429:1429:1429))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (PORT sload (2140:2140:2140) (2239:2239:2239))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (734:734:734))
        (PORT datab (435:435:435) (454:454:454))
        (PORT datac (861:861:861) (946:946:946))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1183:1183:1183))
        (PORT datab (794:794:794) (791:791:791))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1190:1190:1190))
        (PORT datab (791:791:791) (787:787:787))
        (PORT datac (864:864:864) (949:949:949))
        (PORT datad (692:692:692) (687:687:687))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1080:1080:1080))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (1414:1414:1414) (1443:1443:1443))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1634:1634:1634))
        (PORT datab (1281:1281:1281) (1246:1246:1246))
        (PORT datad (457:457:457) (513:513:513))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1169:1169:1169) (1213:1213:1213))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1633:1633:1633))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2005:2005:2005) (2005:2005:2005))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (2182:2182:2182) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1849:1849:1849) (1893:1893:1893))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT sclr (1382:1382:1382) (1443:1443:1443))
        (PORT sload (3083:3083:3083) (3134:3134:3134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1830:1830:1830))
        (PORT datab (1021:1021:1021) (1053:1053:1053))
        (PORT datac (1042:1042:1042) (1090:1090:1090))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (417:417:417))
        (PORT datab (759:759:759) (754:754:754))
        (PORT datac (458:458:458) (476:476:476))
        (PORT datad (762:762:762) (816:816:816))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (387:387:387) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1722:1722:1722) (1687:1687:1687))
        (PORT sload (3176:3176:3176) (3236:3236:3236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1081:1081:1081) (1107:1107:1107))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (377:377:377))
        (PORT datab (308:308:308) (369:369:369))
        (PORT datad (433:433:433) (461:461:461))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_reg\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sw_reg\|read_mux_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1186:1186:1186))
        (PORT datac (4597:4597:4597) (4970:4970:4970))
        (PORT datad (1641:1641:1641) (1662:1662:1662))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sw_reg\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT asdata (661:661:661) (737:737:737))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|data_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2105:2105:2105) (2101:2101:2101))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (PORT ena (1467:1467:1467) (1426:1426:1426))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1183:1183:1183))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datad (1639:1639:1639) (1659:1659:1659))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (731:731:731))
        (PORT datab (896:896:896) (947:947:947))
        (PORT datac (968:968:968) (962:962:962))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1004:1004:1004))
        (PORT datab (1052:1052:1052) (1081:1081:1081))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2283:2283:2283))
        (PORT datab (2200:2200:2200) (2131:2131:2131))
        (PORT datac (739:739:739) (742:742:742))
        (PORT datad (1685:1685:1685) (1670:1670:1670))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT ena (1967:1967:1967) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1445:1445:1445))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (799:799:799) (813:813:813))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1057:1057:1057))
        (PORT datab (1207:1207:1207) (1253:1253:1253))
        (PORT datac (233:233:233) (269:269:269))
        (PORT datad (1136:1136:1136) (1137:1137:1137))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2192:2192:2192) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1299:1299:1299) (1334:1334:1334))
        (PORT datad (2427:2427:2427) (2485:2485:2485))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1649:1649:1649))
        (PORT datab (844:844:844) (889:889:889))
        (PORT datac (1068:1068:1068) (1109:1109:1109))
        (PORT datad (970:970:970) (935:935:935))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1461:1461:1461))
        (PORT datab (501:501:501) (552:552:552))
        (PORT datad (750:750:750) (788:788:788))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2262:2262:2262))
        (PORT datab (994:994:994) (960:960:960))
        (PORT datac (1057:1057:1057) (1070:1070:1070))
        (PORT datad (2271:2271:2271) (2249:2249:2249))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (1404:1404:1404) (1426:1426:1426))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1185:1185:1185))
        (PORT datab (1052:1052:1052) (1107:1107:1107))
        (PORT datac (1235:1235:1235) (1275:1275:1275))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (619:619:619))
        (PORT datab (2811:2811:2811) (2721:2721:2721))
        (PORT datac (1586:1586:1586) (1559:1559:1559))
        (PORT datad (889:889:889) (915:915:915))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1037:1037:1037))
        (PORT datab (865:865:865) (889:889:889))
        (PORT datac (1786:1786:1786) (1723:1723:1723))
        (PORT datad (664:664:664) (655:655:655))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1113:1113:1113))
        (PORT datac (3376:3376:3376) (3406:3406:3406))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1238:1238:1238) (1330:1330:1330))
        (PORT datac (1439:1439:1439) (1489:1489:1489))
        (PORT datad (755:755:755) (802:802:802))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1353:1353:1353))
        (PORT datab (716:716:716) (699:699:699))
        (PORT datac (1663:1663:1663) (1665:1665:1665))
        (PORT datad (728:728:728) (775:775:775))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2336:2336:2336) (2260:2260:2260))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1036:1036:1036))
        (PORT datab (798:798:798) (859:859:859))
        (PORT datac (1141:1141:1141) (1195:1195:1195))
        (PORT datad (803:803:803) (860:860:860))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1720:1720:1720) (1675:1675:1675))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1346:1346:1346))
        (PORT datac (966:966:966) (997:997:997))
        (PORT datad (738:738:738) (784:784:784))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (530:530:530))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (258:258:258) (307:307:307))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1145:1145:1145) (1125:1125:1125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (475:475:475) (534:534:534))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1399:1399:1399) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1127:1127:1127))
        (PORT datab (1094:1094:1094) (1088:1088:1088))
        (PORT datac (1110:1110:1110) (1173:1173:1173))
        (PORT datad (1055:1055:1055) (1090:1090:1090))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1772:1772:1772) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (878:878:878))
        (PORT datab (895:895:895) (960:960:960))
        (PORT datac (1690:1690:1690) (1666:1666:1666))
        (PORT datad (1146:1146:1146) (1205:1205:1205))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2437:2437:2437) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1138:1138:1138) (1198:1198:1198))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1178:1178:1178))
        (PORT datab (1508:1508:1508) (1556:1556:1556))
        (PORT datac (695:695:695) (695:695:695))
        (PORT datad (1046:1046:1046) (1070:1070:1070))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1975:1975:1975) (1896:1896:1896))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1253:1253:1253))
        (PORT datab (843:843:843) (896:896:896))
        (PORT datac (1688:1688:1688) (1664:1664:1664))
        (PORT datad (848:848:848) (919:919:919))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2437:2437:2437) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (1257:1257:1257) (1315:1315:1315))
        (PORT datac (1247:1247:1247) (1275:1275:1275))
        (PORT datad (756:756:756) (800:800:800))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1174:1174:1174))
        (PORT datab (1513:1513:1513) (1562:1562:1562))
        (PORT datac (265:265:265) (349:349:349))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1975:1975:1975) (1896:1896:1896))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1198:1198:1198) (1241:1241:1241))
        (PORT sload (1781:1781:1781) (1846:1846:1846))
        (PORT ena (1772:1772:1772) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (1256:1256:1256) (1314:1314:1314))
        (PORT datac (778:778:778) (823:823:823))
        (PORT datad (765:765:765) (814:814:814))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1177:1177:1177))
        (PORT datab (1509:1509:1509) (1557:1557:1557))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1975:1975:1975) (1896:1896:1896))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (667:667:667) (746:746:746))
        (PORT ena (1740:1740:1740) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (901:901:901))
        (PORT datab (897:897:897) (962:962:962))
        (PORT datac (1689:1689:1689) (1665:1665:1665))
        (PORT datad (1145:1145:1145) (1205:1205:1205))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2437:2437:2437) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (1258:1258:1258) (1317:1317:1317))
        (PORT datac (766:766:766) (807:807:807))
        (PORT datad (783:783:783) (825:825:825))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1177:1177:1177))
        (PORT datab (1509:1509:1509) (1558:1558:1558))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1975:1975:1975) (1896:1896:1896))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1143:1143:1143))
        (PORT datab (373:373:373) (486:486:486))
        (PORT datac (413:413:413) (414:414:414))
        (PORT datad (1116:1116:1116) (1124:1124:1124))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (990:990:990) (1015:1015:1015))
        (PORT datac (3088:3088:3088) (3118:3118:3118))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1198:1198:1198))
        (PORT datab (1239:1239:1239) (1330:1330:1330))
        (PORT datac (797:797:797) (847:847:847))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2054:2054:2054))
        (PORT datab (1381:1381:1381) (1368:1368:1368))
        (PORT datac (752:752:752) (744:744:744))
        (PORT datad (2577:2577:2577) (2574:2574:2574))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2213:2213:2213))
        (PORT asdata (1444:1444:1444) (1474:1474:1474))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1051:1051:1051) (1106:1106:1106))
        (PORT datac (1232:1232:1232) (1271:1271:1271))
        (PORT datad (1265:1265:1265) (1291:1291:1291))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1620:1620:1620))
        (PORT datab (1393:1393:1393) (1400:1400:1400))
        (PORT datac (1280:1280:1280) (1257:1257:1257))
        (PORT datad (890:890:890) (916:916:916))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (862:862:862))
        (PORT datab (679:679:679) (680:680:680))
        (PORT datad (668:668:668) (653:653:653))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1434:1434:1434) (1422:1422:1422))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT sload (963:963:963) (1045:1045:1045))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3629:3629:3629) (3649:3649:3649))
        (PORT datad (1239:1239:1239) (1267:1267:1267))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2945:2945:2945))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT ena (5979:5979:5979) (5897:5897:5897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4531:4531:4531))
        (PORT d[1] (4570:4570:4570) (4590:4590:4590))
        (PORT d[2] (3008:3008:3008) (3083:3083:3083))
        (PORT d[3] (5996:5996:5996) (6144:6144:6144))
        (PORT d[4] (3759:3759:3759) (3917:3917:3917))
        (PORT d[5] (5955:5955:5955) (6076:6076:6076))
        (PORT d[6] (5834:5834:5834) (6015:6015:6015))
        (PORT d[7] (5755:5755:5755) (5612:5612:5612))
        (PORT d[8] (4858:4858:4858) (5082:5082:5082))
        (PORT d[9] (5669:5669:5669) (5758:5758:5758))
        (PORT d[10] (3650:3650:3650) (3757:3757:3757))
        (PORT d[11] (4105:4105:4105) (4243:4243:4243))
        (PORT d[12] (4215:4215:4215) (4184:4184:4184))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (PORT ena (5975:5975:5975) (5893:5893:5893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5498:5498:5498))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (PORT ena (5975:5975:5975) (5893:5893:5893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8159:8159:8159) (8226:8226:8226))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (PORT ena (5975:5975:5975) (5893:5893:5893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4601:4601:4601))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT ena (5979:5979:5979) (5897:5897:5897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT d[0] (5979:5979:5979) (5897:5897:5897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (2760:2760:2760) (2854:2854:2854))
        (PORT datac (1843:1843:1843) (1899:1899:1899))
        (PORT datad (1807:1807:1807) (1928:1928:1928))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1206:1206:1206))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT ena (3354:3354:3354) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3853:3853:3853))
        (PORT d[1] (2060:2060:2060) (2056:2056:2056))
        (PORT d[2] (2850:2850:2850) (2847:2847:2847))
        (PORT d[3] (5550:5550:5550) (5607:5607:5607))
        (PORT d[4] (6377:6377:6377) (6652:6652:6652))
        (PORT d[5] (4433:4433:4433) (4415:4415:4415))
        (PORT d[6] (7331:7331:7331) (7518:7518:7518))
        (PORT d[7] (3544:3544:3544) (3483:3483:3483))
        (PORT d[8] (4078:4078:4078) (4231:4231:4231))
        (PORT d[9] (7776:7776:7776) (8006:8006:8006))
        (PORT d[10] (4999:4999:4999) (5141:5141:5141))
        (PORT d[11] (3869:3869:3869) (4025:4025:4025))
        (PORT d[12] (2642:2642:2642) (2615:2615:2615))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT ena (3350:3350:3350) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3674:3674:3674))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT ena (3350:3350:3350) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7384:7384:7384) (7434:7434:7434))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT ena (3350:3350:3350) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2802:2802:2802))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT ena (3354:3354:3354) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT d[0] (3354:3354:3354) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2601:2601:2601))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (PORT ena (7580:7580:7580) (7430:7430:7430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (4291:4291:4291))
        (PORT d[1] (6599:6599:6599) (6753:6753:6753))
        (PORT d[2] (3235:3235:3235) (3270:3270:3270))
        (PORT d[3] (6698:6698:6698) (6830:6830:6830))
        (PORT d[4] (4268:4268:4268) (4484:4484:4484))
        (PORT d[5] (7518:7518:7518) (7580:7580:7580))
        (PORT d[6] (6925:6925:6925) (7075:7075:7075))
        (PORT d[7] (4288:4288:4288) (4217:4217:4217))
        (PORT d[8] (4492:4492:4492) (4687:4687:4687))
        (PORT d[9] (8055:8055:8055) (8234:8234:8234))
        (PORT d[10] (3181:3181:3181) (3244:3244:3244))
        (PORT d[11] (5770:5770:5770) (6009:6009:6009))
        (PORT d[12] (5289:5289:5289) (5288:5288:5288))
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (PORT ena (7576:7576:7576) (7426:7426:7426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3112:3112:3112))
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (PORT ena (7576:7576:7576) (7426:7426:7426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6471:6471:6471) (6552:6552:6552))
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (PORT ena (7576:7576:7576) (7426:7426:7426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4348:4348:4348))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (PORT ena (7580:7580:7580) (7430:7430:7430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (PORT d[0] (7580:7580:7580) (7430:7430:7430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (973:973:973))
        (PORT datab (2761:2761:2761) (2856:2856:2856))
        (PORT datac (1758:1758:1758) (1653:1653:1653))
        (PORT datad (1808:1808:1808) (1929:1929:1929))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1507:1507:1507))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (3016:3016:3016) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3874:3874:3874))
        (PORT d[1] (2660:2660:2660) (2632:2632:2632))
        (PORT d[2] (2456:2456:2456) (2449:2449:2449))
        (PORT d[3] (5515:5515:5515) (5565:5565:5565))
        (PORT d[4] (6025:6025:6025) (6300:6300:6300))
        (PORT d[5] (4383:4383:4383) (4355:4355:4355))
        (PORT d[6] (7333:7333:7333) (7514:7514:7514))
        (PORT d[7] (3246:3246:3246) (3201:3201:3201))
        (PORT d[8] (5184:5184:5184) (5366:5366:5366))
        (PORT d[9] (7408:7408:7408) (7639:7639:7639))
        (PORT d[10] (5011:5011:5011) (5155:5155:5155))
        (PORT d[11] (6400:6400:6400) (6624:6624:6624))
        (PORT d[12] (3281:3281:3281) (3217:3217:3217))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (3012:3012:3012) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2823:2823:2823))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (3012:3012:3012) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7012:7012:7012) (7076:7076:7076))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (3012:3012:3012) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2264:2264:2264))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (3016:3016:3016) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT d[0] (3016:3016:3016) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (2996:2996:2996))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT ena (5365:5365:5365) (5268:5268:5268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4832:4832:4832))
        (PORT d[1] (4535:4535:4535) (4555:4555:4555))
        (PORT d[2] (2958:2958:2958) (3052:3052:3052))
        (PORT d[3] (6276:6276:6276) (6414:6414:6414))
        (PORT d[4] (3703:3703:3703) (3854:3854:3854))
        (PORT d[5] (5974:5974:5974) (6096:6096:6096))
        (PORT d[6] (5840:5840:5840) (6021:6021:6021))
        (PORT d[7] (5088:5088:5088) (4966:4966:4966))
        (PORT d[8] (4876:4876:4876) (5101:5101:5101))
        (PORT d[9] (5082:5082:5082) (5182:5182:5182))
        (PORT d[10] (3656:3656:3656) (3763:3763:3763))
        (PORT d[11] (4082:4082:4082) (4219:4219:4219))
        (PORT d[12] (3885:3885:3885) (3856:3856:3856))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT ena (5361:5361:5361) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3285:3285:3285))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT ena (5361:5361:5361) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8139:8139:8139) (8202:8202:8202))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT ena (5361:5361:5361) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4595:4595:4595))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT ena (5365:5365:5365) (5268:5268:5268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT d[0] (5365:5365:5365) (5268:5268:5268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2762:2762:2762) (2857:2857:2857))
        (PORT datac (1265:1265:1265) (1224:1224:1224))
        (PORT datad (3306:3306:3306) (3110:3110:3110))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2601:2601:2601))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT ena (7263:7263:7263) (7115:7115:7115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5513:5513:5513) (5707:5707:5707))
        (PORT d[1] (6244:6244:6244) (6398:6398:6398))
        (PORT d[2] (3226:3226:3226) (3261:3261:3261))
        (PORT d[3] (6699:6699:6699) (6822:6822:6822))
        (PORT d[4] (4224:4224:4224) (4437:4437:4437))
        (PORT d[5] (7512:7512:7512) (7573:7573:7573))
        (PORT d[6] (6513:6513:6513) (6663:6663:6663))
        (PORT d[7] (4255:4255:4255) (4181:4181:4181))
        (PORT d[8] (4511:4511:4511) (4707:4707:4707))
        (PORT d[9] (8013:8013:8013) (8184:8184:8184))
        (PORT d[10] (4316:4316:4316) (4417:4417:4417))
        (PORT d[11] (5415:5415:5415) (5658:5658:5658))
        (PORT d[12] (4979:4979:4979) (4986:4986:4986))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT ena (7259:7259:7259) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6335:6335:6335) (6297:6297:6297))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT ena (7259:7259:7259) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6100:6100:6100) (6187:6187:6187))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT ena (7259:7259:7259) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4040:4040:4040))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT ena (7263:7263:7263) (7115:7115:7115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT d[0] (7263:7263:7263) (7115:7115:7115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1117:1117:1117))
        (PORT datab (1880:1880:1880) (1808:1808:1808))
        (PORT datac (1924:1924:1924) (2081:2081:2081))
        (PORT datad (2226:2226:2226) (2331:2331:2331))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (912:912:912) (875:875:875))
        (PORT datad (2635:2635:2635) (2644:2644:2644))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (831:831:831))
        (PORT datab (1024:1024:1024) (1078:1078:1078))
        (PORT datac (1099:1099:1099) (1145:1145:1145))
        (PORT datad (756:756:756) (804:804:804))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1583:1583:1583))
        (PORT datab (1393:1393:1393) (1401:1401:1401))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (886:886:886) (912:912:912))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1591:1591:1591))
        (PORT datab (1398:1398:1398) (1374:1374:1374))
        (PORT datac (1443:1443:1443) (1423:1423:1423))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1291:1291:1291))
        (PORT datac (2901:2901:2901) (2914:2914:2914))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3783:3783:3783))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (5460:5460:5460) (5475:5475:5475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4303:4303:4303))
        (PORT d[1] (4536:4536:4536) (4535:4535:4535))
        (PORT d[2] (5038:5038:5038) (4960:4960:4960))
        (PORT d[3] (5160:5160:5160) (5066:5066:5066))
        (PORT d[4] (3290:3290:3290) (3331:3331:3331))
        (PORT d[5] (3564:3564:3564) (3620:3620:3620))
        (PORT d[6] (4651:4651:4651) (4717:4717:4717))
        (PORT d[7] (5157:5157:5157) (5085:5085:5085))
        (PORT d[8] (5088:5088:5088) (4997:4997:4997))
        (PORT d[9] (5301:5301:5301) (5276:5276:5276))
        (PORT d[10] (3621:3621:3621) (3727:3727:3727))
        (PORT d[11] (3404:3404:3404) (3520:3520:3520))
        (PORT d[12] (4776:4776:4776) (4699:4699:4699))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (5456:5456:5456) (5471:5471:5471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2840:2840:2840))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (5456:5456:5456) (5471:5471:5471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6104:6104:6104) (6160:6160:6160))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (5456:5456:5456) (5471:5471:5471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3244:3244:3244))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (5460:5460:5460) (5475:5475:5475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (5460:5460:5460) (5475:5475:5475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3097:3097:3097))
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT ena (5086:5086:5086) (5107:5107:5107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (4329:4329:4329))
        (PORT d[1] (3513:3513:3513) (3528:3528:3528))
        (PORT d[2] (4307:4307:4307) (4241:4241:4241))
        (PORT d[3] (4525:4525:4525) (4435:4435:4435))
        (PORT d[4] (2921:2921:2921) (2939:2939:2939))
        (PORT d[5] (3203:3203:3203) (3258:3258:3258))
        (PORT d[6] (5990:5990:5990) (6060:6060:6060))
        (PORT d[7] (4365:4365:4365) (4294:4294:4294))
        (PORT d[8] (4362:4362:4362) (4277:4277:4277))
        (PORT d[9] (4273:4273:4273) (4261:4261:4261))
        (PORT d[10] (3969:3969:3969) (4105:4105:4105))
        (PORT d[11] (3437:3437:3437) (3555:3555:3555))
        (PORT d[12] (4320:4320:4320) (4242:4242:4242))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
        (PORT ena (5082:5082:5082) (5103:5103:5103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4106:4106:4106))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
        (PORT ena (5082:5082:5082) (5103:5103:5103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5405:5405:5405))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
        (PORT ena (5082:5082:5082) (5103:5103:5103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3814:3814:3814))
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT ena (5086:5086:5086) (5107:5107:5107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT d[0] (5086:5086:5086) (5107:5107:5107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3409:3409:3409))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (5087:5087:5087) (5109:5109:5109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4328:4328:4328))
        (PORT d[1] (3513:3513:3513) (3528:3528:3528))
        (PORT d[2] (4327:4327:4327) (4260:4260:4260))
        (PORT d[3] (4833:4833:4833) (4740:4740:4740))
        (PORT d[4] (2551:2551:2551) (2593:2593:2593))
        (PORT d[5] (3223:3223:3223) (3283:3283:3283))
        (PORT d[6] (6004:6004:6004) (6076:6076:6076))
        (PORT d[7] (4694:4694:4694) (4613:4613:4613))
        (PORT d[8] (4362:4362:4362) (4278:4278:4278))
        (PORT d[9] (4277:4277:4277) (4271:4271:4271))
        (PORT d[10] (3965:3965:3965) (4111:4111:4111))
        (PORT d[11] (3411:3411:3411) (3528:3528:3528))
        (PORT d[12] (4026:4026:4026) (3956:3956:3956))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
        (PORT ena (5083:5083:5083) (5105:5105:5105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3208:3208:3208))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
        (PORT ena (5083:5083:5083) (5105:5105:5105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5353:5353:5353) (5406:5406:5406))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
        (PORT ena (5083:5083:5083) (5105:5105:5105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4053:4053:4053))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (5087:5087:5087) (5109:5109:5109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT d[0] (5087:5087:5087) (5109:5109:5109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1566:1566:1566))
        (PORT datab (1886:1886:1886) (1816:1816:1816))
        (PORT datac (2649:2649:2649) (2854:2854:2854))
        (PORT datad (1925:1925:1925) (2068:2068:2068))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2055:2055:2055))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (3165:3165:3165) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5335:5335:5335) (5546:5546:5546))
        (PORT d[1] (3762:3762:3762) (3731:3731:3731))
        (PORT d[2] (3996:3996:3996) (3942:3942:3942))
        (PORT d[3] (3983:3983:3983) (3909:3909:3909))
        (PORT d[4] (3735:3735:3735) (3705:3705:3705))
        (PORT d[5] (2836:2836:2836) (2893:2893:2893))
        (PORT d[6] (3837:3837:3837) (3767:3767:3767))
        (PORT d[7] (3635:3635:3635) (3582:3582:3582))
        (PORT d[8] (3630:3630:3630) (3576:3576:3576))
        (PORT d[9] (3868:3868:3868) (3815:3815:3815))
        (PORT d[10] (3975:3975:3975) (3922:3922:3922))
        (PORT d[11] (2356:2356:2356) (2324:2324:2324))
        (PORT d[12] (3543:3543:3543) (3488:3488:3488))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (3161:3161:3161) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3663:3663:3663))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (3161:3161:3161) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5493:5493:5493) (5410:5410:5410))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (3161:3161:3161) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2361:2361:2361))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (3165:3165:3165) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT d[0] (3165:3165:3165) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2221:2221:2221))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (695:695:695) (680:680:680))
        (PORT datad (1933:1933:1933) (2078:2078:2078))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2061:2061:2061))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT ena (3499:3499:3499) (3510:3510:3510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5567:5567:5567))
        (PORT d[1] (3326:3326:3326) (3298:3298:3298))
        (PORT d[2] (3989:3989:3989) (3935:3935:3935))
        (PORT d[3] (3674:3674:3674) (3606:3606:3606))
        (PORT d[4] (2838:2838:2838) (2886:2886:2886))
        (PORT d[5] (2515:2515:2515) (2584:2584:2584))
        (PORT d[6] (3847:3847:3847) (3778:3778:3778))
        (PORT d[7] (3265:3265:3265) (3211:3211:3211))
        (PORT d[8] (3305:3305:3305) (3258:3258:3258))
        (PORT d[9] (3513:3513:3513) (3466:3466:3466))
        (PORT d[10] (3948:3948:3948) (3888:3888:3888))
        (PORT d[11] (4661:4661:4661) (4749:4749:4749))
        (PORT d[12] (3535:3535:3535) (3478:3478:3478))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT ena (3495:3495:3495) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4010:4010:4010))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT ena (3495:3495:3495) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5092:5092:5092) (5013:5013:5013))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT ena (3495:3495:3495) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2704:2704:2704))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT ena (3499:3499:3499) (3510:3510:3510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT d[0] (3499:3499:3499) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1102:1102:1102) (1079:1079:1079))
        (PORT datac (2654:2654:2654) (2861:2861:2861))
        (PORT datad (1931:1931:1931) (2075:2075:2075))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2415:2415:2415))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (3153:3153:3153) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5335:5335:5335) (5546:5546:5546))
        (PORT d[1] (3357:3357:3357) (3333:3333:3333))
        (PORT d[2] (4022:4022:4022) (3969:3969:3969))
        (PORT d[3] (4028:4028:4028) (3956:3956:3956))
        (PORT d[4] (2543:2543:2543) (2597:2597:2597))
        (PORT d[5] (2486:2486:2486) (2546:2546:2546))
        (PORT d[6] (2529:2529:2529) (2482:2482:2482))
        (PORT d[7] (3297:3297:3297) (3248:3248:3248))
        (PORT d[8] (3306:3306:3306) (3259:3259:3259))
        (PORT d[9] (3514:3514:3514) (3467:3467:3467))
        (PORT d[10] (3968:3968:3968) (3914:3914:3914))
        (PORT d[11] (4319:4319:4319) (4410:4410:4410))
        (PORT d[12] (3574:3574:3574) (3522:3522:3522))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (3149:3149:3149) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2470:2470:2470))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (3149:3149:3149) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (5042:5042:5042))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (3149:3149:3149) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2670:2670:2670))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (3153:3153:3153) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (3153:3153:3153) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (2130:2130:2130))
        (PORT datab (2700:2700:2700) (2898:2898:2898))
        (PORT datac (1031:1031:1031) (1008:1008:1008))
        (PORT datad (1665:1665:1665) (1631:1631:1631))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2359:2359:2359) (2430:2430:2430))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1113:1113:1113))
        (PORT datab (1332:1332:1332) (1340:1340:1340))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2160:2160:2160) (2106:2106:2106))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2063:2063:2063) (2028:2028:2028))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[21\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1305:1305:1305))
        (PORT datab (1400:1400:1400) (1376:1376:1376))
        (PORT datac (1352:1352:1352) (1339:1339:1339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (720:720:720) (764:764:764))
        (PORT datad (3236:3236:3236) (3245:3245:3245))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1891:1891:1891))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (6505:6505:6505) (6531:6531:6531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4613:4613:4613))
        (PORT d[1] (6991:6991:6991) (7150:7150:7150))
        (PORT d[2] (2993:2993:2993) (3055:3055:3055))
        (PORT d[3] (7400:7400:7400) (7523:7523:7523))
        (PORT d[4] (4833:4833:4833) (5028:5028:5028))
        (PORT d[5] (4920:4920:4920) (4826:4826:4826))
        (PORT d[6] (7676:7676:7676) (7827:7827:7827))
        (PORT d[7] (5039:5039:5039) (4964:4964:4964))
        (PORT d[8] (4843:4843:4843) (5040:5040:5040))
        (PORT d[9] (8793:8793:8793) (8966:8966:8966))
        (PORT d[10] (5040:5040:5040) (5138:5138:5138))
        (PORT d[11] (3392:3392:3392) (3469:3469:3469))
        (PORT d[12] (4272:4272:4272) (4254:4254:4254))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT ena (6501:6501:6501) (6527:6527:6527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6637:6637:6637) (6702:6702:6702))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT ena (6501:6501:6501) (6527:6527:6527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7134:7134:7134) (7191:7191:7191))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT ena (6501:6501:6501) (6527:6527:6527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2756:2756:2756))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (6505:6505:6505) (6531:6531:6531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (6505:6505:6505) (6531:6531:6531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (2071:2071:2071))
        (PORT datac (2176:2176:2176) (2292:2292:2292))
        (PORT datad (1098:1098:1098) (1065:1065:1065))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1382:1382:1382))
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (PORT ena (3705:3705:3705) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3764:3764:3764))
        (PORT d[1] (2429:2429:2429) (2426:2426:2426))
        (PORT d[2] (3218:3218:3218) (3214:3214:3214))
        (PORT d[3] (5887:5887:5887) (5940:5940:5940))
        (PORT d[4] (6744:6744:6744) (7014:7014:7014))
        (PORT d[5] (4427:4427:4427) (4407:4407:4407))
        (PORT d[6] (7701:7701:7701) (7884:7884:7884))
        (PORT d[7] (2614:2614:2614) (2576:2576:2576))
        (PORT d[8] (4125:4125:4125) (4290:4290:4290))
        (PORT d[9] (7765:7765:7765) (7994:7994:7994))
        (PORT d[10] (2383:2383:2383) (2374:2374:2374))
        (PORT d[11] (6701:6701:6701) (6920:6920:6920))
        (PORT d[12] (2663:2663:2663) (2639:2639:2639))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (PORT ena (3701:3701:3701) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2523:2523:2523))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (PORT ena (3701:3701:3701) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6405:6405:6405) (6419:6419:6419))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (PORT ena (3701:3701:3701) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2772:2772:2772))
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (PORT ena (3705:3705:3705) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (PORT d[0] (3705:3705:3705) (3749:3749:3749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (2072:2072:2072))
        (PORT datab (1835:1835:1835) (1780:1780:1780))
        (PORT datac (2175:2175:2175) (2291:2291:2291))
        (PORT datad (1514:1514:1514) (1477:1477:1477))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1909:1909:1909))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (7935:7935:7935) (7787:7787:7787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4601:4601:4601))
        (PORT d[1] (7015:7015:7015) (7171:7171:7171))
        (PORT d[2] (2979:2979:2979) (3039:3039:3039))
        (PORT d[3] (7401:7401:7401) (7521:7521:7521))
        (PORT d[4] (4518:4518:4518) (4721:4721:4721))
        (PORT d[5] (4613:4613:4613) (4524:4524:4524))
        (PORT d[6] (7266:7266:7266) (7418:7418:7418))
        (PORT d[7] (4668:4668:4668) (4601:4601:4601))
        (PORT d[8] (4488:4488:4488) (4686:4686:4686))
        (PORT d[9] (8780:8780:8780) (8952:8952:8952))
        (PORT d[10] (4998:4998:4998) (5092:5092:5092))
        (PORT d[11] (3743:3743:3743) (3846:3846:3846))
        (PORT d[12] (4313:4313:4313) (4291:4291:4291))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT ena (7931:7931:7931) (7783:7783:7783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2716:2716:2716))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT ena (7931:7931:7931) (7783:7783:7783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7510:7510:7510) (7564:7564:7564))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT ena (7931:7931:7931) (7783:7783:7783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (4608:4608:4608))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (7935:7935:7935) (7787:7787:7787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (7935:7935:7935) (7787:7787:7787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1887:1887:1887))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT ena (6191:6191:6191) (6218:6218:6218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3895:3895:3895))
        (PORT d[1] (5203:5203:5203) (5195:5195:5195))
        (PORT d[2] (2968:2968:2968) (3065:3065:3065))
        (PORT d[3] (5900:5900:5900) (5801:5801:5801))
        (PORT d[4] (3683:3683:3683) (3730:3730:3730))
        (PORT d[5] (4273:4273:4273) (4323:4323:4323))
        (PORT d[6] (4694:4694:4694) (4768:4768:4768))
        (PORT d[7] (5362:5362:5362) (5288:5288:5288))
        (PORT d[8] (5517:5517:5517) (5706:5706:5706))
        (PORT d[9] (4663:4663:4663) (4686:4686:4686))
        (PORT d[10] (3580:3580:3580) (3682:3682:3682))
        (PORT d[11] (3062:3062:3062) (3146:3146:3146))
        (PORT d[12] (4920:4920:4920) (4894:4894:4894))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (PORT ena (6187:6187:6187) (6214:6214:6214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4979:4979:4979) (4836:4836:4836))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (PORT ena (6187:6187:6187) (6214:6214:6214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6822:6822:6822) (6875:6875:6875))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (PORT ena (6187:6187:6187) (6214:6214:6214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3152:3152:3152))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT ena (6191:6191:6191) (6218:6218:6218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT d[0] (6191:6191:6191) (6218:6218:6218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1864:1864:1864))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6162:6162:6162) (6190:6190:6190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3907:3907:3907))
        (PORT d[1] (4558:4558:4558) (4570:4570:4570))
        (PORT d[2] (3003:3003:3003) (3098:3098:3098))
        (PORT d[3] (5489:5489:5489) (5550:5550:5550))
        (PORT d[4] (3648:3648:3648) (3692:3692:3692))
        (PORT d[5] (4298:4298:4298) (4350:4350:4350))
        (PORT d[6] (4662:4662:4662) (4732:4732:4732))
        (PORT d[7] (5363:5363:5363) (5289:5289:5289))
        (PORT d[8] (5529:5529:5529) (5718:5718:5718))
        (PORT d[9] (4681:4681:4681) (4706:4706:4706))
        (PORT d[10] (3586:3586:3586) (3688:3688:3688))
        (PORT d[11] (3041:3041:3041) (3120:3120:3120))
        (PORT d[12] (5076:5076:5076) (4993:4993:4993))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (6158:6158:6158) (6186:6186:6186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3168:3168:3168))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (6158:6158:6158) (6186:6186:6186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6794:6794:6794) (6846:6846:6846))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (6158:6158:6158) (6186:6186:6186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3186:3186:3186))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6162:6162:6162) (6190:6190:6190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (6162:6162:6162) (6190:6190:6190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (2069:2069:2069))
        (PORT datab (1399:1399:1399) (1385:1385:1385))
        (PORT datac (2178:2178:2178) (2293:2293:2293))
        (PORT datad (1360:1360:1360) (1334:1334:1334))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1863:1863:1863))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (7968:7968:7968) (7820:7820:7820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4612:4612:4612))
        (PORT d[1] (7017:7017:7017) (7173:7173:7173))
        (PORT d[2] (2981:2981:2981) (3041:3041:3041))
        (PORT d[3] (7394:7394:7394) (7517:7517:7517))
        (PORT d[4] (4342:4342:4342) (4382:4382:4382))
        (PORT d[5] (4622:4622:4622) (4541:4541:4541))
        (PORT d[6] (7643:7643:7643) (7793:7793:7793))
        (PORT d[7] (5038:5038:5038) (4966:4966:4966))
        (PORT d[8] (4836:4836:4836) (5033:5033:5033))
        (PORT d[9] (8787:8787:8787) (8956:8956:8956))
        (PORT d[10] (3208:3208:3208) (3274:3274:3274))
        (PORT d[11] (3424:3424:3424) (3505:3505:3505))
        (PORT d[12] (4317:4317:4317) (4296:4296:4296))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT ena (7964:7964:7964) (7816:7816:7816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3801:3801:3801))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT ena (7964:7964:7964) (7816:7816:7816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7479:7479:7479) (7531:7531:7531))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT ena (7964:7964:7964) (7816:7816:7816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2408:2408:2408))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (7968:7968:7968) (7820:7820:7820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT d[0] (7968:7968:7968) (7820:7820:7820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (2070:2070:2070))
        (PORT datab (1059:1059:1059) (1055:1055:1055))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (698:698:698) (688:688:688))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (2923:2923:2923) (3056:3056:3056))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (870:870:870))
        (PORT datab (1132:1132:1132) (1184:1184:1184))
        (PORT datac (1009:1009:1009) (1067:1067:1067))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1124:1124:1124))
        (PORT datab (880:880:880) (930:930:930))
        (PORT datac (2059:2059:2059) (1967:1967:1967))
        (PORT datad (371:371:371) (377:377:377))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (567:567:567))
        (PORT datab (1470:1470:1470) (1510:1510:1510))
        (PORT datac (1628:1628:1628) (1661:1661:1661))
        (PORT datad (316:316:316) (392:392:392))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (567:567:567))
        (PORT datab (1471:1471:1471) (1510:1510:1510))
        (PORT datac (1628:1628:1628) (1660:1660:1660))
        (PORT datad (316:316:316) (393:393:393))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (285:285:285) (369:369:369))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1336:1336:1336))
        (PORT datab (1320:1320:1320) (1292:1292:1292))
        (PORT datac (431:431:431) (446:446:446))
        (PORT datad (1416:1416:1416) (1454:1454:1454))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (787:787:787))
        (PORT datab (2138:2138:2138) (2157:2157:2157))
        (PORT datac (762:762:762) (764:764:764))
        (PORT datad (1414:1414:1414) (1451:1451:1451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (423:423:423))
        (PORT datab (749:749:749) (761:761:761))
        (PORT datac (1222:1222:1222) (1291:1291:1291))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (986:986:986))
        (PORT datab (1379:1379:1379) (1425:1425:1425))
        (PORT datac (804:804:804) (820:820:820))
        (PORT datad (616:616:616) (600:600:600))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1825:1825:1825))
        (PORT datab (1215:1215:1215) (1285:1285:1285))
        (PORT datac (1140:1140:1140) (1218:1218:1218))
        (PORT datad (1139:1139:1139) (1216:1216:1216))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (959:959:959))
        (PORT datab (1092:1092:1092) (1118:1118:1118))
        (PORT datac (1141:1141:1141) (1195:1195:1195))
        (PORT datad (1082:1082:1082) (1137:1137:1137))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (737:737:737))
        (PORT datab (682:682:682) (684:684:684))
        (PORT datac (863:863:863) (948:948:948))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1188:1188:1188))
        (PORT datab (790:790:790) (785:785:785))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (686:686:686) (684:684:684))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (981:981:981))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (612:612:612) (598:598:598))
        (PORT datad (409:409:409) (418:418:418))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (884:884:884))
        (PORT datab (1027:1027:1027) (1024:1024:1024))
        (PORT datac (1006:1006:1006) (1041:1041:1041))
        (PORT datad (227:227:227) (260:260:260))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[20\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (974:974:974))
        (PORT datac (998:998:998) (991:991:991))
        (PORT datad (1980:1980:1980) (1927:1927:1927))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (3237:3237:3237) (3249:3249:3249))
        (PORT datad (655:655:655) (693:693:693))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2409:2409:2409))
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (PORT ena (5348:5348:5348) (5252:5252:5252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5405:5405:5405) (5545:5545:5545))
        (PORT d[1] (4252:4252:4252) (4280:4280:4280))
        (PORT d[2] (3365:3365:3365) (3448:3448:3448))
        (PORT d[3] (5651:5651:5651) (5800:5800:5800))
        (PORT d[4] (3736:3736:3736) (3875:3875:3875))
        (PORT d[5] (6308:6308:6308) (6426:6426:6426))
        (PORT d[6] (6115:6115:6115) (6272:6272:6272))
        (PORT d[7] (6077:6077:6077) (5931:5931:5931))
        (PORT d[8] (4884:4884:4884) (5113:5113:5113))
        (PORT d[9] (5061:5061:5061) (5158:5158:5158))
        (PORT d[10] (3961:3961:3961) (4063:4063:4063))
        (PORT d[11] (4497:4497:4497) (4634:4634:4634))
        (PORT d[12] (4520:4520:4520) (4480:4480:4480))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT ena (5344:5344:5344) (5248:5248:5248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5101:5101:5101))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT ena (5344:5344:5344) (5248:5248:5248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7784:7784:7784) (7851:7851:7851))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT ena (5344:5344:5344) (5248:5248:5248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3760:3760:3760))
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (PORT ena (5348:5348:5348) (5252:5252:5252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (PORT d[0] (5348:5348:5348) (5252:5252:5252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (2082:2082:2082))
        (PORT datac (2168:2168:2168) (2284:2284:2284))
        (PORT datad (2241:2241:2241) (2199:2199:2199))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1876:1876:1876))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (2046:2046:2046) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3794:3794:3794))
        (PORT d[1] (3140:3140:3140) (3135:3135:3135))
        (PORT d[2] (3984:3984:3984) (3982:3982:3982))
        (PORT d[3] (5083:5083:5083) (5144:5144:5144))
        (PORT d[4] (3651:3651:3651) (3724:3724:3724))
        (PORT d[5] (5199:5199:5199) (5175:5175:5175))
        (PORT d[6] (4510:4510:4510) (4520:4520:4520))
        (PORT d[7] (3378:3378:3378) (3346:3346:3346))
        (PORT d[8] (4479:4479:4479) (4640:4640:4640))
        (PORT d[9] (4895:4895:4895) (4832:4832:4832))
        (PORT d[10] (2723:2723:2723) (2713:2713:2713))
        (PORT d[11] (3719:3719:3719) (3681:3681:3681))
        (PORT d[12] (4948:4948:4948) (4886:4886:4886))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (2042:2042:2042) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2848:2848:2848))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (2042:2042:2042) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5722:5722:5722))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (2042:2042:2042) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1259:1259:1259))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (2046:2046:2046) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (2046:2046:2046) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2710:2710:2710))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (5343:5343:5343) (5247:5247:5247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5399:5399:5399) (5525:5525:5525))
        (PORT d[1] (4591:4591:4591) (4617:4617:4617))
        (PORT d[2] (3403:3403:3403) (3489:3489:3489))
        (PORT d[3] (5620:5620:5620) (5770:5770:5770))
        (PORT d[4] (3353:3353:3353) (3474:3474:3474))
        (PORT d[5] (6674:6674:6674) (6785:6785:6785))
        (PORT d[6] (6156:6156:6156) (6317:6317:6317))
        (PORT d[7] (6054:6054:6054) (5906:5906:5906))
        (PORT d[8] (5194:5194:5194) (5419:5419:5419))
        (PORT d[9] (5017:5017:5017) (5120:5120:5120))
        (PORT d[10] (3970:3970:3970) (4072:4072:4072))
        (PORT d[11] (4798:4798:4798) (4927:4927:4927))
        (PORT d[12] (4580:4580:4580) (4542:4542:4542))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (5339:5339:5339) (5243:5243:5243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2890:2890:2890))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (5339:5339:5339) (5243:5243:5243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7453:7453:7453) (7526:7526:7526))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (5339:5339:5339) (5243:5243:5243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3813:3813:3813))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (5343:5343:5343) (5247:5247:5247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT d[0] (5343:5343:5343) (5247:5247:5247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2247:2247:2247))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT ena (7592:7592:7592) (7438:7438:7438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4286:4286:4286))
        (PORT d[1] (6625:6625:6625) (6783:6783:6783))
        (PORT d[2] (2626:2626:2626) (2687:2687:2687))
        (PORT d[3] (7060:7060:7060) (7188:7188:7188))
        (PORT d[4] (4496:4496:4496) (4695:4695:4695))
        (PORT d[5] (4265:4265:4265) (4168:4168:4168))
        (PORT d[6] (5074:5074:5074) (5193:5193:5193))
        (PORT d[7] (4658:4658:4658) (4590:4590:4590))
        (PORT d[8] (4480:4480:4480) (4677:4677:4677))
        (PORT d[9] (8437:8437:8437) (8609:8609:8609))
        (PORT d[10] (4687:4687:4687) (4788:4788:4788))
        (PORT d[11] (6132:6132:6132) (6365:6365:6365))
        (PORT d[12] (3927:3927:3927) (3910:3910:3910))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT ena (7588:7588:7588) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (2988:2988:2988))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT ena (7588:7588:7588) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6742:6742:6742) (6810:6810:6810))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT ena (7588:7588:7588) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2403:2403:2403))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT ena (7592:7592:7592) (7438:7438:7438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (7592:7592:7592) (7438:7438:7438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1927:1927:1927))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (7929:7929:7929) (7782:7782:7782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6169:6169:6169) (6350:6350:6350))
        (PORT d[1] (7008:7008:7008) (7164:7164:7164))
        (PORT d[2] (3582:3582:3582) (3612:3612:3612))
        (PORT d[3] (7402:7402:7402) (7504:7504:7504))
        (PORT d[4] (4512:4512:4512) (4714:4714:4714))
        (PORT d[5] (4604:4604:4604) (4515:4515:4515))
        (PORT d[6] (7291:7291:7291) (7444:7444:7444))
        (PORT d[7] (4636:4636:4636) (4564:4564:4564))
        (PORT d[8] (4488:4488:4488) (4685:4685:4685))
        (PORT d[9] (8401:8401:8401) (8574:8574:8574))
        (PORT d[10] (3197:3197:3197) (3263:3263:3263))
        (PORT d[11] (6139:6139:6139) (6371:6371:6371))
        (PORT d[12] (4332:4332:4332) (4311:4311:4311))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (7925:7925:7925) (7778:7778:7778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3487:3487:3487))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (7925:7925:7925) (7778:7778:7778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6804:6804:6804) (6881:6881:6881))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (7925:7925:7925) (7778:7778:7778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4546:4546:4546))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (7929:7929:7929) (7782:7782:7782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT d[0] (7929:7929:7929) (7782:7782:7782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2338:2338:2338))
        (PORT datab (1172:1172:1172) (1159:1159:1159))
        (PORT datac (1056:1056:1056) (1052:1052:1052))
        (PORT datad (1914:1914:1914) (2022:2022:2022))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1439:1439:1439))
        (PORT datab (1495:1495:1495) (1517:1517:1517))
        (PORT datac (2179:2179:2179) (2295:2295:2295))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2318:2318:2318))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (6875:6875:6875) (6719:6719:6719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5173:5173:5173) (5365:5365:5365))
        (PORT d[1] (5844:5844:5844) (5993:5993:5993))
        (PORT d[2] (2978:2978:2978) (3069:3069:3069))
        (PORT d[3] (5965:5965:5965) (6102:6102:6102))
        (PORT d[4] (4975:4975:4975) (5221:5221:5221))
        (PORT d[5] (6832:6832:6832) (6905:6905:6905))
        (PORT d[6] (6198:6198:6198) (6350:6350:6350))
        (PORT d[7] (4620:4620:4620) (4544:4544:4544))
        (PORT d[8] (4855:4855:4855) (5082:5082:5082))
        (PORT d[9] (7295:7295:7295) (7464:7464:7464))
        (PORT d[10] (3934:3934:3934) (4035:4035:4035))
        (PORT d[11] (5064:5064:5064) (5307:5307:5307))
        (PORT d[12] (4660:4660:4660) (4666:4666:4666))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (6871:6871:6871) (6715:6715:6715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5948:5948:5948) (5928:5928:5928))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (6871:6871:6871) (6715:6715:6715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (5832:5832:5832))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (6871:6871:6871) (6715:6715:6715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2729:2729:2729))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (6875:6875:6875) (6719:6719:6719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (6875:6875:6875) (6719:6719:6719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (2065:2065:2065))
        (PORT datab (2140:2140:2140) (2113:2113:2113))
        (PORT datac (2181:2181:2181) (2297:2297:2297))
        (PORT datad (1472:1472:1472) (1422:1422:1422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (2927:2927:2927) (3059:3059:3059))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (869:869:869))
        (PORT datab (1048:1048:1048) (1106:1106:1106))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1098:1098:1098) (1141:1141:1141))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1871:1871:1871))
        (PORT datab (929:929:929) (967:967:967))
        (PORT datac (1347:1347:1347) (1363:1363:1363))
        (PORT datad (366:366:366) (367:367:367))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1155:1155:1155))
        (PORT datab (781:781:781) (845:845:845))
        (PORT datac (985:985:985) (987:987:987))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (906:906:906) (857:857:857))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (2188:2188:2188) (2212:2212:2212))
        (PORT datad (2410:2410:2410) (2468:2468:2468))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (848:848:848))
        (PORT datac (1209:1209:1209) (1267:1267:1267))
        (PORT datad (1139:1139:1139) (1183:1183:1183))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (865:865:865))
        (PORT datab (738:738:738) (724:724:724))
        (PORT datad (770:770:770) (755:755:755))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1520:1520:1520) (1557:1557:1557))
        (PORT sload (1846:1846:1846) (1914:1914:1914))
        (PORT ena (2088:2088:2088) (2033:2033:2033))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (2043:2043:2043) (2076:2076:2076))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (830:830:830))
        (PORT datab (1238:1238:1238) (1329:1329:1329))
        (PORT datac (1011:1011:1011) (1046:1046:1046))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (787:787:787))
        (PORT datab (817:817:817) (869:869:869))
        (PORT datad (722:722:722) (730:730:730))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1496:1496:1496) (1523:1523:1523))
        (PORT sload (2036:2036:2036) (2067:2067:2067))
        (PORT ena (2350:2350:2350) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (2040:2040:2040) (2073:2073:2073))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datac (653:653:653) (686:686:686))
        (PORT datad (1611:1611:1611) (1610:1610:1610))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (867:867:867))
        (PORT datab (1004:1004:1004) (985:985:985))
        (PORT datac (1138:1138:1138) (1158:1158:1158))
        (PORT datad (1077:1077:1077) (1113:1113:1113))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2088:2088:2088) (2033:2033:2033))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (546:546:546))
        (PORT datab (1126:1126:1126) (1169:1169:1169))
        (PORT datac (810:810:810) (874:874:874))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1880:1880:1880) (1934:1934:1934))
        (PORT datac (1381:1381:1381) (1383:1383:1383))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2013:2013:2013) (1999:1999:1999))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (906:906:906))
        (PORT datac (801:801:801) (873:873:873))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (1282:1282:1282) (1331:1331:1331))
        (PORT datad (476:476:476) (530:530:530))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (417:417:417))
        (PORT datab (1881:1881:1881) (1934:1934:1934))
        (PORT datac (1381:1381:1381) (1383:1383:1383))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (514:514:514))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (904:904:904))
        (PORT datab (763:763:763) (795:795:795))
        (PORT datac (799:799:799) (870:870:870))
        (PORT datad (1229:1229:1229) (1189:1189:1189))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1201:1201:1201))
        (PORT datac (806:806:806) (869:869:869))
        (PORT datad (448:448:448) (493:493:493))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1428:1428:1428))
        (PORT datab (1881:1881:1881) (1935:1935:1935))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (519:519:519))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (914:914:914))
        (PORT datab (1071:1071:1071) (1081:1081:1081))
        (PORT datac (811:811:811) (885:885:885))
        (PORT datad (692:692:692) (724:724:724))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (916:916:916))
        (PORT datab (734:734:734) (769:769:769))
        (PORT datac (1276:1276:1276) (1303:1303:1303))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1882:1882:1882) (1935:1935:1935))
        (PORT datac (1382:1382:1382) (1384:1384:1384))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (491:491:491))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (907:907:907))
        (PORT datab (1071:1071:1071) (1081:1081:1081))
        (PORT datac (802:802:802) (874:874:874))
        (PORT datad (648:648:648) (679:679:679))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (536:536:536))
        (PORT datac (817:817:817) (882:882:882))
        (PORT datad (1057:1057:1057) (1102:1102:1102))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1881:1881:1881) (1935:1935:1935))
        (PORT datac (1382:1382:1382) (1383:1383:1383))
        (PORT datad (430:430:430) (484:484:484))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2338:2338:2338) (2255:2255:2255))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (487:487:487))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1178:1178:1178))
        (PORT datab (1129:1129:1129) (1173:1173:1173))
        (PORT datac (706:706:706) (691:691:691))
        (PORT datad (334:334:334) (434:434:434))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1053:1053:1053))
        (PORT datac (1005:1005:1005) (1022:1022:1022))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (770:770:770))
        (PORT datab (814:814:814) (866:866:866))
        (PORT datad (723:723:723) (731:731:731))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1945:1945:1945) (1934:1934:1934))
        (PORT sload (2036:2036:2036) (2067:2067:2067))
        (PORT ena (2350:2350:2350) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (2044:2044:2044) (2078:2078:2078))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1447:1447:1447))
        (PORT datac (645:645:645) (680:680:680))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (496:496:496))
        (PORT datab (1721:1721:1721) (1761:1761:1761))
        (PORT datac (1906:1906:1906) (1879:1879:1879))
        (PORT datad (2050:2050:2050) (2061:2061:2061))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1885:1885:1885) (1856:1856:1856))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (866:866:866))
        (PORT datab (1129:1129:1129) (1180:1180:1180))
        (PORT datac (1014:1014:1014) (1072:1072:1072))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (619:619:619))
        (PORT datab (920:920:920) (957:957:957))
        (PORT datac (1349:1349:1349) (1365:1365:1365))
        (PORT datad (1319:1319:1319) (1305:1305:1305))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1119:1119:1119))
        (PORT datab (1027:1027:1027) (1024:1024:1024))
        (PORT datac (1372:1372:1372) (1391:1391:1391))
        (PORT datad (226:226:226) (258:258:258))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1035:1035:1035))
        (PORT datab (683:683:683) (685:685:685))
        (PORT datac (1595:1595:1595) (1574:1574:1574))
        (PORT datad (817:817:817) (847:847:847))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3536:3536:3536) (3557:3557:3557))
        (PORT datac (703:703:703) (745:745:745))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (4557:4557:4557))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (6231:6231:6231) (6204:6204:6204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5536:5536:5536))
        (PORT d[1] (6142:6142:6142) (6284:6284:6284))
        (PORT d[2] (5076:5076:5076) (5191:5191:5191))
        (PORT d[3] (4814:4814:4814) (4868:4868:4868))
        (PORT d[4] (2745:2745:2745) (2701:2701:2701))
        (PORT d[5] (4454:4454:4454) (4430:4430:4430))
        (PORT d[6] (6936:6936:6936) (7119:7119:7119))
        (PORT d[7] (6358:6358:6358) (6402:6402:6402))
        (PORT d[8] (4944:4944:4944) (5062:5062:5062))
        (PORT d[9] (6777:6777:6777) (7019:7019:7019))
        (PORT d[10] (2287:2287:2287) (2253:2253:2253))
        (PORT d[11] (5923:5923:5923) (6075:6075:6075))
        (PORT d[12] (2196:2196:2196) (2182:2182:2182))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (6227:6227:6227) (6200:6200:6200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6755:6755:6755) (6833:6833:6833))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (6227:6227:6227) (6200:6200:6200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7188:7188:7188) (7291:7291:7291))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (6227:6227:6227) (6200:6200:6200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (5395:5395:5395))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (6231:6231:6231) (6204:6204:6204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (6231:6231:6231) (6204:6204:6204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (2250:2250:2250) (2339:2339:2339))
        (PORT datac (746:746:746) (743:743:743))
        (PORT datad (2555:2555:2555) (2711:2711:2711))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (4895:4895:4895))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT ena (4451:4451:4451) (4444:4444:4444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5672:5672:5672) (5895:5895:5895))
        (PORT d[1] (6491:6491:6491) (6635:6635:6635))
        (PORT d[2] (2407:2407:2407) (2372:2372:2372))
        (PORT d[3] (2311:2311:2311) (2271:2271:2271))
        (PORT d[4] (2711:2711:2711) (2670:2670:2670))
        (PORT d[5] (4416:4416:4416) (4404:4404:4404))
        (PORT d[6] (5721:5721:5721) (5806:5806:5806))
        (PORT d[7] (6694:6694:6694) (6737:6737:6737))
        (PORT d[8] (3924:3924:3924) (4025:4025:4025))
        (PORT d[9] (7432:7432:7432) (7664:7664:7664))
        (PORT d[10] (2733:2733:2733) (2688:2688:2688))
        (PORT d[11] (6279:6279:6279) (6431:6431:6431))
        (PORT d[12] (1838:1838:1838) (1828:1828:1828))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT ena (4447:4447:4447) (4440:4440:4440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2385:2385:2385))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT ena (4447:4447:4447) (4440:4440:4440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4938:4938:4938) (4934:4934:4934))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT ena (4447:4447:4447) (4440:4440:4440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5572:5572:5572) (5673:5673:5673))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT ena (4451:4451:4451) (4444:4444:4444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT d[0] (4451:4451:4451) (4444:4444:4444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (811:811:811))
        (PORT datab (2248:2248:2248) (2336:2336:2336))
        (PORT datac (2619:2619:2619) (2804:2804:2804))
        (PORT datad (1081:1081:1081) (1072:1072:1072))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2750:2750:2750))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT ena (5529:5529:5529) (5499:5499:5499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5723:5723:5723) (5974:5974:5974))
        (PORT d[1] (6184:6184:6184) (6317:6317:6317))
        (PORT d[2] (3746:3746:3746) (3882:3882:3882))
        (PORT d[3] (4447:4447:4447) (4493:4493:4493))
        (PORT d[4] (5024:5024:5024) (5303:5303:5303))
        (PORT d[5] (4879:4879:4879) (4899:4899:4899))
        (PORT d[6] (6243:6243:6243) (6433:6433:6433))
        (PORT d[7] (5713:5713:5713) (5761:5761:5761))
        (PORT d[8] (4202:4202:4202) (4295:4295:4295))
        (PORT d[9] (6398:6398:6398) (6633:6633:6633))
        (PORT d[10] (4790:4790:4790) (4966:4966:4966))
        (PORT d[11] (4456:4456:4456) (4632:4632:4632))
        (PORT d[12] (3239:3239:3239) (3235:3235:3235))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT ena (5525:5525:5525) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3580:3580:3580))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT ena (5525:5525:5525) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6538:6538:6538) (6653:6653:6653))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT ena (5525:5525:5525) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4312:4312:4312))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT ena (5529:5529:5529) (5499:5499:5499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (5529:5529:5529) (5499:5499:5499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3379:3379:3379))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (5889:5889:5889) (5855:5855:5855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4805:4805:4805))
        (PORT d[1] (6088:6088:6088) (6210:6210:6210))
        (PORT d[2] (4099:4099:4099) (4235:4235:4235))
        (PORT d[3] (4789:4789:4789) (4822:4822:4822))
        (PORT d[4] (3073:3073:3073) (3025:3025:3025))
        (PORT d[5] (4859:4859:4859) (4877:4877:4877))
        (PORT d[6] (6577:6577:6577) (6767:6767:6767))
        (PORT d[7] (6048:6048:6048) (6095:6095:6095))
        (PORT d[8] (4613:4613:4613) (4737:4737:4737))
        (PORT d[9] (6411:6411:6411) (6650:6650:6650))
        (PORT d[10] (4681:4681:4681) (4811:4811:4811))
        (PORT d[11] (5579:5579:5579) (5731:5731:5731))
        (PORT d[12] (2878:2878:2878) (2884:2884:2884))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (5885:5885:5885) (5851:5851:5851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (2987:2987:2987))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (5885:5885:5885) (5851:5851:5851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6895:6895:6895) (7007:7007:7007))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (5885:5885:5885) (5851:5851:5851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4648:4648:4648))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (5889:5889:5889) (5855:5855:5855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (5889:5889:5889) (5855:5855:5855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1614:1614:1614))
        (PORT datab (2248:2248:2248) (2335:2335:2335))
        (PORT datac (2619:2619:2619) (2803:2803:2803))
        (PORT datad (1365:1365:1365) (1328:1328:1328))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3374:3374:3374))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (5558:5558:5558) (5526:5526:5526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5697:5697:5697) (5946:5946:5946))
        (PORT d[1] (6223:6223:6223) (6356:6356:6356))
        (PORT d[2] (3729:3729:3729) (3860:3860:3860))
        (PORT d[3] (4756:4756:4756) (4796:4796:4796))
        (PORT d[4] (5329:5329:5329) (5597:5597:5597))
        (PORT d[5] (4809:4809:4809) (4825:4825:4825))
        (PORT d[6] (6219:6219:6219) (6406:6406:6406))
        (PORT d[7] (5688:5688:5688) (5734:5734:5734))
        (PORT d[8] (4264:4264:4264) (4389:4389:4389))
        (PORT d[9] (6386:6386:6386) (6620:6620:6620))
        (PORT d[10] (4361:4361:4361) (4496:4496:4496))
        (PORT d[11] (5167:5167:5167) (5319:5319:5319))
        (PORT d[12] (3310:3310:3310) (3314:3314:3314))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (5554:5554:5554) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4612:4612:4612))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (5554:5554:5554) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6512:6512:6512) (6625:6625:6625))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (5554:5554:5554) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4594:4594:4594))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (5558:5558:5558) (5526:5526:5526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (5558:5558:5558) (5526:5526:5526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (3945:3945:3945))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT ena (6224:6224:6224) (6197:6197:6197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (5209:5209:5209))
        (PORT d[1] (6161:6161:6161) (6307:6307:6307))
        (PORT d[2] (4475:4475:4475) (4605:4605:4605))
        (PORT d[3] (4800:4800:4800) (4849:4849:4849))
        (PORT d[4] (2780:2780:2780) (2726:2726:2726))
        (PORT d[5] (4835:4835:4835) (4848:4848:4848))
        (PORT d[6] (6919:6919:6919) (7103:7103:7103))
        (PORT d[7] (5996:5996:5996) (6047:6047:6047))
        (PORT d[8] (3603:3603:3603) (3704:3704:3704))
        (PORT d[9] (6738:6738:6738) (6974:6974:6974))
        (PORT d[10] (5028:5028:5028) (5156:5156:5156))
        (PORT d[11] (5529:5529:5529) (5687:5687:5687))
        (PORT d[12] (3297:3297:3297) (3301:3301:3301))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT ena (6220:6220:6220) (6193:6193:6193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (2988:2988:2988))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT ena (6220:6220:6220) (6193:6193:6193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7179:7179:7179) (7282:7282:7282))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT ena (6220:6220:6220) (6193:6193:6193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (5026:5026:5026))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT ena (6224:6224:6224) (6197:6197:6197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (6224:6224:6224) (6197:6197:6197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1441:1441:1441) (1438:1438:1438))
        (PORT datac (2622:2622:2622) (2807:2807:2807))
        (PORT datad (748:748:748) (744:744:744))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2988:2988:2988) (2988:2988:2988))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1590:1590:1590))
        (PORT datab (1391:1391:1391) (1378:1378:1378))
        (PORT datad (990:990:990) (971:971:971))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (815:815:815))
        (PORT datab (1462:1462:1462) (1448:1448:1448))
        (PORT datac (686:686:686) (718:718:718))
        (PORT datad (392:392:392) (397:397:397))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT ena (2915:2915:2915) (2845:2845:2845))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (960:960:960))
        (PORT datab (918:918:918) (979:979:979))
        (PORT datac (1127:1127:1127) (1202:1202:1202))
        (PORT datad (1089:1089:1089) (1129:1129:1129))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1432:1432:1432) (1498:1498:1498))
        (PORT datac (763:763:763) (831:831:831))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (904:904:904) (885:885:885))
        (PORT datad (424:424:424) (427:427:427))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (806:806:806))
        (PORT datab (752:752:752) (764:764:764))
        (PORT datac (1216:1216:1216) (1284:1284:1284))
        (PORT datad (737:737:737) (744:744:744))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1343:1343:1343))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (429:429:429) (443:443:443))
        (PORT datad (1414:1414:1414) (1452:1452:1452))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1325:1325:1325) (1298:1298:1298))
        (PORT datac (1223:1223:1223) (1292:1292:1292))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1318:1318:1318))
        (PORT datab (324:324:324) (415:415:415))
        (PORT datac (1032:1032:1032) (1043:1043:1043))
        (PORT datad (1499:1499:1499) (1539:1539:1539))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1568:1568:1568))
        (PORT datab (438:438:438) (439:439:439))
        (PORT datac (874:874:874) (971:971:971))
        (PORT datad (1144:1144:1144) (1176:1176:1176))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1310:1310:1310))
        (PORT datab (1114:1114:1114) (1132:1132:1132))
        (PORT datac (777:777:777) (776:776:776))
        (PORT datad (1030:1030:1030) (1026:1026:1026))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datac (1768:1768:1768) (1814:1814:1814))
        (PORT datad (2216:2216:2216) (2209:2209:2209))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (764:764:764))
        (PORT datac (1358:1358:1358) (1384:1384:1384))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (2057:2057:2057))
        (PORT datab (1380:1380:1380) (1367:1367:1367))
        (PORT datac (638:638:638) (614:614:614))
        (PORT datad (2575:2575:2575) (2572:2572:2572))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1418:1418:1418) (1420:1420:1420))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1143:1143:1143))
        (PORT datab (1372:1372:1372) (1415:1415:1415))
        (PORT datac (1327:1327:1327) (1372:1372:1372))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1113:1113:1113))
        (PORT datab (1330:1330:1330) (1339:1339:1339))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1288:1288:1288) (1300:1300:1300))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2063:2063:2063) (2028:2028:2028))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1819:1819:1819))
        (PORT datab (1218:1218:1218) (1289:1289:1289))
        (PORT datac (1135:1135:1135) (1212:1212:1212))
        (PORT datad (1142:1142:1142) (1219:1219:1219))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1822:1822:1822))
        (PORT datab (1218:1218:1218) (1288:1288:1288))
        (PORT datac (1137:1137:1137) (1214:1214:1214))
        (PORT datad (1141:1141:1141) (1218:1218:1218))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (719:719:719))
        (PORT datab (467:467:467) (500:500:500))
        (PORT datac (400:400:400) (422:422:422))
        (PORT datad (450:450:450) (471:471:471))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1177:1177:1177))
        (PORT datab (1328:1328:1328) (1283:1283:1283))
        (PORT datac (664:664:664) (666:666:666))
        (PORT datad (1252:1252:1252) (1302:1302:1302))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1829:1829:1829))
        (PORT datab (1212:1212:1212) (1281:1281:1281))
        (PORT datac (1145:1145:1145) (1223:1223:1223))
        (PORT datad (1137:1137:1137) (1214:1214:1214))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1198:1198:1198))
        (PORT datab (436:436:436) (462:462:462))
        (PORT datac (465:465:465) (481:481:481))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1029:1029:1029))
        (PORT datac (685:685:685) (674:674:674))
        (PORT datad (673:673:673) (664:664:664))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (980:980:980))
        (PORT datab (458:458:458) (464:464:464))
        (PORT datac (607:607:607) (592:592:592))
        (PORT datad (616:616:616) (601:601:601))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1028:1028:1028) (1026:1026:1026))
        (PORT datac (1033:1033:1033) (1060:1060:1060))
        (PORT datad (756:756:756) (800:800:800))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (861:861:861))
        (PORT datab (787:787:787) (802:802:802))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1590:1590:1590) (1565:1565:1565))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3073:3073:3073) (3109:3109:3109))
        (PORT datac (284:284:284) (369:369:369))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1428:1428:1428))
        (PORT datab (1237:1237:1237) (1328:1328:1328))
        (PORT datad (760:760:760) (809:809:809))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (2043:2043:2043))
        (PORT datab (789:789:789) (790:790:790))
        (PORT datac (1346:1346:1346) (1331:1331:1331))
        (PORT datad (2585:2585:2585) (2583:2583:2583))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1423:1423:1423) (1444:1444:1444))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1706:1706:1706))
        (PORT datab (1829:1829:1829) (1902:1902:1902))
        (PORT datac (1387:1387:1387) (1449:1449:1449))
        (PORT datad (449:449:449) (495:495:495))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1099:1099:1099))
        (PORT datab (1037:1037:1037) (1036:1036:1036))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1573:1573:1573) (1529:1529:1529))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT ena (2288:2288:2288) (2230:2230:2230))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (794:794:794))
        (PORT datab (1054:1054:1054) (1073:1073:1073))
        (PORT datac (785:785:785) (803:803:803))
        (PORT datad (425:425:425) (436:436:436))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (878:878:878))
        (PORT datad (1324:1324:1324) (1355:1355:1355))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1317:1317:1317))
        (PORT datab (1117:1117:1117) (1136:1136:1136))
        (PORT datac (775:775:775) (774:774:774))
        (PORT datad (1033:1033:1033) (1029:1029:1029))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1856:1856:1856))
        (PORT datac (3790:3790:3790) (3800:3800:3800))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1352:1352:1352) (1362:1362:1362))
        (PORT datad (961:961:961) (1042:1042:1042))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1462:1462:1462))
        (PORT datab (1106:1106:1106) (1153:1153:1153))
        (PORT datac (1066:1066:1066) (1044:1044:1044))
        (PORT datad (1342:1342:1342) (1379:1379:1379))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1122:1122:1122) (1091:1091:1091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1262:1262:1262))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (1028:1028:1028) (1071:1071:1071))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (837:837:837))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (409:409:409) (419:419:419))
        (PORT datad (1059:1059:1059) (1045:1045:1045))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1447:1447:1447))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT asdata (860:860:860) (901:901:901))
        (PORT ena (1719:1719:1719) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datab (1331:1331:1331) (1342:1342:1342))
        (PORT datad (1542:1542:1542) (1625:1625:1625))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (823:823:823))
        (PORT datab (1023:1023:1023) (992:992:992))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (972:972:972) (1000:1000:1000))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2175:2175:2175))
        (PORT asdata (669:669:669) (748:748:748))
        (PORT ena (1752:1752:1752) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1178:1178:1178))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1368:1368:1368) (1404:1404:1404))
        (PORT datad (1347:1347:1347) (1334:1334:1334))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (872:872:872))
        (PORT datac (1887:1887:1887) (1911:1911:1911))
        (PORT datad (464:464:464) (510:510:510))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1651:1651:1651))
        (PORT datab (2015:2015:2015) (2016:2016:2016))
        (PORT datac (1068:1068:1068) (1110:1110:1110))
        (PORT datad (1283:1283:1283) (1251:1251:1251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1273:1273:1273))
        (PORT datab (749:749:749) (808:808:808))
        (PORT datad (783:783:783) (828:828:828))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (822:822:822))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (774:774:774) (775:775:775))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (678:678:678) (715:715:715))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1752:1752:1752) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1145:1145:1145))
        (PORT datab (399:399:399) (414:414:414))
        (PORT datac (1359:1359:1359) (1394:1394:1394))
        (PORT datad (1336:1336:1336) (1322:1322:1322))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (868:868:868))
        (PORT datac (1875:1875:1875) (1899:1899:1899))
        (PORT datad (466:466:466) (510:510:510))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1132:1132:1132))
        (PORT datab (1149:1149:1149) (1214:1214:1214))
        (PORT datac (1260:1260:1260) (1214:1214:1214))
        (PORT datad (1041:1041:1041) (1063:1063:1063))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1772:1772:1772) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1253:1253:1253))
        (PORT datab (1437:1437:1437) (1475:1475:1475))
        (PORT datac (1689:1689:1689) (1665:1665:1665))
        (PORT datad (847:847:847) (918:918:918))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2437:2437:2437) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1143:1143:1143))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (1143:1143:1143) (1203:1203:1203))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1068:1068:1068))
        (PORT datab (772:772:772) (774:774:774))
        (PORT datac (1384:1384:1384) (1419:1419:1419))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1164:1164:1164) (1211:1211:1211))
        (PORT sload (1795:1795:1795) (1842:1842:1842))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1781:1781:1781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (1175:1175:1175) (1218:1218:1218))
        (PORT datac (1359:1359:1359) (1394:1394:1394))
        (PORT datad (1336:1336:1336) (1322:1322:1322))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1445:1445:1445))
        (PORT datab (1130:1130:1130) (1164:1164:1164))
        (PORT datac (1316:1316:1316) (1369:1369:1369))
        (PORT datad (788:788:788) (843:843:843))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (867:867:867))
        (PORT datab (469:469:469) (525:525:525))
        (PORT datad (1624:1624:1624) (1644:1644:1644))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (456:456:456))
        (PORT datac (490:490:490) (555:555:555))
        (PORT datad (494:494:494) (553:553:553))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1677:1677:1677))
        (PORT datab (1036:1036:1036) (1021:1021:1021))
        (PORT datad (1342:1342:1342) (1379:1379:1379))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1141:1141:1141) (1178:1178:1178))
        (PORT sload (2132:2132:2132) (2185:2185:2185))
        (PORT ena (1122:1122:1122) (1091:1091:1091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1125:1125:1125))
        (PORT datac (1400:1400:1400) (1423:1423:1423))
        (PORT datad (261:261:261) (338:338:338))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (824:824:824))
        (PORT datab (1332:1332:1332) (1311:1311:1311))
        (PORT datac (676:676:676) (672:672:672))
        (PORT datad (808:808:808) (850:850:850))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2175:2175:2175))
        (PORT asdata (667:667:667) (747:747:747))
        (PORT ena (1752:1752:1752) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (429:429:429))
        (PORT datab (1101:1101:1101) (1155:1155:1155))
        (PORT datac (1367:1367:1367) (1402:1402:1402))
        (PORT datad (1345:1345:1345) (1332:1332:1332))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3425:3425:3425) (3449:3449:3449))
        (PORT datab (1040:1040:1040) (1074:1074:1074))
        (PORT datac (1801:1801:1801) (1873:1873:1873))
        (PORT datad (1884:1884:1884) (1918:1918:1918))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (765:765:765))
        (PORT datac (1030:1030:1030) (1036:1036:1036))
        (PORT datad (977:977:977) (1049:1049:1049))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (806:806:806))
        (PORT datab (1183:1183:1183) (1194:1194:1194))
        (PORT datac (759:759:759) (821:821:821))
        (PORT datad (1285:1285:1285) (1302:1302:1302))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2088:2088:2088) (2033:2033:2033))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1026:1026:1026))
        (PORT datab (1345:1345:1345) (1360:1360:1360))
        (PORT datac (1406:1406:1406) (1428:1428:1428))
        (PORT datad (880:880:880) (951:951:951))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1212:1212:1212))
        (PORT datab (795:795:795) (837:837:837))
        (PORT datac (1182:1182:1182) (1230:1230:1230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (822:822:822))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (774:774:774) (775:775:775))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1752:1752:1752) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1161:1161:1161))
        (PORT datab (1379:1379:1379) (1375:1375:1375))
        (PORT datac (1368:1368:1368) (1403:1403:1403))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3428:3428:3428) (3453:3453:3453))
        (PORT datab (1070:1070:1070) (1102:1102:1102))
        (PORT datac (1036:1036:1036) (1074:1074:1074))
        (PORT datad (1885:1885:1885) (1919:1919:1919))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1450:1450:1450))
        (PORT datac (1237:1237:1237) (1242:1242:1242))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (1933:1933:1933))
        (PORT datab (2522:2522:2522) (2500:2500:2500))
        (PORT datac (1632:1632:1632) (1586:1586:1586))
        (PORT datad (645:645:645) (641:641:641))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT asdata (1168:1168:1168) (1198:1198:1198))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1499:1499:1499))
        (PORT datab (1828:1828:1828) (1901:1901:1901))
        (PORT datad (1309:1309:1309) (1350:1350:1350))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1133:1133:1133))
        (PORT datab (875:875:875) (924:924:924))
        (PORT datac (621:621:621) (595:595:595))
        (PORT datad (1243:1243:1243) (1216:1216:1216))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1183:1183:1183))
        (PORT datab (1099:1099:1099) (1127:1127:1127))
        (PORT datad (1088:1088:1088) (1078:1078:1078))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1724:1724:1724) (1683:1683:1683))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (4099:4099:4099) (4046:4046:4046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1465:1465:1465))
        (PORT datab (714:714:714) (720:720:720))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1206:1206:1206) (1252:1252:1252))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sclr (1972:1972:1972) (2005:2005:2005))
        (PORT sload (2013:2013:2013) (2079:2079:2079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1231:1231:1231))
        (PORT datab (1014:1014:1014) (1057:1057:1057))
        (PORT datac (1226:1226:1226) (1201:1201:1201))
        (PORT datad (1016:1016:1016) (1021:1021:1021))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1135:1135:1135) (1190:1190:1190))
        (PORT datad (985:985:985) (1020:1020:1020))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1065:1065:1065))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (282:282:282) (356:356:356))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (260:260:260) (334:334:334))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (486:486:486))
        (PORT datab (758:758:758) (762:762:762))
        (PORT datac (997:997:997) (1019:1019:1019))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src6_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (462:462:462))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (1261:1261:1261) (1241:1241:1241))
        (PORT datad (433:433:433) (450:450:450))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src6_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (742:742:742))
        (PORT datac (790:790:790) (804:804:804))
        (PORT datad (773:773:773) (784:784:784))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (257:257:257) (300:300:300))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2195:2195:2195))
        (PORT asdata (612:612:612) (639:639:639))
        (PORT clrn (2181:2181:2181) (2152:2152:2152))
        (PORT ena (2239:2239:2239) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (366:366:366))
        (PORT datad (694:694:694) (699:699:699))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (791:791:791) (805:805:805))
        (PORT datad (773:773:773) (783:783:783))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1709:1709:1709))
        (PORT datab (3547:3547:3547) (3550:3550:3550))
        (PORT datac (2140:2140:2140) (2297:2297:2297))
        (PORT datad (1321:1321:1321) (1352:1352:1352))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1579:1579:1579) (1553:1553:1553))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (443:443:443) (459:459:459))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1530:1530:1530))
        (PORT datac (222:222:222) (264:264:264))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2152:2152:2152))
        (PORT ena (953:953:953) (949:949:949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (454:454:454) (517:517:517))
        (PORT datac (220:220:220) (262:262:262))
        (PORT datad (229:229:229) (261:261:261))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2152:2152:2152))
        (PORT ena (2239:2239:2239) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (550:550:550))
        (PORT datab (1494:1494:1494) (1547:1547:1547))
        (PORT datac (1595:1595:1595) (1574:1574:1574))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1197:1197:1197))
        (PORT datab (1113:1113:1113) (1146:1146:1146))
        (PORT datac (281:281:281) (365:365:365))
        (PORT datad (784:784:784) (830:830:830))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|wren\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (405:405:405) (413:413:413))
        (PORT datad (226:226:226) (259:259:259))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|decode3\|w_anode1897w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (369:369:369))
        (PORT datab (283:283:283) (346:346:346))
        (PORT datac (250:250:250) (307:307:307))
        (PORT datad (1990:1990:1990) (1996:1996:1996))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3277:3277:3277))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (5069:5069:5069) (4965:4965:4965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5941:5941:5941) (6182:6182:6182))
        (PORT d[1] (5401:5401:5401) (5491:5491:5491))
        (PORT d[2] (4276:4276:4276) (4493:4493:4493))
        (PORT d[3] (4711:4711:4711) (4715:4715:4715))
        (PORT d[4] (4433:4433:4433) (4322:4322:4322))
        (PORT d[5] (3241:3241:3241) (3329:3329:3329))
        (PORT d[6] (4269:4269:4269) (4290:4290:4290))
        (PORT d[7] (4624:4624:4624) (4612:4612:4612))
        (PORT d[8] (4639:4639:4639) (4707:4707:4707))
        (PORT d[9] (4167:4167:4167) (4052:4052:4052))
        (PORT d[10] (4040:4040:4040) (4046:4046:4046))
        (PORT d[11] (4295:4295:4295) (4362:4362:4362))
        (PORT d[12] (5938:5938:5938) (5940:5940:5940))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (5065:5065:5065) (4961:4961:4961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5536:5536:5536) (5530:5530:5530))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (5065:5065:5065) (4961:4961:4961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5046:5046:5046) (5106:5106:5106))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (5065:5065:5065) (4961:4961:4961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4193:4193:4193))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (5069:5069:5069) (4965:4965:4965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (5069:5069:5069) (4965:4965:4965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1499:1499:1499))
        (PORT datab (2352:2352:2352) (2538:2538:2538))
        (PORT datac (3192:3192:3192) (3378:3378:3378))
        (PORT datad (1637:1637:1637) (1586:1586:1586))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4197:4197:4197))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT ena (3866:3866:3866) (3881:3881:3881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (5101:5101:5101))
        (PORT d[1] (3075:3075:3075) (3055:3055:3055))
        (PORT d[2] (3030:3030:3030) (3004:3004:3004))
        (PORT d[3] (3629:3629:3629) (3561:3561:3561))
        (PORT d[4] (3044:3044:3044) (3017:3017:3017))
        (PORT d[5] (2489:2489:2489) (2557:2557:2557))
        (PORT d[6] (3563:3563:3563) (3489:3489:3489))
        (PORT d[7] (3558:3558:3558) (3489:3489:3489))
        (PORT d[8] (3550:3550:3550) (3486:3486:3486))
        (PORT d[9] (3546:3546:3546) (3497:3497:3497))
        (PORT d[10] (2941:2941:2941) (2904:2904:2904))
        (PORT d[11] (3617:3617:3617) (3720:3720:3720))
        (PORT d[12] (2922:2922:2922) (2880:2880:2880))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT ena (3862:3862:3862) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3348:3348:3348))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT ena (3862:3862:3862) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4355:4355:4355) (4279:4279:4279))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT ena (3862:3862:3862) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3711:3711:3711))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT ena (3866:3866:3866) (3881:3881:3881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (3866:3866:3866) (3881:3881:3881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3244:3244:3244) (3445:3445:3445))
        (PORT datab (2342:2342:2342) (2525:2525:2525))
        (PORT datac (2698:2698:2698) (2589:2589:2589))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2871:2871:2871))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT ena (5916:5916:5916) (5865:5865:5865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4429:4429:4429))
        (PORT d[1] (5617:5617:5617) (5808:5808:5808))
        (PORT d[2] (4586:4586:4586) (4354:4354:4354))
        (PORT d[3] (4372:4372:4372) (4387:4387:4387))
        (PORT d[4] (6951:6951:6951) (6744:6744:6744))
        (PORT d[5] (2535:2535:2535) (2635:2635:2635))
        (PORT d[6] (6311:6311:6311) (6394:6394:6394))
        (PORT d[7] (3108:3108:3108) (3033:3033:3033))
        (PORT d[8] (4366:4366:4366) (4500:4500:4500))
        (PORT d[9] (7569:7569:7569) (7909:7909:7909))
        (PORT d[10] (4609:4609:4609) (4691:4691:4691))
        (PORT d[11] (3368:3368:3368) (3466:3466:3466))
        (PORT d[12] (6083:6083:6083) (6014:6014:6014))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT ena (5912:5912:5912) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4704:4704:4704))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT ena (5912:5912:5912) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5127:5127:5127))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT ena (5912:5912:5912) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (5023:5023:5023))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT ena (5916:5916:5916) (5865:5865:5865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT d[0] (5916:5916:5916) (5865:5865:5865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3260:3260:3260))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (5078:5078:5078) (4972:4972:4972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5944:5944:5944) (6171:6171:6171))
        (PORT d[1] (4781:4781:4781) (4892:4892:4892))
        (PORT d[2] (4275:4275:4275) (4492:4492:4492))
        (PORT d[3] (4790:4790:4790) (4820:4820:4820))
        (PORT d[4] (4698:4698:4698) (4558:4558:4558))
        (PORT d[5] (2589:2589:2589) (2685:2685:2685))
        (PORT d[6] (4341:4341:4341) (4369:4369:4369))
        (PORT d[7] (4564:4564:4564) (4542:4542:4542))
        (PORT d[8] (4274:4274:4274) (4345:4345:4345))
        (PORT d[9] (4129:4129:4129) (4011:4011:4011))
        (PORT d[10] (4026:4026:4026) (4027:4027:4027))
        (PORT d[11] (4322:4322:4322) (4390:4390:4390))
        (PORT d[12] (5929:5929:5929) (5930:5930:5930))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (5074:5074:5074) (4968:4968:4968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3000:3000:3000))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (5074:5074:5074) (4968:4968:4968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (5135:5135:5135))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (5074:5074:5074) (4968:4968:4968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4228:4228:4228))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (5078:5078:5078) (4972:4972:4972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (5078:5078:5078) (4972:4972:4972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4203:4203:4203))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (4361:4361:4361) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (4335:4335:4335))
        (PORT d[1] (3445:3445:3445) (3457:3457:3457))
        (PORT d[2] (4013:4013:4013) (3946:3946:3946))
        (PORT d[3] (4108:4108:4108) (4023:4023:4023))
        (PORT d[4] (2936:2936:2936) (2993:2993:2993))
        (PORT d[5] (2498:2498:2498) (2567:2567:2567))
        (PORT d[6] (5333:5333:5333) (5414:5414:5414))
        (PORT d[7] (4307:4307:4307) (4226:4226:4226))
        (PORT d[8] (4310:4310:4310) (4200:4200:4200))
        (PORT d[9] (3944:3944:3944) (3943:3943:3943))
        (PORT d[10] (3979:3979:3979) (4116:4116:4116))
        (PORT d[11] (3393:3393:3393) (3510:3510:3510))
        (PORT d[12] (3954:3954:3954) (3889:3889:3889))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (4357:4357:4357) (4380:4380:4380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4402:4402:4402))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (4357:4357:4357) (4380:4380:4380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5296:5296:5296) (5332:5332:5332))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (4357:4357:4357) (4380:4380:4380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3465:3465:3465))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (4361:4361:4361) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (4361:4361:4361) (4384:4384:4384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3234:3234:3234) (3433:3433:3433))
        (PORT datab (2350:2350:2350) (2535:2535:2535))
        (PORT datac (1559:1559:1559) (1524:1524:1524))
        (PORT datad (2803:2803:2803) (2753:2753:2753))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2819:2819:2819))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (5002:5002:5002) (4905:4905:4905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6127:6127:6127) (6384:6384:6384))
        (PORT d[1] (4755:4755:4755) (4824:4824:4824))
        (PORT d[2] (5399:5399:5399) (5596:5596:5596))
        (PORT d[3] (5001:5001:5001) (4952:4952:4952))
        (PORT d[4] (5130:5130:5130) (5017:5017:5017))
        (PORT d[5] (4284:4284:4284) (4367:4367:4367))
        (PORT d[6] (4610:4610:4610) (4667:4667:4667))
        (PORT d[7] (5325:5325:5325) (5301:5301:5301))
        (PORT d[8] (3213:3213:3213) (3267:3267:3267))
        (PORT d[9] (4860:4860:4860) (4752:4752:4752))
        (PORT d[10] (4749:4749:4749) (4745:4745:4745))
        (PORT d[11] (2977:2977:2977) (3040:3040:3040))
        (PORT d[12] (6669:6669:6669) (6669:6669:6669))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (4998:4998:4998) (4901:4901:4901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (4077:4077:4077))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (4998:4998:4998) (4901:4901:4901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (5099:5099:5099))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (4998:4998:4998) (4901:4901:4901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4401:4401:4401) (4567:4567:4567))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (5002:5002:5002) (4905:4905:4905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (5002:5002:5002) (4905:4905:4905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2893:2893:2893) (2824:2824:2824))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3202:3202:3202) (3391:3391:3391))
        (PORT datad (1240:1240:1240) (1205:1205:1205))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2478:2478:2478) (2587:2587:2587))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1704:1704:1704))
        (PORT datab (1827:1827:1827) (1900:1900:1900))
        (PORT datac (1385:1385:1385) (1447:1447:1447))
        (PORT datad (445:445:445) (490:490:490))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1125:1125:1125))
        (PORT datab (879:879:879) (929:929:929))
        (PORT datac (1799:1799:1799) (1871:1871:1871))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1321:1321:1321) (1293:1293:1293))
        (PORT datac (1217:1217:1217) (1285:1285:1285))
        (PORT datad (1416:1416:1416) (1454:1454:1454))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (966:966:966))
        (PORT datab (918:918:918) (980:980:980))
        (PORT datac (760:760:760) (830:830:830))
        (PORT datad (1089:1089:1089) (1129:1129:1129))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1022:1022:1022))
        (PORT datab (1433:1433:1433) (1499:1499:1499))
        (PORT datac (1120:1120:1120) (1193:1193:1193))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1232:1232:1232) (1285:1285:1285))
        (PORT datad (1216:1216:1216) (1271:1271:1271))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (847:847:847))
        (PORT datab (739:739:739) (773:773:773))
        (PORT datac (716:716:716) (714:714:714))
        (PORT datad (426:426:426) (437:437:437))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1131:1131:1131) (1156:1156:1156))
        (PORT datac (1108:1108:1108) (1160:1160:1160))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1465:1465:1465))
        (PORT datab (791:791:791) (782:782:782))
        (PORT datad (691:691:691) (697:697:697))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1221:1221:1221) (1259:1259:1259))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sclr (1972:1972:1972) (2005:2005:2005))
        (PORT sload (2013:2013:2013) (2079:2079:2079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3428:3428:3428) (3453:3453:3453))
        (PORT datab (1542:1542:1542) (1594:1594:1594))
        (PORT datac (684:684:684) (725:725:725))
        (PORT datad (1885:1885:1885) (1919:1919:1919))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (870:870:870))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (1114:1114:1114) (1145:1145:1145))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1131:1131:1131))
        (PORT datab (1148:1148:1148) (1213:1213:1213))
        (PORT datac (1247:1247:1247) (1194:1194:1194))
        (PORT datad (761:761:761) (818:818:818))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1772:1772:1772) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datac (824:824:824) (881:881:881))
        (PORT datad (1103:1103:1103) (1152:1152:1152))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1117:1117:1117))
        (PORT datab (2104:2104:2104) (2111:2111:2111))
        (PORT datac (1899:1899:1899) (1922:1922:1922))
        (PORT datad (755:755:755) (744:744:744))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1737:1737:1737) (1723:1723:1723))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1706:1706:1706))
        (PORT datab (1829:1829:1829) (1902:1902:1902))
        (PORT datac (1387:1387:1387) (1449:1449:1449))
        (PORT datad (417:417:417) (463:463:463))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1596:1596:1596))
        (PORT datab (1460:1460:1460) (1446:1446:1446))
        (PORT datac (931:931:931) (909:909:909))
        (PORT datad (1917:1917:1917) (1892:1892:1892))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT ena (2915:2915:2915) (2845:2845:2845))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (564:564:564))
        (PORT datab (789:789:789) (814:814:814))
        (PORT datad (733:733:733) (734:734:734))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1449:1449:1449) (1417:1417:1417))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (3484:3484:3484) (3509:3509:3509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (1071:1071:1071) (1093:1093:1093))
        (PORT datad (1172:1172:1172) (1195:1195:1195))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1547:1547:1547) (1572:1572:1572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3422:3422:3422) (3446:3446:3446))
        (PORT datab (1080:1080:1080) (1103:1103:1103))
        (PORT datac (1639:1639:1639) (1669:1669:1669))
        (PORT datad (1883:1883:1883) (1917:1917:1917))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (874:874:874))
        (PORT datab (1129:1129:1129) (1169:1169:1169))
        (PORT datac (494:494:494) (560:560:560))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1467:1467:1467))
        (PORT datab (1160:1160:1160) (1141:1141:1141))
        (PORT datac (1313:1313:1313) (1311:1311:1311))
        (PORT datad (1343:1343:1343) (1380:1380:1380))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1122:1122:1122) (1091:1091:1091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1017:1017:1017))
        (PORT datab (1346:1346:1346) (1362:1362:1362))
        (PORT datac (432:432:432) (494:494:494))
        (PORT datad (889:889:889) (959:959:959))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1263:1263:1263))
        (PORT datab (1125:1125:1125) (1178:1178:1178))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (832:832:832))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (409:409:409) (418:418:418))
        (PORT datad (1058:1058:1058) (1044:1044:1044))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1447:1447:1447))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT asdata (1158:1158:1158) (1187:1187:1187))
        (PORT ena (1719:1719:1719) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1431:1431:1431))
        (PORT datab (1659:1659:1659) (1668:1668:1668))
        (PORT datac (733:733:733) (729:729:729))
        (PORT datad (719:719:719) (715:715:715))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1122:1122:1122) (1091:1091:1091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (908:908:908))
        (PORT datab (1071:1071:1071) (1081:1081:1081))
        (PORT datac (804:804:804) (876:876:876))
        (PORT datad (429:429:429) (481:481:481))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1236:1236:1236))
        (PORT datab (870:870:870) (943:943:943))
        (PORT datac (721:721:721) (765:765:765))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (431:431:431))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (816:816:816) (844:844:844))
        (PORT datad (766:766:766) (792:792:792))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1447:1447:1447))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1026:1026:1026))
        (PORT datab (1345:1345:1345) (1360:1360:1360))
        (PORT datac (776:776:776) (818:818:818))
        (PORT datad (879:879:879) (950:950:950))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (946:946:946))
        (PORT datac (462:462:462) (519:519:519))
        (PORT datad (1139:1139:1139) (1188:1188:1188))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (532:532:532))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (816:816:816) (843:843:843))
        (PORT datad (765:765:765) (791:791:791))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1447:1447:1447))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (PORT asdata (1176:1176:1176) (1224:1224:1224))
        (PORT ena (2013:2013:2013) (1999:1999:1999))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1178:1178:1178))
        (PORT datab (368:368:368) (480:480:480))
        (PORT datac (1330:1330:1330) (1356:1356:1356))
        (PORT datad (437:437:437) (441:441:441))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1339:1339:1339))
        (PORT datab (457:457:457) (520:520:520))
        (PORT datad (764:764:764) (814:814:814))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (528:528:528))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (281:281:281) (362:362:362))
        (PORT datad (408:408:408) (408:408:408))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1145:1145:1145) (1125:1125:1125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (685:685:685) (714:714:714))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1698:1698:1698) (1691:1691:1691))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1178:1178:1178))
        (PORT datab (1408:1408:1408) (1414:1414:1414))
        (PORT datac (412:412:412) (424:424:424))
        (PORT datad (332:332:332) (432:432:432))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2115:2115:2115) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1019:1019:1019))
        (PORT datab (1346:1346:1346) (1362:1362:1362))
        (PORT datac (1421:1421:1421) (1457:1457:1457))
        (PORT datad (887:887:887) (957:957:957))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1341:1341:1341))
        (PORT datac (734:734:734) (782:782:782))
        (PORT datad (756:756:756) (804:804:804))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (530:530:530))
        (PORT datab (293:293:293) (343:343:343))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1145:1145:1145) (1125:1125:1125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT asdata (1173:1173:1173) (1211:1211:1211))
        (PORT ena (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1023:1023:1023))
        (PORT datab (1345:1345:1345) (1361:1361:1361))
        (PORT datac (1702:1702:1702) (1712:1712:1712))
        (PORT datad (883:883:883) (955:955:955))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1352:1352:1352))
        (PORT datab (764:764:764) (823:823:823))
        (PORT datad (1046:1046:1046) (1083:1083:1083))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (534:534:534))
        (PORT datab (294:294:294) (344:344:344))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1145:1145:1145) (1125:1125:1125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (744:744:744) (774:774:774))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1399:1399:1399) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (684:684:684))
        (PORT datab (1371:1371:1371) (1346:1346:1346))
        (PORT datac (2049:2049:2049) (2045:2045:2045))
        (PORT datad (770:770:770) (825:825:825))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2350:2350:2350) (2281:2281:2281))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1254:1254:1254))
        (PORT datab (1100:1100:1100) (1133:1133:1133))
        (PORT datac (1691:1691:1691) (1667:1667:1667))
        (PORT datad (845:845:845) (915:915:915))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2437:2437:2437) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1064:1064:1064))
        (PORT datac (762:762:762) (814:814:814))
        (PORT datad (1223:1223:1223) (1293:1293:1293))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (529:529:529))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (258:258:258) (307:307:307))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1145:1145:1145) (1125:1125:1125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT asdata (855:855:855) (897:897:897))
        (PORT ena (1423:1423:1423) (1423:1423:1423))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1167:1167:1167))
        (PORT datab (2379:2379:2379) (2372:2372:2372))
        (PORT datac (229:229:229) (261:261:261))
        (PORT datad (1347:1347:1347) (1335:1335:1335))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (652:652:652))
        (PORT datab (460:460:460) (529:529:529))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (754:754:754) (807:807:807))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1465:1465:1465))
        (PORT datad (674:674:674) (652:652:652))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT asdata (1174:1174:1174) (1217:1217:1217))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1128:1128:1128))
        (PORT datab (1146:1146:1146) (1211:1211:1211))
        (PORT datac (805:805:805) (808:808:808))
        (PORT datad (1406:1406:1406) (1434:1434:1434))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1772:1772:1772) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1182:1182:1182) (1237:1237:1237))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (821:821:821))
        (PORT datab (1333:1333:1333) (1313:1313:1313))
        (PORT datac (1288:1288:1288) (1238:1238:1238))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1023:1023:1023))
        (PORT datab (1345:1345:1345) (1361:1361:1361))
        (PORT datac (749:749:749) (779:779:779))
        (PORT datad (882:882:882) (954:954:954))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1234:1234:1234))
        (PORT datab (873:873:873) (947:947:947))
        (PORT datad (457:457:457) (510:510:510))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (833:833:833))
        (PORT datab (805:805:805) (854:854:854))
        (PORT datac (813:813:813) (840:840:840))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1447:1447:1447))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1014:1014:1014))
        (PORT datab (1347:1347:1347) (1363:1363:1363))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (893:893:893) (964:964:964))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2059:2059:2059) (2046:2046:2046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1260:1260:1260))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (1064:1064:1064) (1117:1117:1117))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (452:452:452) (457:457:457))
        (PORT datac (814:814:814) (841:841:841))
        (PORT datad (760:760:760) (785:785:785))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1447:1447:1447))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT ena (1715:1715:1715) (1694:1694:1694))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1347:1347:1347))
        (PORT datab (1429:1429:1429) (1434:1434:1434))
        (PORT datac (1342:1342:1342) (1365:1365:1365))
        (PORT datad (397:397:397) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1764:1764:1764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (871:871:871))
        (PORT datab (352:352:352) (459:459:459))
        (PORT datac (1800:1800:1800) (1883:1883:1883))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (458:458:458))
        (PORT datac (492:492:492) (557:557:557))
        (PORT datad (495:495:495) (555:555:555))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (689:689:689))
        (PORT datab (761:761:761) (817:817:817))
        (PORT datad (914:914:914) (893:893:893))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1747:1747:1747) (1750:1750:1750))
        (PORT sload (2039:2039:2039) (2075:2075:2075))
        (PORT ena (2336:2336:2336) (2260:2260:2260))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (3089:3089:3089) (3120:3120:3120))
        (PORT datad (729:729:729) (778:778:778))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (1343:1343:1343) (1369:1369:1369))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2056:2056:2056))
        (PORT datab (1380:1380:1380) (1367:1367:1367))
        (PORT datac (627:627:627) (606:606:606))
        (PORT datad (2576:2576:2576) (2573:2573:2573))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (1710:1710:1710) (1705:1705:1705))
        (PORT clrn (2192:2192:2192) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1696:1696:1696))
        (PORT datab (1818:1818:1818) (1888:1888:1888))
        (PORT datac (1375:1375:1375) (1435:1435:1435))
        (PORT datad (1043:1043:1043) (1065:1065:1065))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1240:1240:1240))
        (PORT datab (1779:1779:1779) (1760:1760:1760))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (1095:1095:1095) (1097:1097:1097))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1684:1684:1684) (1628:1628:1628))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1828:1828:1828))
        (PORT datab (1213:1213:1213) (1282:1282:1282))
        (PORT datac (1144:1144:1144) (1222:1222:1222))
        (PORT datad (1138:1138:1138) (1214:1214:1214))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1305:1305:1305))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (670:670:670) (703:703:703))
        (PORT datad (747:747:747) (752:752:752))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT ena (1585:1585:1585) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT asdata (2216:2216:2216) (2212:2212:2212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1349:1349:1349))
        (PORT datab (1472:1472:1472) (1513:1513:1513))
        (PORT datac (253:253:253) (333:333:333))
        (PORT datad (718:718:718) (700:700:700))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (581:581:581))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (244:244:244) (285:285:285))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (613:613:613) (641:641:641))
        (PORT sload (974:974:974) (993:993:993))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (734:734:734))
        (PORT datab (254:254:254) (298:298:298))
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (868:868:868))
        (PORT datab (1023:1023:1023) (991:991:991))
        (PORT datac (1415:1415:1415) (1432:1432:1432))
        (PORT datad (774:774:774) (775:775:775))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2175:2175:2175))
        (PORT asdata (671:671:671) (750:750:750))
        (PORT ena (1752:1752:1752) (1749:1749:1749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1399:1399:1399) (1419:1419:1419))
        (PORT datac (1326:1326:1326) (1288:1288:1288))
        (PORT datad (1336:1336:1336) (1340:1340:1340))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (253:253:253) (297:297:297))
        (PORT datac (283:283:283) (370:370:370))
        (PORT datad (768:768:768) (816:816:816))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT asdata (1694:1694:1694) (1726:1726:1726))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT asdata (834:834:834) (881:881:881))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (927:927:927))
        (PORT datab (411:411:411) (420:420:420))
        (PORT datad (743:743:743) (796:796:796))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (864:864:864))
        (PORT datab (736:736:736) (769:769:769))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (860:860:860))
        (PORT datab (404:404:404) (419:419:419))
        (PORT datac (1042:1042:1042) (1069:1069:1069))
        (PORT datad (849:849:849) (935:935:935))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (853:853:853) (903:903:903))
        (PORT clrn (2826:2826:2826) (2801:2801:2801))
        (PORT sload (1653:1653:1653) (1602:1602:1602))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (456:456:456))
        (PORT datac (869:869:869) (941:941:941))
        (PORT datad (853:853:853) (912:912:912))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1101:1101:1101) (1142:1142:1142))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1440:1440:1440) (1477:1477:1477))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (453:453:453))
        (PORT datac (1060:1060:1060) (1101:1101:1101))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (526:526:526))
        (PORT datab (467:467:467) (479:479:479))
        (PORT datad (426:426:426) (430:430:430))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1451:1451:1451) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (735:735:735) (778:778:778))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (958:958:958) (1021:1021:1021))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (284:284:284))
        (PORT datad (310:310:310) (385:385:385))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (958:958:958) (1021:1021:1021))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (977:977:977))
        (PORT datac (779:779:779) (835:835:835))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2826:2826:2826) (2801:2801:2801))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (981:981:981))
        (PORT datac (704:704:704) (735:735:735))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2826:2826:2826) (2801:2801:2801))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (985:985:985))
        (PORT datac (263:263:263) (347:347:347))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2826:2826:2826) (2801:2801:2801))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (961:961:961))
        (PORT datab (1095:1095:1095) (1135:1135:1135))
        (PORT datac (875:875:875) (948:948:948))
        (PORT datad (764:764:764) (767:767:767))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1440:1440:1440) (1477:1477:1477))
        (PORT ena (1153:1153:1153) (1135:1135:1135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2166:2166:2166))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (865:865:865))
        (PORT datab (737:737:737) (769:769:769))
        (PORT datac (850:850:850) (908:908:908))
        (PORT datad (1004:1004:1004) (1034:1034:1034))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT clrn (2826:2826:2826) (2801:2801:2801))
        (PORT sload (1653:1653:1653) (1602:1602:1602))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (987:987:987))
        (PORT datac (1057:1057:1057) (1098:1098:1098))
        (PORT datad (851:851:851) (909:909:909))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (958:958:958))
        (PORT datac (874:874:874) (947:947:947))
        (PORT datad (721:721:721) (761:761:761))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1008:1008:1008))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (765:765:765) (768:768:768))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT asdata (1275:1275:1275) (1334:1334:1334))
        (PORT clrn (2587:2587:2587) (2564:2564:2564))
        (PORT ena (1454:1454:1454) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT asdata (1212:1212:1212) (1272:1272:1272))
        (PORT clrn (2587:2587:2587) (2564:2564:2564))
        (PORT ena (1454:1454:1454) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (749:749:749) (800:800:800))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|mcu_jtag_uart_0_alt_jtag_atlantic\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2309:2309:2309) (2298:2298:2298))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (1435:1435:1435) (1436:1436:1436))
        (PORT datad (648:648:648) (680:680:680))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (1034:1034:1034) (1065:1065:1065))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1069:1069:1069))
        (PORT datab (1065:1065:1065) (1095:1095:1095))
        (PORT datac (714:714:714) (717:717:717))
        (PORT datad (758:758:758) (760:760:760))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (439:439:439))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (471:471:471))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1122:1122:1122) (1185:1185:1185))
        (PORT datac (1263:1263:1263) (1289:1289:1289))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1081:1081:1081))
        (PORT datab (2027:2027:2027) (2044:2044:2044))
        (PORT datac (243:243:243) (282:282:282))
        (PORT datad (826:826:826) (894:894:894))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (968:968:968) (1008:1008:1008))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (450:450:450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (968:968:968) (1008:1008:1008))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (473:473:473))
        (PORT datab (335:335:335) (440:440:440))
        (PORT datac (299:299:299) (407:407:407))
        (PORT datad (295:295:295) (389:389:389))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1141:1141:1141))
        (PORT datab (322:322:322) (423:423:423))
        (PORT datac (1250:1250:1250) (1269:1269:1269))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (968:968:968) (1008:1008:1008))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (418:418:418))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (968:968:968) (1008:1008:1008))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (968:968:968) (1008:1008:1008))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (498:498:498))
        (PORT datab (330:330:330) (433:433:433))
        (PORT datac (1947:1947:1947) (1962:1962:1962))
        (PORT datad (290:290:290) (382:382:382))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (474:474:474))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (301:301:301) (409:409:409))
        (PORT datad (302:302:302) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (2003:2003:2003))
        (PORT datab (321:321:321) (422:422:422))
        (PORT datac (1250:1250:1250) (1268:1268:1268))
        (PORT datad (1092:1092:1092) (1127:1127:1127))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (469:469:469))
        (PORT datab (326:326:326) (429:429:429))
        (PORT datac (295:295:295) (402:402:402))
        (PORT datad (389:389:389) (399:399:399))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (474:474:474))
        (PORT datac (302:302:302) (409:409:409))
        (PORT datad (302:302:302) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1122:1122:1122) (1184:1184:1184))
        (PORT datac (1259:1259:1259) (1285:1285:1285))
        (PORT datad (1981:1981:1981) (2001:2001:2001))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (475:475:475))
        (PORT datab (321:321:321) (422:422:422))
        (PORT datac (302:302:302) (410:410:410))
        (PORT datad (303:303:303) (400:400:400))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (415:415:415))
        (PORT datab (3162:3162:3162) (3028:3028:3028))
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (1984:1984:1984) (2004:2004:2004))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1079:1079:1079))
        (PORT datab (2029:2029:2029) (2046:2046:2046))
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (828:828:828) (896:896:896))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (443:443:443))
        (PORT datab (335:335:335) (441:441:441))
        (PORT datac (307:307:307) (426:426:426))
        (PORT datad (296:296:296) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (476:476:476))
        (PORT datac (304:304:304) (411:411:411))
        (PORT datad (304:304:304) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (504:504:504))
        (PORT datab (326:326:326) (429:429:429))
        (PORT datac (1942:1942:1942) (1956:1956:1956))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (253:253:253) (295:295:295))
        (PORT datac (618:618:618) (602:602:602))
        (PORT datad (391:391:391) (392:392:392))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (253:253:253) (296:296:296))
        (PORT datac (371:371:371) (383:383:383))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (393:393:393) (406:406:406))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (222:222:222) (255:255:255))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1234:1234:1234))
        (PORT datac (3484:3484:3484) (3352:3352:3352))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (380:380:380))
        (PORT datac (1125:1125:1125) (1195:1195:1195))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1122:1122:1122) (1191:1191:1191))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1119:1119:1119) (1188:1188:1188))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (864:864:864))
        (PORT datab (674:674:674) (706:706:706))
        (PORT datac (1054:1054:1054) (1094:1094:1094))
        (PORT datad (847:847:847) (905:905:905))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (782:782:782))
        (PORT datab (466:466:466) (478:478:478))
        (PORT datac (823:823:823) (873:873:873))
        (PORT datad (299:299:299) (384:384:384))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (3933:3933:3933) (3789:3789:3789))
        (PORT ena (1381:1381:1381) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1381:1381:1381) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1381:1381:1381) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT ena (1381:1381:1381) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (509:509:509))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (783:783:783))
        (PORT datac (828:828:828) (878:878:878))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (426:426:426) (444:444:444))
        (PORT datad (303:303:303) (388:388:388))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1591:1591:1591) (1528:1528:1528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (486:486:486))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (492:492:492))
        (PORT datab (361:361:361) (470:470:470))
        (PORT datac (333:333:333) (445:445:445))
        (PORT datad (315:315:315) (413:413:413))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (443:443:443))
        (PORT datab (473:473:473) (529:529:529))
        (PORT datac (753:753:753) (816:816:816))
        (PORT datad (1310:1310:1310) (1322:1322:1322))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1078:1078:1078))
        (PORT datab (1124:1124:1124) (1187:1187:1187))
        (PORT datac (1264:1264:1264) (1290:1290:1290))
        (PORT datad (828:828:828) (896:896:896))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1119:1119:1119) (1178:1178:1178))
        (PORT ena (1353:1353:1353) (1317:1317:1317))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (463:463:463))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1119:1119:1119) (1178:1178:1178))
        (PORT ena (1353:1353:1353) (1317:1317:1317))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (479:479:479))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1119:1119:1119) (1178:1178:1178))
        (PORT ena (1353:1353:1353) (1317:1317:1317))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (445:445:445))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1119:1119:1119) (1178:1178:1178))
        (PORT ena (1353:1353:1353) (1317:1317:1317))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (565:565:565))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1119:1119:1119) (1178:1178:1178))
        (PORT ena (1353:1353:1353) (1317:1317:1317))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (439:439:439))
        (PORT datad (311:311:311) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (490:490:490))
        (PORT datab (360:360:360) (469:469:469))
        (PORT datac (332:332:332) (444:444:444))
        (PORT datad (314:314:314) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (488:488:488))
        (PORT datab (534:534:534) (609:609:609))
        (PORT datad (323:323:323) (423:423:423))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (931:931:931))
        (PORT datab (762:762:762) (780:780:780))
        (PORT datac (757:757:757) (765:765:765))
        (PORT datad (716:716:716) (716:716:716))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (485:485:485))
        (PORT datac (329:329:329) (441:441:441))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (545:545:545))
        (PORT datab (350:350:350) (460:460:460))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (507:507:507) (574:574:574))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datad (930:930:930) (912:912:912))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (529:529:529))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1591:1591:1591) (1528:1528:1528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (487:487:487))
        (PORT datac (330:330:330) (442:442:442))
        (PORT datad (325:325:325) (425:425:425))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (538:538:538) (613:613:613))
        (PORT datac (317:317:317) (441:441:441))
        (PORT datad (313:313:313) (411:411:411))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (1017:1017:1017) (1000:1000:1000))
        (PORT datad (926:926:926) (908:908:908))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (489:489:489))
        (PORT datab (359:359:359) (468:468:468))
        (PORT datac (331:331:331) (443:443:443))
        (PORT datad (312:312:312) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (829:829:829) (893:893:893))
        (PORT datad (683:683:683) (688:688:688))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (528:528:528))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1591:1591:1591) (1528:1528:1528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (929:929:929) (912:912:912))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (482:482:482))
        (PORT datab (533:533:533) (607:607:607))
        (PORT datac (327:327:327) (439:439:439))
        (PORT datad (322:322:322) (422:422:422))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (426:426:426))
        (PORT datab (339:339:339) (448:448:448))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (499:499:499) (566:566:566))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (934:934:934))
        (PORT datab (760:760:760) (777:777:777))
        (PORT datac (830:830:830) (894:894:894))
        (PORT datad (1010:1010:1010) (1033:1033:1033))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (528:528:528))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1591:1591:1591) (1528:1528:1528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (461:461:461))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (926:926:926) (908:908:908))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (783:783:783))
        (PORT datac (1125:1125:1125) (1195:1195:1195))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (782:782:782))
        (PORT datab (332:332:332) (426:426:426))
        (PORT datac (1120:1120:1120) (1189:1189:1189))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3899:3899:3899) (3755:3755:3755))
        (PORT sload (1334:1334:1334) (1376:1376:1376))
        (PORT ena (1348:1348:1348) (1305:1305:1305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (1334:1334:1334) (1376:1376:1376))
        (PORT ena (1348:1348:1348) (1305:1305:1305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (1334:1334:1334) (1376:1376:1376))
        (PORT ena (1348:1348:1348) (1305:1305:1305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (664:664:664) (739:739:739))
        (PORT sload (1334:1334:1334) (1376:1376:1376))
        (PORT ena (1348:1348:1348) (1305:1305:1305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (836:836:836) (895:895:895))
        (PORT datac (1026:1026:1026) (1052:1052:1052))
        (PORT datad (857:857:857) (862:862:862))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (971:971:971))
        (PORT datab (1079:1079:1079) (1106:1106:1106))
        (PORT datac (803:803:803) (868:868:868))
        (PORT datad (648:648:648) (680:680:680))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (889:889:889))
        (PORT datab (847:847:847) (918:918:918))
        (PORT datac (1429:1429:1429) (1459:1459:1459))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (737:737:737) (746:746:746))
        (PORT datac (702:702:702) (713:713:713))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (722:722:722) (728:728:728))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (729:729:729) (726:726:726))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1489:1489:1489) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (832:832:832) (891:891:891))
        (PORT datac (812:812:812) (884:884:884))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1482:1482:1482) (1496:1496:1496))
        (PORT ena (1120:1120:1120) (1104:1104:1104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (899:899:899))
        (PORT datac (512:512:512) (573:573:573))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1482:1482:1482) (1496:1496:1496))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (864:864:864) (923:923:923))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (974:974:974) (1013:1013:1013))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_debug_slave_wrapper\|the_mcu_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (560:560:560))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (471:471:471) (531:531:531))
        (PORT datad (465:465:465) (520:520:520))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1446:1446:1446))
        (PORT datab (1095:1095:1095) (1098:1098:1098))
        (PORT datac (409:409:409) (418:418:418))
        (PORT datad (442:442:442) (453:453:453))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_reset_req)
    (DELAY
      (ABSOLUTE
        (PORT datab (853:853:853) (921:921:921))
        (PORT datac (1367:1367:1367) (1393:1393:1393))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (766:766:766))
        (PORT datab (2496:2496:2496) (2494:2494:2494))
        (PORT datac (1027:1027:1027) (1041:1041:1041))
        (PORT datad (1993:1993:1993) (1990:1990:1990))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1678:1678:1678) (1670:1670:1670))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1146:1146:1146))
        (PORT datab (1374:1374:1374) (1418:1418:1418))
        (PORT datac (1327:1327:1327) (1372:1372:1372))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1112:1112:1112))
        (PORT datab (1332:1332:1332) (1340:1340:1340))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1627:1627:1627) (1589:1589:1589))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2063:2063:2063) (2028:2028:2028))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1639:1639:1639))
        (PORT datab (1746:1746:1746) (1743:1743:1743))
        (PORT datac (983:983:983) (985:985:985))
        (PORT datad (231:231:231) (264:264:264))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1192:1192:1192))
        (PORT datab (983:983:983) (974:974:974))
        (PORT datad (1393:1393:1393) (1425:1425:1425))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (814:814:814) (817:817:817))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (4099:4099:4099) (4046:4046:4046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (647:647:647))
        (PORT datab (411:411:411) (431:431:431))
        (PORT datac (1071:1071:1071) (1093:1093:1093))
        (PORT datad (1171:1171:1171) (1194:1194:1194))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1547:1547:1547) (1572:1572:1572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (306:306:306))
        (PORT datab (1109:1109:1109) (1130:1130:1130))
        (PORT datac (900:900:900) (892:892:892))
        (PORT datad (1171:1171:1171) (1194:1194:1194))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1547:1547:1547) (1572:1572:1572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1418:1418:1418))
        (PORT datab (822:822:822) (868:868:868))
        (PORT datac (1380:1380:1380) (1423:1423:1423))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (2053:2053:2053))
        (PORT datab (1114:1114:1114) (1145:1145:1145))
        (PORT datac (307:307:307) (405:405:405))
        (PORT datad (1861:1861:1861) (1880:1880:1880))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1414:1414:1414) (1403:1403:1403))
        (PORT datad (439:439:439) (450:450:450))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (341:341:341) (440:440:440))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2055:2055:2055))
        (PORT datab (1380:1380:1380) (1367:1367:1367))
        (PORT datac (658:658:658) (642:642:642))
        (PORT datad (2577:2577:2577) (2573:2573:2573))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT asdata (1898:1898:1898) (1920:1920:1920))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (868:868:868))
        (PORT datab (1131:1131:1131) (1182:1182:1182))
        (PORT datac (1011:1011:1011) (1070:1070:1070))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (448:448:448))
        (PORT datab (1796:1796:1796) (1817:1817:1817))
        (PORT datac (1349:1349:1349) (1365:1365:1365))
        (PORT datad (883:883:883) (909:909:909))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2150:2150:2150))
        (PORT ena (2640:2640:2640) (2575:2575:2575))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (874:874:874))
        (PORT datab (1167:1167:1167) (1245:1245:1245))
        (PORT datac (1396:1396:1396) (1460:1460:1460))
        (PORT datad (869:869:869) (936:936:936))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (954:954:954))
        (PORT datab (1126:1126:1126) (1177:1177:1177))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1095:1095:1095) (1139:1139:1139))
        (PORT datad (1254:1254:1254) (1304:1304:1304))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (318:318:318))
        (PORT datab (718:718:718) (709:709:709))
        (PORT datac (642:642:642) (634:634:634))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (749:749:749))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (663:663:663) (665:665:665))
        (PORT datad (1280:1280:1280) (1238:1238:1238))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (418:418:418))
        (PORT datab (403:403:403) (420:420:420))
        (PORT datac (590:590:590) (569:569:569))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_exception)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1458:1458:1458))
        (PORT datac (1358:1358:1358) (1380:1380:1380))
        (PORT datad (1079:1079:1079) (1077:1077:1077))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (365:365:365))
        (PORT datab (1392:1392:1392) (1383:1383:1383))
        (PORT datac (1333:1333:1333) (1290:1290:1290))
        (PORT datad (237:237:237) (265:265:265))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1151:1151:1151))
        (PORT datab (791:791:791) (846:846:846))
        (PORT datac (1129:1129:1129) (1180:1180:1180))
        (PORT datad (824:824:824) (869:869:869))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (1801:1801:1801) (1884:1884:1884))
        (PORT datad (1026:1026:1026) (1032:1032:1032))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_reg_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (893:893:893))
        (PORT datab (759:759:759) (755:755:755))
        (PORT datac (455:455:455) (473:473:473))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (367:367:367))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1739:1739:1739) (1689:1689:1689))
        (PORT sload (3176:3176:3176) (3236:3236:3236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT asdata (1114:1114:1114) (1143:1143:1143))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1490:1490:1490))
        (PORT datab (1820:1820:1820) (1891:1891:1891))
        (PORT datad (1306:1306:1306) (1347:1347:1347))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2547:2547:2547))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT ena (4168:4168:4168) (4146:4146:4146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6273:6273:6273) (6452:6452:6452))
        (PORT d[1] (6758:6758:6758) (6866:6866:6866))
        (PORT d[2] (5222:5222:5222) (5107:5107:5107))
        (PORT d[3] (3252:3252:3252) (3210:3210:3210))
        (PORT d[4] (3826:3826:3826) (3699:3699:3699))
        (PORT d[5] (6996:6996:6996) (7044:7044:7044))
        (PORT d[6] (7745:7745:7745) (7967:7967:7967))
        (PORT d[7] (3580:3580:3580) (3586:3586:3586))
        (PORT d[8] (5745:5745:5745) (5908:5908:5908))
        (PORT d[9] (6744:6744:6744) (6975:6975:6975))
        (PORT d[10] (5549:5549:5549) (5739:5739:5739))
        (PORT d[11] (6099:6099:6099) (6341:6341:6341))
        (PORT d[12] (3633:3633:3633) (3544:3544:3544))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (4164:4164:4164) (4142:4142:4142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4114:4114:4114))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (4164:4164:4164) (4142:4142:4142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7561:7561:7561) (7672:7672:7672))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (4164:4164:4164) (4142:4142:4142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (4134:4134:4134))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT ena (4168:4168:4168) (4146:4146:4146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT d[0] (4168:4168:4168) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2562:2562:2562))
        (PORT datab (648:648:648) (631:631:631))
        (PORT datac (2199:2199:2199) (2257:2257:2257))
        (PORT datad (1510:1510:1510) (1453:1453:1453))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3168:3168:3168))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (5164:5164:5164) (5128:5128:5128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5319:5319:5319) (5573:5573:5573))
        (PORT d[1] (5823:5823:5823) (5964:5964:5964))
        (PORT d[2] (5086:5086:5086) (5062:5062:5062))
        (PORT d[3] (4028:4028:4028) (4064:4064:4064))
        (PORT d[4] (5757:5757:5757) (6057:6057:6057))
        (PORT d[5] (4825:4825:4825) (4838:4838:4838))
        (PORT d[6] (5854:5854:5854) (6047:6047:6047))
        (PORT d[7] (5323:5323:5323) (5376:5376:5376))
        (PORT d[8] (4631:4631:4631) (4741:4741:4741))
        (PORT d[9] (6684:6684:6684) (6902:6902:6902))
        (PORT d[10] (4782:4782:4782) (4958:4958:4958))
        (PORT d[11] (4768:4768:4768) (4936:4936:4936))
        (PORT d[12] (3306:3306:3306) (3304:3304:3304))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (5160:5160:5160) (5124:5124:5124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3652:3652:3652))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (5160:5160:5160) (5124:5124:5124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6121:6121:6121) (6235:6235:6235))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (5160:5160:5160) (5124:5124:5124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4080:4080:4080))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (5164:5164:5164) (5128:5128:5128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (5164:5164:5164) (5128:5128:5128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3232:3232:3232))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (5163:5163:5163) (5127:5127:5127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5345:5345:5345) (5601:5601:5601))
        (PORT d[1] (5889:5889:5889) (6032:6032:6032))
        (PORT d[2] (3386:3386:3386) (3515:3515:3515))
        (PORT d[3] (4072:4072:4072) (4117:4117:4117))
        (PORT d[4] (5388:5388:5388) (5699:5699:5699))
        (PORT d[5] (4839:4839:4839) (4854:4854:4854))
        (PORT d[6] (6187:6187:6187) (6369:6369:6369))
        (PORT d[7] (5346:5346:5346) (5402:5402:5402))
        (PORT d[8] (4599:4599:4599) (4705:4705:4705))
        (PORT d[9] (6715:6715:6715) (6936:6936:6936))
        (PORT d[10] (4737:4737:4737) (4908:4908:4908))
        (PORT d[11] (4918:4918:4918) (5141:5141:5141))
        (PORT d[12] (3337:3337:3337) (3338:3338:3338))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (5159:5159:5159) (5123:5123:5123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (3943:3943:3943))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (5159:5159:5159) (5123:5123:5123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6147:6147:6147) (6263:6263:6263))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (5159:5159:5159) (5123:5123:5123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (4079:4079:4079))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (5163:5163:5163) (5127:5127:5127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (5163:5163:5163) (5127:5127:5127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2657:2657:2657) (2851:2851:2851))
        (PORT datab (1665:1665:1665) (1627:1627:1627))
        (PORT datac (1732:1732:1732) (1715:1715:1715))
        (PORT datad (2199:2199:2199) (2291:2291:2291))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2246:2246:2246))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (4159:4159:4159) (4138:4138:4138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5940:5940:5940) (6121:6121:6121))
        (PORT d[1] (6737:6737:6737) (6843:6843:6843))
        (PORT d[2] (4933:4933:4933) (4822:4822:4822))
        (PORT d[3] (3963:3963:3963) (3967:3967:3967))
        (PORT d[4] (3829:3829:3829) (3689:3689:3689))
        (PORT d[5] (7031:7031:7031) (7072:7072:7072))
        (PORT d[6] (7421:7421:7421) (7652:7652:7652))
        (PORT d[7] (3571:3571:3571) (3575:3575:3575))
        (PORT d[8] (5451:5451:5451) (5615:5615:5615))
        (PORT d[9] (6368:6368:6368) (6601:6601:6601))
        (PORT d[10] (5240:5240:5240) (5428:5428:5428))
        (PORT d[11] (5780:5780:5780) (6022:6022:6022))
        (PORT d[12] (3626:3626:3626) (3536:3536:3536))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT ena (4155:4155:4155) (4134:4134:4134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4170:4170:4170) (4201:4201:4201))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT ena (4155:4155:4155) (4134:4134:4134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7206:7206:7206) (7324:7324:7324))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT ena (4155:4155:4155) (4134:4134:4134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3788:3788:3788))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (4159:4159:4159) (4138:4138:4138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT d[0] (4159:4159:4159) (4138:4138:4138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2611:2611:2611))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT ena (4719:4719:4719) (4725:4725:4725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5297:5297:5297) (5522:5522:5522))
        (PORT d[1] (6465:6465:6465) (6607:6607:6607))
        (PORT d[2] (4788:4788:4788) (4918:4918:4918))
        (PORT d[3] (5147:5147:5147) (5198:5198:5198))
        (PORT d[4] (2345:2345:2345) (2308:2308:2308))
        (PORT d[5] (4405:4405:4405) (4378:4378:4378))
        (PORT d[6] (5717:5717:5717) (5805:5805:5805))
        (PORT d[7] (6720:6720:6720) (6764:6764:6764))
        (PORT d[8] (3545:3545:3545) (3648:3648:3648))
        (PORT d[9] (7123:7123:7123) (7361:7361:7361))
        (PORT d[10] (2375:2375:2375) (2334:2334:2334))
        (PORT d[11] (6271:6271:6271) (6423:6423:6423))
        (PORT d[12] (2774:2774:2774) (2735:2735:2735))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (4715:4715:4715) (4721:4721:4721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4852:4852:4852))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (4715:4715:4715) (4721:4721:4721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (4926:4926:4926))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (4715:4715:4715) (4721:4721:4721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3353:3353:3353))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT ena (4719:4719:4719) (4725:4725:4725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (4719:4719:4719) (4725:4725:4725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2418:2418:2418))
        (PORT datab (757:757:757) (758:758:758))
        (PORT datac (1527:1527:1527) (1475:1475:1475))
        (PORT datad (405:405:405) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2318:2318:2318))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT ena (4395:4395:4395) (4393:4393:4393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5349:5349:5349) (5572:5572:5572))
        (PORT d[1] (6511:6511:6511) (6658:6658:6658))
        (PORT d[2] (4815:4815:4815) (4946:4946:4946))
        (PORT d[3] (2596:2596:2596) (2547:2547:2547))
        (PORT d[4] (2417:2417:2417) (2378:2378:2378))
        (PORT d[5] (4846:4846:4846) (4866:4866:4866))
        (PORT d[6] (5330:5330:5330) (5413:5413:5413))
        (PORT d[7] (6332:6332:6332) (6381:6381:6381))
        (PORT d[8] (3945:3945:3945) (4037:4037:4037))
        (PORT d[9] (7122:7122:7122) (7360:7360:7360))
        (PORT d[10] (5391:5391:5391) (5515:5515:5515))
        (PORT d[11] (5871:5871:5871) (6023:6023:6023))
        (PORT d[12] (2760:2760:2760) (2719:2719:2719))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT ena (4391:4391:4391) (4389:4389:4389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6784:6784:6784) (6852:6852:6852))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT ena (4391:4391:4391) (4389:4389:4389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4939:4939:4939))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT ena (4391:4391:4391) (4389:4389:4389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3387:3387:3387))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT ena (4395:4395:4395) (4393:4393:4393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (4395:4395:4395) (4393:4393:4393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2384:2384:2384) (2559:2559:2559))
        (PORT datac (2205:2205:2205) (2264:2264:2264))
        (PORT datad (749:749:749) (744:744:744))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (2692:2692:2692) (2709:2709:2709))
        (PORT datac (757:757:757) (761:761:761))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (451:451:451))
        (PORT datab (881:881:881) (932:932:932))
        (PORT datac (1038:1038:1038) (1072:1072:1072))
        (PORT datad (1274:1274:1274) (1257:1257:1257))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1214:1214:1214))
        (PORT datab (358:358:358) (471:471:471))
        (PORT datac (1326:1326:1326) (1372:1372:1372))
        (PORT datad (853:853:853) (921:921:921))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (962:962:962))
        (PORT datab (1012:1012:1012) (1003:1003:1003))
        (PORT datac (1605:1605:1605) (1638:1638:1638))
        (PORT datad (503:503:503) (561:561:561))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1833:1833:1833))
        (PORT datab (1210:1210:1210) (1279:1279:1279))
        (PORT datac (1149:1149:1149) (1228:1228:1228))
        (PORT datad (1136:1136:1136) (1212:1212:1212))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (845:845:845))
        (PORT datab (933:933:933) (1022:1022:1022))
        (PORT datac (1537:1537:1537) (1547:1547:1547))
        (PORT datad (1446:1446:1446) (1445:1445:1445))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1030:1030:1030))
        (PORT datab (273:273:273) (315:315:315))
        (PORT datac (1478:1478:1478) (1485:1485:1485))
        (PORT datad (754:754:754) (769:769:769))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (422:422:422))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1599:1599:1599) (1560:1560:1560))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (794:794:794) (792:792:792))
        (PORT datac (695:695:695) (706:706:706))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1180:1180:1180))
        (PORT datab (1148:1148:1148) (1204:1204:1204))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (1380:1380:1380) (1440:1440:1440))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1446:1446:1446))
        (PORT datab (753:753:753) (745:745:745))
        (PORT datad (704:704:704) (701:701:701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1175:1175:1175) (1225:1225:1225))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sclr (1723:1723:1723) (1750:1750:1750))
        (PORT sload (2035:2035:2035) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (417:417:417))
        (PORT datac (433:433:433) (498:498:498))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (558:558:558))
        (PORT datab (324:324:324) (412:412:412))
        (PORT datac (994:994:994) (1015:1015:1015))
        (PORT datad (282:282:282) (356:356:356))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (759:759:759) (763:763:763))
        (PORT datac (212:212:212) (247:247:247))
        (PORT datad (421:421:421) (436:436:436))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1284:1284:1284))
        (PORT datac (1355:1355:1355) (1374:1374:1374))
        (PORT datad (822:822:822) (879:879:879))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (416:416:416))
        (PORT datab (1062:1062:1062) (1063:1063:1063))
        (PORT datac (689:689:689) (686:686:686))
        (PORT datad (433:433:433) (450:450:450))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datad (768:768:768) (805:805:805))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (1120:1120:1120) (1168:1168:1168))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datad (433:433:433) (450:450:450))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (295:295:295))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1228:1228:1228) (1204:1204:1204))
        (PORT datad (279:279:279) (368:368:368))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|wait_latency_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (813:813:813))
        (PORT datab (434:434:434) (443:443:443))
        (PORT datad (785:785:785) (806:806:806))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (857:857:857))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (746:746:746) (766:766:766))
        (PORT datad (237:237:237) (266:266:266))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (816:816:816))
        (PORT datab (772:772:772) (790:790:790))
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (311:311:311))
        (PORT datab (1224:1224:1224) (1283:1283:1283))
        (PORT datac (1752:1752:1752) (1799:1799:1799))
        (PORT datad (1052:1052:1052) (1050:1050:1050))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1162:1162:1162))
        (PORT datab (754:754:754) (795:795:795))
        (PORT datad (707:707:707) (695:695:695))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (756:756:756))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (1065:1065:1065) (1108:1108:1108))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1228:1228:1228))
        (PORT datab (1153:1153:1153) (1202:1202:1202))
        (PORT datac (1023:1023:1023) (1065:1065:1065))
        (PORT datad (950:950:950) (963:963:963))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1300:1300:1300))
        (PORT datab (1064:1064:1064) (1064:1064:1064))
        (PORT datac (1224:1224:1224) (1200:1200:1200))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (819:819:819))
        (PORT datab (771:771:771) (789:789:789))
        (PORT datac (272:272:272) (361:361:361))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|read_latency_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (277:277:277))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (594:594:594))
        (PORT datab (309:309:309) (405:405:405))
        (PORT datac (297:297:297) (408:408:408))
        (PORT datad (1064:1064:1064) (1107:1107:1107))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1352:1352:1352))
        (PORT datab (1540:1540:1540) (1592:1592:1592))
        (PORT datac (1033:1033:1033) (1071:1071:1071))
        (PORT datad (1791:1791:1791) (1863:1863:1863))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1028:1028:1028))
        (PORT datab (760:760:760) (764:764:764))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (416:416:416) (429:429:429))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1033:1033:1033))
        (PORT datab (1332:1332:1332) (1316:1316:1316))
        (PORT datac (1182:1182:1182) (1245:1245:1245))
        (PORT datad (237:237:237) (278:278:278))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (432:432:432))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datad (293:293:293) (371:371:371))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (445:445:445))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (297:297:297) (375:375:375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|led_don\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (429:429:429))
        (PORT datab (1333:1333:1333) (1316:1316:1316))
        (PORT datac (1181:1181:1181) (1244:1244:1244))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (998:998:998))
        (PORT datab (267:267:267) (317:317:317))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (999:999:999))
        (PORT datab (265:265:265) (314:314:314))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|wait_latency_counter\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1292:1292:1292))
        (PORT datab (857:857:857) (912:912:912))
        (PORT datac (280:280:280) (378:378:378))
        (PORT datad (1397:1397:1397) (1411:1411:1411))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (549:549:549))
        (PORT datab (1328:1328:1328) (1311:1311:1311))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1654:1654:1654))
        (PORT datab (272:272:272) (321:321:321))
        (PORT datac (290:290:290) (390:390:390))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1178:1178:1178))
        (PORT datab (1227:1227:1227) (1239:1239:1239))
        (PORT datad (454:454:454) (504:504:504))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1642:1642:1642))
        (PORT datab (1140:1140:1140) (1178:1178:1178))
        (PORT datac (699:699:699) (699:699:699))
        (PORT datad (723:723:723) (728:728:728))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1330:1330:1330) (1313:1313:1313))
        (PORT datac (283:283:283) (381:381:381))
        (PORT datad (234:234:234) (275:275:275))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (845:845:845))
        (PORT datab (377:377:377) (492:492:492))
        (PORT datad (270:270:270) (347:347:347))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src1_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1302:1302:1302) (1284:1284:1284))
        (PORT datad (718:718:718) (720:720:720))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (819:819:819))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (697:697:697) (731:731:731))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent\|rf_source_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datad (414:414:414) (425:425:425))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1953:1953:1953))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (666:666:666) (661:661:661))
        (PORT datad (342:342:342) (445:445:445))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (847:847:847))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (847:847:847))
        (PORT datab (373:373:373) (487:487:487))
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1954:1954:1954))
        (PORT datab (268:268:268) (305:305:305))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (826:826:826))
        (PORT datab (372:372:372) (485:485:485))
        (PORT datac (1336:1336:1336) (1312:1312:1312))
        (PORT datad (1920:1920:1920) (1899:1899:1899))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1030:1030:1030))
        (PORT datab (757:757:757) (763:763:763))
        (PORT datac (803:803:803) (808:808:808))
        (PORT datad (723:723:723) (727:727:727))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (554:554:554))
        (PORT datab (1116:1116:1116) (1150:1150:1150))
        (PORT datac (790:790:790) (804:804:804))
        (PORT datad (775:775:775) (785:785:785))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (347:347:347))
        (PORT datab (310:310:310) (404:404:404))
        (PORT datac (717:717:717) (715:715:715))
        (PORT datad (780:780:780) (793:793:793))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (818:818:818))
        (PORT datab (1252:1252:1252) (1312:1312:1312))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (407:407:407) (416:416:416))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (442:442:442))
        (PORT datab (829:829:829) (898:898:898))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_agent\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (544:544:544))
        (PORT datab (828:828:828) (896:896:896))
        (PORT datac (817:817:817) (865:865:865))
        (PORT datad (318:318:318) (412:412:412))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (792:792:792))
        (PORT datad (234:234:234) (260:260:260))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (412:412:412))
        (PORT datab (1067:1067:1067) (1069:1069:1069))
        (PORT datac (265:265:265) (354:354:354))
        (PORT datad (435:435:435) (453:453:453))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1030:1030:1030))
        (PORT datab (345:345:345) (447:447:447))
        (PORT datac (806:806:806) (855:855:855))
        (PORT datad (723:723:723) (726:726:726))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (762:762:762))
        (PORT datac (802:802:802) (807:807:807))
        (PORT datad (761:761:761) (768:768:768))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (295:295:295))
        (PORT datad (219:219:219) (249:249:249))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1251:1251:1251) (1310:1310:1310))
        (PORT datac (817:817:817) (865:865:865))
        (PORT datad (316:316:316) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (828:828:828) (895:895:895))
        (PORT datac (389:389:389) (399:399:399))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (422:422:422))
        (PORT datab (454:454:454) (460:460:460))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (435:435:435))
        (PORT datab (855:855:855) (905:905:905))
        (PORT datad (219:219:219) (249:249:249))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (814:814:814) (861:861:861))
        (PORT datad (319:319:319) (413:413:413))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (830:830:830))
        (PORT datab (737:737:737) (737:737:737))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (341:341:341) (443:443:443))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1954:1954:1954))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (415:415:415) (425:425:425))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1954:1954:1954))
        (PORT datab (376:376:376) (491:491:491))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (2053:2053:2053))
        (PORT datab (343:343:343) (443:443:443))
        (PORT datac (1733:1733:1733) (1741:1741:1741))
        (PORT datad (1861:1861:1861) (1880:1880:1880))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1935:1935:1935))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (2053:2053:2053))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (307:307:307) (405:405:405))
        (PORT datad (1860:1860:1860) (1879:1879:1879))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1935:1935:1935))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1735:1735:1735) (1743:1743:1743))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1535:1535:1535))
        (PORT datab (1560:1560:1560) (1542:1542:1542))
        (PORT datac (755:755:755) (805:805:805))
        (PORT datad (728:728:728) (732:732:732))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1701:1701:1701))
        (PORT datab (1823:1823:1823) (1894:1894:1894))
        (PORT datac (1380:1380:1380) (1441:1441:1441))
        (PORT datad (2762:2762:2762) (2752:2752:2752))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1146:1146:1146))
        (PORT datab (1778:1778:1778) (1759:1759:1759))
        (PORT datac (1254:1254:1254) (1220:1220:1220))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1684:1684:1684) (1628:1628:1628))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (712:712:712))
        (PORT datab (464:464:464) (497:497:497))
        (PORT datac (225:225:225) (272:272:272))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1508:1508:1508))
        (PORT datab (1321:1321:1321) (1292:1292:1292))
        (PORT datac (1216:1216:1216) (1284:1284:1284))
        (PORT datad (365:365:365) (368:368:368))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1220:1220:1220))
        (PORT datab (357:357:357) (469:469:469))
        (PORT datac (1323:1323:1323) (1368:1368:1368))
        (PORT datad (851:851:851) (918:918:918))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (985:985:985) (982:982:982))
        (PORT datac (1769:1769:1769) (1798:1798:1798))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1322:1322:1322))
        (PORT datab (2084:2084:2084) (2142:2142:2142))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (893:893:893) (872:872:872))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2192:2192:2192) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1285:1285:1285))
        (PORT datab (790:790:790) (790:790:790))
        (PORT datad (873:873:873) (922:922:922))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1387:1387:1387) (1413:1413:1413))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1759:1759:1759) (1841:1841:1841))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[16\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (836:836:836))
        (PORT datab (1080:1080:1080) (1105:1105:1105))
        (PORT datac (1116:1116:1116) (1172:1172:1172))
        (PORT datad (331:331:331) (430:430:430))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1999:1999:1999))
        (PORT datab (691:691:691) (697:697:697))
        (PORT datad (1334:1334:1334) (1301:1301:1301))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (903:903:903) (957:957:957))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1498:1498:1498))
        (PORT datab (2415:2415:2415) (2450:2450:2450))
        (PORT datac (761:761:761) (805:805:805))
        (PORT datad (2440:2440:2440) (2594:2594:2594))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|decode3\|w_anode1907w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (366:366:366))
        (PORT datab (281:281:281) (343:343:343))
        (PORT datac (253:253:253) (312:312:312))
        (PORT datad (1991:1991:1991) (1998:1998:1998))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (2925:2925:2925))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6678:6678:6678) (6476:6476:6476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4305:4305:4305))
        (PORT d[1] (4689:4689:4689) (4789:4789:4789))
        (PORT d[2] (3808:3808:3808) (3954:3954:3954))
        (PORT d[3] (4810:4810:4810) (4857:4857:4857))
        (PORT d[4] (5328:5328:5328) (5614:5614:5614))
        (PORT d[5] (4768:4768:4768) (4769:4769:4769))
        (PORT d[6] (6256:6256:6256) (6445:6445:6445))
        (PORT d[7] (4351:4351:4351) (4309:4309:4309))
        (PORT d[8] (5106:5106:5106) (5280:5280:5280))
        (PORT d[9] (6791:6791:6791) (6923:6923:6923))
        (PORT d[10] (5023:5023:5023) (5143:5143:5143))
        (PORT d[11] (5355:5355:5355) (5587:5587:5587))
        (PORT d[12] (3749:3749:3749) (3714:3714:3714))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6674:6674:6674) (6472:6472:6472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6989:6989:6989) (7058:7058:7058))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6674:6674:6674) (6472:6472:6472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5977:5977:5977) (6044:6044:6044))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6674:6674:6674) (6472:6472:6472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2853:2853:2853))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6678:6678:6678) (6476:6476:6476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (6678:6678:6678) (6476:6476:6476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2275:2275:2275))
        (PORT datac (2712:2712:2712) (2802:2802:2802))
        (PORT datad (1803:1803:1803) (1923:1923:1923))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3340:3340:3340))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (6515:6515:6515) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (5030:5030:5030))
        (PORT d[1] (5478:5478:5478) (5625:5625:5625))
        (PORT d[2] (3589:3589:3589) (3671:3671:3671))
        (PORT d[3] (6356:6356:6356) (6490:6490:6490))
        (PORT d[4] (4868:4868:4868) (5097:5097:5097))
        (PORT d[5] (6493:6493:6493) (6565:6565:6565))
        (PORT d[6] (5830:5830:5830) (5982:5982:5982))
        (PORT d[7] (4967:4967:4967) (4889:4889:4889))
        (PORT d[8] (5191:5191:5191) (5411:5411:5411))
        (PORT d[9] (6948:6948:6948) (7120:7120:7120))
        (PORT d[10] (3933:3933:3933) (4030:4030:4030))
        (PORT d[11] (4723:4723:4723) (4968:4968:4968))
        (PORT d[12] (4271:4271:4271) (4280:4280:4280))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (6511:6511:6511) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5959:5959:5959) (5938:5938:5938))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (6511:6511:6511) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5665:5665:5665) (5740:5740:5740))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (6511:6511:6511) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2518:2518:2518))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (6515:6515:6515) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT d[0] (6515:6515:6515) (6361:6361:6361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2711:2711:2711) (2696:2696:2696))
        (PORT datab (2757:2757:2757) (2851:2851:2851))
        (PORT datac (965:965:965) (941:941:941))
        (PORT datad (1806:1806:1806) (1926:1926:1926))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2161:2161:2161))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT ena (4062:4062:4062) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (5600:5600:5600))
        (PORT d[1] (6158:6158:6158) (6308:6308:6308))
        (PORT d[2] (5083:5083:5083) (5189:5189:5189))
        (PORT d[3] (4818:4818:4818) (4866:4866:4866))
        (PORT d[4] (2413:2413:2413) (2376:2376:2376))
        (PORT d[5] (4814:4814:4814) (4830:4830:4830))
        (PORT d[6] (5328:5328:5328) (5413:5413:5413))
        (PORT d[7] (6359:6359:6359) (6403:6403:6403))
        (PORT d[8] (3541:3541:3541) (3641:3641:3641))
        (PORT d[9] (6005:6005:6005) (6194:6194:6194))
        (PORT d[10] (5358:5358:5358) (5481:5481:5481))
        (PORT d[11] (5901:5901:5901) (6057:6057:6057))
        (PORT d[12] (2232:2232:2232) (2220:2220:2220))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT ena (4058:4058:4058) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2677:2677:2677))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT ena (4058:4058:4058) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4619:4619:4619))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT ena (4058:4058:4058) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3379:3379:3379))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT ena (4062:4062:4062) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (4062:4062:4062) (4051:4051:4051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3467:3467:3467))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (4790:4790:4790) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (5173:5173:5173))
        (PORT d[1] (5489:5489:5489) (5637:5637:5637))
        (PORT d[2] (5018:5018:5018) (4986:4986:4986))
        (PORT d[3] (4118:4118:4118) (4166:4166:4166))
        (PORT d[4] (5426:5426:5426) (5734:5734:5734))
        (PORT d[5] (5154:5154:5154) (5164:5164:5164))
        (PORT d[6] (6239:6239:6239) (6426:6426:6426))
        (PORT d[7] (4374:4374:4374) (4451:4451:4451))
        (PORT d[8] (3934:3934:3934) (4064:4064:4064))
        (PORT d[9] (6330:6330:6330) (6553:6553:6553))
        (PORT d[10] (4677:4677:4677) (4846:4846:4846))
        (PORT d[11] (4945:4945:4945) (5172:5172:5172))
        (PORT d[12] (2928:2928:2928) (2934:2934:2934))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (4786:4786:4786) (4753:4753:4753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4583:4583:4583))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (4786:4786:4786) (4753:4753:4753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5753:5753:5753) (5870:5870:5870))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (4786:4786:4786) (4753:4753:4753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3725:3725:3725))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (4790:4790:4790) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (4790:4790:4790) (4757:4757:4757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (3921:3921:3921))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6523:6523:6523) (6367:6367:6367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (5040:5040:5040))
        (PORT d[1] (5513:5513:5513) (5663:5663:5663))
        (PORT d[2] (3979:3979:3979) (4055:4055:4055))
        (PORT d[3] (5636:5636:5636) (5765:5765:5765))
        (PORT d[4] (4975:4975:4975) (5226:5226:5226))
        (PORT d[5] (7100:7100:7100) (7160:7160:7160))
        (PORT d[6] (5837:5837:5837) (5991:5991:5991))
        (PORT d[7] (4993:4993:4993) (4916:4916:4916))
        (PORT d[8] (4845:4845:4845) (5075:5075:5075))
        (PORT d[9] (7279:7279:7279) (7441:7441:7441))
        (PORT d[10] (3965:3965:3965) (4064:4064:4064))
        (PORT d[11] (4724:4724:4724) (4969:4969:4969))
        (PORT d[12] (4303:4303:4303) (4317:4317:4317))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6519:6519:6519) (6363:6363:6363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5135:5135:5135))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6519:6519:6519) (6363:6363:6363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5469:5469:5469))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6519:6519:6519) (6363:6363:6363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3084:3084:3084))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6523:6523:6523) (6367:6367:6367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (6523:6523:6523) (6367:6367:6367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4009:4009:4009))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (5135:5135:5135) (5102:5102:5102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (5518:5518:5518))
        (PORT d[1] (5477:5477:5477) (5624:5624:5624))
        (PORT d[2] (4925:4925:4925) (4881:4881:4881))
        (PORT d[3] (4145:4145:4145) (4194:4194:4194))
        (PORT d[4] (5738:5738:5738) (6038:6038:6038))
        (PORT d[5] (4847:4847:4847) (4862:4862:4862))
        (PORT d[6] (6239:6239:6239) (6426:6426:6426))
        (PORT d[7] (5004:5004:5004) (5055:5055:5055))
        (PORT d[8] (4611:4611:4611) (4718:4718:4718))
        (PORT d[9] (6663:6663:6663) (6878:6878:6878))
        (PORT d[10] (5014:5014:5014) (5163:5163:5163))
        (PORT d[11] (4913:4913:4913) (5136:5136:5136))
        (PORT d[12] (3285:3285:3285) (3281:3281:3281))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (5131:5131:5131) (5098:5098:5098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (3930:3930:3930))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (5131:5131:5131) (5098:5098:5098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6096:6096:6096) (6205:6205:6205))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (5131:5131:5131) (5098:5098:5098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3488:3488:3488))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (5135:5135:5135) (5102:5102:5102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (5135:5135:5135) (5102:5102:5102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1973:1973:1973))
        (PORT datab (2750:2750:2750) (2841:2841:2841))
        (PORT datac (2745:2745:2745) (2631:2631:2631))
        (PORT datad (2018:2018:2018) (2086:2086:2086))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1974:1974:1974))
        (PORT datab (1234:1234:1234) (1219:1219:1219))
        (PORT datac (2153:2153:2153) (2194:2194:2194))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2635:2635:2635) (2644:2644:2644))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1708:1708:1708))
        (PORT datab (1831:1831:1831) (1905:1905:1905))
        (PORT datac (1389:1389:1389) (1452:1452:1452))
        (PORT datad (420:420:420) (466:466:466))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1125:1125:1125))
        (PORT datab (1623:1623:1623) (1577:1577:1577))
        (PORT datac (841:841:841) (888:888:888))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (570:570:570))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (283:283:283) (367:367:367))
        (PORT datad (317:317:317) (394:394:394))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT sclr (2043:2043:2043) (2052:2052:2052))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1087:1087:1087))
        (PORT datab (707:707:707) (726:726:726))
        (PORT datad (462:462:462) (532:532:532))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1098:1098:1098))
        (PORT datab (537:537:537) (593:593:593))
        (PORT datac (1168:1168:1168) (1225:1225:1225))
        (PORT datad (245:245:245) (278:278:278))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1951:1951:1951))
        (PORT datab (751:751:751) (794:794:794))
        (PORT datac (747:747:747) (788:788:788))
        (PORT datad (341:341:341) (443:443:443))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (416:416:416) (427:427:427))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (820:820:820))
        (PORT datab (749:749:749) (761:761:761))
        (PORT datac (1586:1586:1586) (1545:1545:1545))
        (PORT datad (424:424:424) (425:425:425))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (816:816:816))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (427:427:427) (479:479:479))
        (PORT datad (219:219:219) (249:249:249))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (1132:1132:1132) (1099:1099:1099))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1461:1461:1461))
        (PORT datad (1084:1084:1084) (1129:1129:1129))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (381:381:381))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (PORT ena (1736:1736:1736) (1695:1695:1695))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1701:1701:1701))
        (PORT datab (1824:1824:1824) (1896:1896:1896))
        (PORT datac (1381:1381:1381) (1443:1443:1443))
        (PORT datad (748:748:748) (794:794:794))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (762:762:762))
        (PORT datab (1085:1085:1085) (1083:1083:1083))
        (PORT datac (1343:1343:1343) (1329:1329:1329))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT ena (2302:2302:2302) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1065:1065:1065) (1113:1113:1113))
        (PORT datad (978:978:978) (960:960:960))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (840:840:840))
        (PORT datab (934:934:934) (1024:1024:1024))
        (PORT datac (1536:1536:1536) (1546:1546:1546))
        (PORT datad (1444:1444:1444) (1443:1443:1443))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1125:1125:1125))
        (PORT datab (803:803:803) (805:805:805))
        (PORT datac (1601:1601:1601) (1562:1562:1562))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (941:941:941))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (975:975:975) (964:964:964))
        (PORT datad (753:753:753) (767:767:767))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (277:277:277) (319:319:319))
        (PORT datac (1481:1481:1481) (1488:1488:1488))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (530:530:530))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|led_don\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1114:1114:1114))
        (PORT datac (1275:1275:1275) (1314:1314:1314))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|led_don_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE bt\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nut_nhan\|read_mux_out)
    (DELAY
      (ABSOLUTE
        (PORT datab (1171:1171:1171) (1225:1225:1225))
        (PORT datac (3886:3886:3886) (4188:4188:4188))
        (PORT datad (1087:1087:1087) (1139:1139:1139))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nut_nhan\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nut_nhan_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (1424:1424:1424) (1447:1447:1447))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1157:1157:1157))
        (PORT datab (783:783:783) (786:786:786))
        (PORT datad (803:803:803) (855:855:855))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (1039:1039:1039) (1014:1014:1014))
        (PORT datac (574:574:574) (562:562:562))
        (PORT datad (291:291:291) (369:369:369))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|o_reg\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT asdata (1710:1710:1710) (1709:1709:1709))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (PORT ena (1692:1692:1692) (1627:1627:1627))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|o_reg\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1139:1139:1139) (1185:1185:1185))
        (PORT datac (1126:1126:1126) (1178:1178:1178))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|o_reg_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1179:1179:1179))
        (PORT datab (1011:1011:1011) (1047:1047:1047))
        (PORT datac (1063:1063:1063) (1048:1048:1048))
        (PORT datad (1404:1404:1404) (1422:1422:1422))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (396:396:396))
        (PORT datac (1611:1611:1611) (1621:1621:1621))
        (PORT datad (973:973:973) (954:954:954))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (513:513:513))
        (PORT datab (308:308:308) (370:370:370))
        (PORT datac (2204:2204:2204) (2264:2264:2264))
        (PORT datad (452:452:452) (503:503:503))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1287:1287:1287))
        (PORT datab (1326:1326:1326) (1293:1293:1293))
        (PORT datac (654:654:654) (633:633:633))
        (PORT datad (749:749:749) (770:770:770))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_reg\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sw_reg\|read_mux_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4702:4702:4702) (5092:5092:5092))
        (PORT datab (1136:1136:1136) (1182:1182:1182))
        (PORT datac (1132:1132:1132) (1184:1184:1184))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sw_reg\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sw_reg_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT asdata (833:833:833) (890:890:890))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1474:1474:1474))
        (PORT datab (1306:1306:1306) (1276:1276:1276))
        (PORT datad (1006:1006:1006) (1037:1037:1037))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (466:466:466))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (715:715:715) (701:701:701))
        (PORT datad (957:957:957) (930:930:930))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2326:2326:2326) (2249:2249:2249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (767:767:767))
        (PORT datab (1355:1355:1355) (1317:1317:1317))
        (PORT datac (1618:1618:1618) (1625:1625:1625))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_wrctl_status\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (435:435:435))
        (PORT datab (767:767:767) (794:794:794))
        (PORT datac (1195:1195:1195) (1210:1210:1210))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_wrctl_bstatus\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1103:1103:1103))
        (PORT datab (474:474:474) (486:486:486))
        (PORT datad (512:512:512) (576:576:576))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (413:413:413))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (667:667:667) (701:701:701))
        (PORT datad (757:757:757) (816:816:816))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1311:1311:1311))
        (PORT datab (1099:1099:1099) (1133:1133:1133))
        (PORT datac (1326:1326:1326) (1294:1294:1294))
        (PORT datad (492:492:492) (549:549:549))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_wrctl_status\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1102:1102:1102))
        (PORT datad (511:511:511) (575:575:575))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (853:853:853))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (509:509:509) (568:568:568))
        (PORT datad (428:428:428) (443:443:443))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (802:802:802))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1298:1298:1298) (1251:1251:1251))
        (PORT datad (284:284:284) (362:362:362))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (626:626:626))
        (PORT datab (474:474:474) (486:486:486))
        (PORT datac (1018:1018:1018) (1051:1051:1051))
        (PORT datad (436:436:436) (492:492:492))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (623:623:623))
        (PORT datab (477:477:477) (489:489:489))
        (PORT datac (1017:1017:1017) (1051:1051:1051))
        (PORT datad (759:759:759) (818:818:818))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (617:617:617))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1567:1567:1567) (1553:1553:1553))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT ena (1585:1585:1585) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1377:1377:1377) (1370:1370:1370))
        (PORT datad (443:443:443) (499:499:499))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT ena (1585:1585:1585) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datac (507:507:507) (567:567:567))
        (PORT datad (985:985:985) (998:998:998))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (PORT ena (1585:1585:1585) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (622:622:622))
        (PORT datab (478:478:478) (490:490:490))
        (PORT datac (837:837:837) (886:886:886))
        (PORT datad (1018:1018:1018) (1050:1050:1050))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (426:426:426))
        (PORT datad (1623:1623:1623) (1654:1654:1654))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (554:554:554))
        (PORT datab (310:310:310) (393:393:393))
        (PORT datac (308:308:308) (391:391:391))
        (PORT datad (979:979:979) (1008:1008:1008))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (442:442:442))
        (PORT datab (770:770:770) (798:798:798))
        (PORT datac (1199:1199:1199) (1214:1214:1214))
        (PORT datad (994:994:994) (1003:1003:1003))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (538:538:538) (589:589:589))
        (PORT datac (299:299:299) (396:396:396))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (469:469:469) (538:538:538))
        (PORT datac (308:308:308) (391:391:391))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1225:1225:1225))
        (PORT datab (469:469:469) (532:532:532))
        (PORT datac (687:687:687) (718:718:718))
        (PORT datad (785:785:785) (837:837:837))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2283:2283:2283) (2267:2267:2267))
        (PORT datac (725:725:725) (773:773:773))
        (PORT datad (370:370:370) (373:373:373))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1025:1025:1025))
        (PORT datab (791:791:791) (816:816:816))
        (PORT datad (1091:1091:1091) (1114:1114:1114))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1145:1145:1145) (1145:1145:1145))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (3484:3484:3484) (3509:3509:3509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (2001:2001:2001))
        (PORT datab (1014:1014:1014) (1013:1013:1013))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (859:859:859) (916:916:916))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (PORT sclr (1687:1687:1687) (1723:1723:1723))
        (PORT sload (2661:2661:2661) (2690:2690:2690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1193:1193:1193))
        (PORT datab (2410:2410:2410) (2444:2444:2444))
        (PORT datac (2465:2465:2465) (2623:2623:2623))
        (PORT datad (805:805:805) (848:848:848))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|decode3\|w_anode1887w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (286:286:286) (349:349:349))
        (PORT datac (245:245:245) (302:302:302))
        (PORT datad (1988:1988:1988) (1994:1994:1994))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3350:3350:3350))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (5531:5531:5531) (5496:5496:5496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4794:4794:4794))
        (PORT d[1] (5417:5417:5417) (5559:5559:5559))
        (PORT d[2] (5391:5391:5391) (5359:5359:5359))
        (PORT d[3] (4142:4142:4142) (4200:4200:4200))
        (PORT d[4] (5660:5660:5660) (5914:5914:5914))
        (PORT d[5] (4810:4810:4810) (4823:4823:4823))
        (PORT d[6] (6251:6251:6251) (6443:6443:6443))
        (PORT d[7] (5689:5689:5689) (5735:5735:5735))
        (PORT d[8] (4271:4271:4271) (4398:4398:4398))
        (PORT d[9] (6319:6319:6319) (6550:6550:6550))
        (PORT d[10] (3974:3974:3974) (4120:4120:4120))
        (PORT d[11] (5207:5207:5207) (5365:5365:5365))
        (PORT d[12] (3287:3287:3287) (3286:3286:3286))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (5527:5527:5527) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4742:4742:4742) (4882:4882:4882))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (5527:5527:5527) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6464:6464:6464) (6576:6576:6576))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (5527:5527:5527) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4675:4675:4675))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (5531:5531:5531) (5496:5496:5496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (5531:5531:5531) (5496:5496:5496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3576:3576:3576))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT ena (3375:3375:3375) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4261:4261:4261))
        (PORT d[1] (5373:5373:5373) (5469:5469:5469))
        (PORT d[2] (4498:4498:4498) (4633:4633:4633))
        (PORT d[3] (4869:4869:4869) (4930:4930:4930))
        (PORT d[4] (5974:5974:5974) (6245:6245:6245))
        (PORT d[5] (5529:5529:5529) (5529:5529:5529))
        (PORT d[6] (6629:6629:6629) (6817:6817:6817))
        (PORT d[7] (3625:3625:3625) (3583:3583:3583))
        (PORT d[8] (4836:4836:4836) (5027:5027:5027))
        (PORT d[9] (6690:6690:6690) (6924:6924:6924))
        (PORT d[10] (4335:4335:4335) (4482:4482:4482))
        (PORT d[11] (6095:6095:6095) (6324:6324:6324))
        (PORT d[12] (3072:3072:3072) (3044:3044:3044))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT ena (3371:3371:3371) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4050:4050:4050))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT ena (3371:3371:3371) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6713:6713:6713) (6780:6780:6780))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT ena (3371:3371:3371) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3678:3678:3678))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT ena (3375:3375:3375) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (3375:3375:3375) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3332:3332:3332))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (5842:5842:5842) (5811:5811:5811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4861:4861:4861))
        (PORT d[1] (5445:5445:5445) (5589:5589:5589))
        (PORT d[2] (4126:4126:4126) (4263:4263:4263))
        (PORT d[3] (4465:4465:4465) (4518:4518:4518))
        (PORT d[4] (3117:3117:3117) (3058:3058:3058))
        (PORT d[5] (4805:4805:4805) (4817:4817:4817))
        (PORT d[6] (6600:6600:6600) (6793:6793:6793))
        (PORT d[7] (5660:5660:5660) (5712:5712:5712))
        (PORT d[8] (4272:4272:4272) (4399:4399:4399))
        (PORT d[9] (6371:6371:6371) (6607:6607:6607))
        (PORT d[10] (4705:4705:4705) (4838:4838:4838))
        (PORT d[11] (5177:5177:5177) (5330:5330:5330))
        (PORT d[12] (3287:3287:3287) (3287:3287:3287))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (5838:5838:5838) (5807:5807:5807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3289:3289:3289))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (5838:5838:5838) (5807:5807:5807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6860:6860:6860) (6971:6971:6971))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (5838:5838:5838) (5807:5807:5807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4620:4620:4620))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (5842:5842:5842) (5811:5811:5811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (5842:5842:5842) (5811:5811:5811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2661:2661:2661) (2856:2856:2856))
        (PORT datab (2251:2251:2251) (2340:2340:2340))
        (PORT datac (1567:1567:1567) (1507:1507:1507))
        (PORT datad (1341:1341:1341) (1311:1311:1311))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2966:2966:2966))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (5870:5870:5870) (5837:5837:5837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (5237:5237:5237))
        (PORT d[1] (5807:5807:5807) (5955:5955:5955))
        (PORT d[2] (4502:4502:4502) (4633:4633:4633))
        (PORT d[3] (4485:4485:4485) (4541:4541:4541))
        (PORT d[4] (2780:2780:2780) (2727:2727:2727))
        (PORT d[5] (4861:4861:4861) (4878:4878:4878))
        (PORT d[6] (6944:6944:6944) (7131:7131:7131))
        (PORT d[7] (6023:6023:6023) (6069:6069:6069))
        (PORT d[8] (4621:4621:4621) (4746:4746:4746))
        (PORT d[9] (6425:6425:6425) (6668:6668:6668))
        (PORT d[10] (5046:5046:5046) (5175:5175:5175))
        (PORT d[11] (5530:5530:5530) (5678:5678:5678))
        (PORT d[12] (3264:3264:3264) (3266:3266:3266))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (5866:5866:5866) (5833:5833:5833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2950:2950:2950))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (5866:5866:5866) (5833:5833:5833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6808:6808:6808) (6916:6916:6916))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (5866:5866:5866) (5833:5833:5833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4890:4890:4890) (4998:4998:4998))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (5870:5870:5870) (5837:5837:5837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (5870:5870:5870) (5837:5837:5837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1555:1555:1555))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (977:977:977) (957:957:957))
        (PORT datad (2555:2555:2555) (2711:2711:2711))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (3879:3879:3879))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (3739:3739:3739) (3764:3764:3764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (4292:4292:4292))
        (PORT d[1] (5345:5345:5345) (5438:5438:5438))
        (PORT d[2] (4144:4144:4144) (4276:4276:4276))
        (PORT d[3] (4861:4861:4861) (4922:4922:4922))
        (PORT d[4] (5307:5307:5307) (5588:5588:5588))
        (PORT d[5] (5552:5552:5552) (5556:5556:5556))
        (PORT d[6] (6657:6657:6657) (6839:6839:6839))
        (PORT d[7] (3972:3972:3972) (3929:3929:3929))
        (PORT d[8] (4443:4443:4443) (4637:4637:4637))
        (PORT d[9] (6683:6683:6683) (6917:6917:6917))
        (PORT d[10] (4326:4326:4326) (4472:4472:4472))
        (PORT d[11] (5736:5736:5736) (5969:5969:5969))
        (PORT d[12] (3630:3630:3630) (3564:3564:3564))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (3735:3735:3735) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6362:6362:6362) (6379:6379:6379))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (3735:3735:3735) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6384:6384:6384) (6449:6449:6449))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (3735:3735:3735) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3421:3421:3421))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (3739:3739:3739) (3764:3764:3764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (3739:3739:3739) (3764:3764:3764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2856:2856:2856))
        (PORT datab (2252:2252:2252) (2340:2340:2340))
        (PORT datac (2142:2142:2142) (2059:2059:2059))
        (PORT datad (1102:1102:1102) (1095:1095:1095))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3894:3894:3894))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6730:6730:6730) (6523:6523:6523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4317:4317:4317))
        (PORT d[1] (4998:4998:4998) (5096:5096:5096))
        (PORT d[2] (4155:4155:4155) (4299:4299:4299))
        (PORT d[3] (4520:4520:4520) (4582:4582:4582))
        (PORT d[4] (5621:5621:5621) (5891:5891:5891))
        (PORT d[5] (5151:5151:5151) (5159:5159:5159))
        (PORT d[6] (6252:6252:6252) (6436:6436:6436))
        (PORT d[7] (3995:3995:3995) (3956:3956:3956))
        (PORT d[8] (5409:5409:5409) (5576:5576:5576))
        (PORT d[9] (6516:6516:6516) (6729:6729:6729))
        (PORT d[10] (3967:3967:3967) (4112:4112:4112))
        (PORT d[11] (4984:4984:4984) (5215:5215:5215))
        (PORT d[12] (3424:3424:3424) (3398:3398:3398))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6726:6726:6726) (6519:6519:6519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7345:7345:7345) (7406:7406:7406))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6726:6726:6726) (6519:6519:6519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6331:6331:6331) (6400:6400:6400))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6726:6726:6726) (6519:6519:6519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3386:3386:3386))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6730:6730:6730) (6523:6523:6523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (6730:6730:6730) (6523:6523:6523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (2251:2251:2251) (2339:2339:2339))
        (PORT datac (2070:2070:2070) (1979:1979:1979))
        (PORT datad (2556:2556:2556) (2712:2712:2712))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (3373:3373:3373) (3365:3365:3365))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1491:1491:1491))
        (PORT datab (1821:1821:1821) (1892:1892:1892))
        (PORT datad (1307:1307:1307) (1347:1347:1347))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1678:1678:1678))
        (PORT datab (876:876:876) (925:925:925))
        (PORT datac (1047:1047:1047) (1083:1083:1083))
        (PORT datad (395:395:395) (397:397:397))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1374:1374:1374) (1423:1423:1423))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (1043:1043:1043) (1065:1065:1065))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1579:1579:1579))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (992:992:992) (965:965:965))
        (PORT datad (755:755:755) (758:758:758))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1465:1465:1465))
        (PORT datab (1368:1368:1368) (1358:1358:1358))
        (PORT datad (1245:1245:1245) (1204:1204:1204))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1167:1167:1167) (1205:1205:1205))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sclr (1972:1972:1972) (2005:2005:2005))
        (PORT sload (2013:2013:2013) (2079:2079:2079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1048:1048:1048))
        (PORT datab (2411:2411:2411) (2445:2445:2445))
        (PORT datac (782:782:782) (833:833:833))
        (PORT datad (2437:2437:2437) (2592:2592:2592))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (320:320:320))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4829:4829:4829) (4662:4662:4662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4314:4314:4314))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT ena (4503:4503:4503) (4459:4459:4459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4493:4493:4493))
        (PORT d[1] (5517:5517:5517) (5670:5670:5670))
        (PORT d[2] (4467:4467:4467) (4339:4339:4339))
        (PORT d[3] (3936:3936:3936) (3915:3915:3915))
        (PORT d[4] (4825:4825:4825) (4582:4582:4582))
        (PORT d[5] (5564:5564:5564) (5600:5600:5600))
        (PORT d[6] (5743:5743:5743) (5856:5856:5856))
        (PORT d[7] (3203:3203:3203) (3167:3167:3167))
        (PORT d[8] (4039:4039:4039) (4177:4177:4177))
        (PORT d[9] (6753:6753:6753) (7018:7018:7018))
        (PORT d[10] (3925:3925:3925) (4013:4013:4013))
        (PORT d[11] (4111:4111:4111) (4240:4240:4240))
        (PORT d[12] (4676:4676:4676) (4550:4550:4550))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (PORT ena (4499:4499:4499) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4447:4447:4447))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (PORT ena (4499:4499:4499) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5576:5576:5576))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (PORT ena (4499:4499:4499) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (4136:4136:4136))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT ena (4503:4503:4503) (4459:4459:4459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (4503:4503:4503) (4459:4459:4459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2657:2657:2657) (2851:2851:2851))
        (PORT datab (2248:2248:2248) (2335:2335:2335))
        (PORT datac (1077:1077:1077) (1053:1053:1053))
        (PORT datad (3125:3125:3125) (2994:2994:2994))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4523:4523:4523))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (6722:6722:6722) (6516:6516:6516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4270:4270:4270))
        (PORT d[1] (5028:5028:5028) (5122:5122:5122))
        (PORT d[2] (3705:3705:3705) (3838:3838:3838))
        (PORT d[3] (4511:4511:4511) (4571:4571:4571))
        (PORT d[4] (4976:4976:4976) (5243:5243:5243))
        (PORT d[5] (5437:5437:5437) (5409:5409:5409))
        (PORT d[6] (6242:6242:6242) (6425:6425:6425))
        (PORT d[7] (4368:4368:4368) (4328:4328:4328))
        (PORT d[8] (5118:5118:5118) (5296:5296:5296))
        (PORT d[9] (6886:6886:6886) (7018:7018:7018))
        (PORT d[10] (4286:4286:4286) (4425:4425:4425))
        (PORT d[11] (4643:4643:4643) (4893:4893:4893))
        (PORT d[12] (3717:3717:3717) (3681:3681:3681))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6718:6718:6718) (6512:6512:6512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4587:4587:4587))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6718:6718:6718) (6512:6512:6512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6027:6027:6027) (6095:6095:6095))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6718:6718:6718) (6512:6512:6512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2545:2545:2545))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (6722:6722:6722) (6516:6516:6516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (6722:6722:6722) (6516:6516:6516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (4401:4401:4401))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (PORT ena (4584:4584:4584) (4534:4534:4534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (4521:4521:4521))
        (PORT d[1] (5822:5822:5822) (5960:5960:5960))
        (PORT d[2] (4115:4115:4115) (3992:3992:3992))
        (PORT d[3] (3990:3990:3990) (3965:3965:3965))
        (PORT d[4] (5461:5461:5461) (5187:5187:5187))
        (PORT d[5] (5861:5861:5861) (5891:5891:5891))
        (PORT d[6] (5463:5463:5463) (5595:5595:5595))
        (PORT d[7] (3508:3508:3508) (3461:3461:3461))
        (PORT d[8] (4317:4317:4317) (4445:4445:4445))
        (PORT d[9] (7118:7118:7118) (7387:7387:7387))
        (PORT d[10] (4234:4234:4234) (4312:4312:4312))
        (PORT d[11] (4428:4428:4428) (4552:4552:4552))
        (PORT d[12] (4697:4697:4697) (4579:4579:4579))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (4580:4580:4580) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3601:3601:3601))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (4580:4580:4580) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5563:5563:5563))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (4580:4580:4580) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4161:4161:4161))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (PORT ena (4584:4584:4584) (4534:4534:4534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (PORT d[0] (4584:4584:4584) (4534:4534:4534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4785:4785:4785))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (5183:5183:5183) (5146:5146:5146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5310:5310:5310) (5563:5563:5563))
        (PORT d[1] (5850:5850:5850) (5993:5993:5993))
        (PORT d[2] (5014:5014:5014) (4986:4986:4986))
        (PORT d[3] (4346:4346:4346) (4374:4374:4374))
        (PORT d[4] (6061:6061:6061) (6347:6347:6347))
        (PORT d[5] (4877:4877:4877) (4896:4896:4896))
        (PORT d[6] (6200:6200:6200) (6384:6384:6384))
        (PORT d[7] (4974:4974:4974) (5028:5028:5028))
        (PORT d[8] (4593:4593:4593) (4698:4698:4698))
        (PORT d[9] (6708:6708:6708) (6928:6928:6928))
        (PORT d[10] (4403:4403:4403) (4582:4582:4582))
        (PORT d[11] (4907:4907:4907) (5129:5129:5129))
        (PORT d[12] (3304:3304:3304) (3304:3304:3304))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (5179:5179:5179) (5142:5142:5142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (3916:3916:3916))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (5179:5179:5179) (5142:5142:5142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6427:6427:6427) (6530:6530:6530))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (5179:5179:5179) (5142:5142:5142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4079:4079:4079))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (5183:5183:5183) (5146:5146:5146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (5183:5183:5183) (5146:5146:5146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2657:2657:2657) (2851:2851:2851))
        (PORT datab (2247:2247:2247) (2334:2334:2334))
        (PORT datac (2338:2338:2338) (2377:2377:2377))
        (PORT datad (1962:1962:1962) (1923:1923:1923))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4087:4087:4087))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (4568:4568:4568) (4517:4517:4517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4346:4346:4346) (4484:4484:4484))
        (PORT d[1] (5250:5250:5250) (5411:5411:5411))
        (PORT d[2] (4832:4832:4832) (4702:4702:4702))
        (PORT d[3] (3981:3981:3981) (3955:3955:3955))
        (PORT d[4] (5501:5501:5501) (5236:5236:5236))
        (PORT d[5] (5873:5873:5873) (5903:5903:5903))
        (PORT d[6] (5760:5760:5760) (5880:5880:5880))
        (PORT d[7] (3164:3164:3164) (3126:3126:3126))
        (PORT d[8] (4354:4354:4354) (4485:4485:4485))
        (PORT d[9] (6848:6848:6848) (7126:7126:7126))
        (PORT d[10] (3919:3919:3919) (4007:4007:4007))
        (PORT d[11] (4072:4072:4072) (4197:4197:4197))
        (PORT d[12] (4740:4740:4740) (4625:4625:4625))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (4564:4564:4564) (4513:4513:4513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3367:3367:3367))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (4564:4564:4564) (4513:4513:4513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5460:5460:5460) (5555:5555:5555))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (4564:4564:4564) (4513:4513:4513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4515:4515:4515))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (4568:4568:4568) (4517:4517:4517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT d[0] (4568:4568:4568) (4517:4517:4517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2472:2472:2472) (2463:2463:2463))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2621:2621:2621) (2806:2806:2806))
        (PORT datad (2418:2418:2418) (2401:2401:2401))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4736:4736:4736))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (5522:5522:5522) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5689:5689:5689) (5937:5937:5937))
        (PORT d[1] (5097:5097:5097) (5231:5231:5231))
        (PORT d[2] (5060:5060:5060) (5036:5036:5036))
        (PORT d[3] (4118:4118:4118) (4171:4171:4171))
        (PORT d[4] (5990:5990:5990) (6289:6289:6289))
        (PORT d[5] (4805:4805:4805) (4826:4826:4826))
        (PORT d[6] (6197:6197:6197) (6381:6381:6381))
        (PORT d[7] (5324:5324:5324) (5377:5377:5377))
        (PORT d[8] (3921:3921:3921) (4053:4053:4053))
        (PORT d[9] (6371:6371:6371) (6605:6605:6605))
        (PORT d[10] (4789:4789:4789) (4965:4965:4965))
        (PORT d[11] (4793:4793:4793) (4947:4947:4947))
        (PORT d[12] (2874:2874:2874) (2878:2878:2878))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (5518:5518:5518) (5488:5488:5488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6774:6774:6774) (6845:6845:6845))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (5518:5518:5518) (5488:5488:5488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6502:6502:6502) (6615:6615:6615))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (5518:5518:5518) (5488:5488:5488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3781:3781:3781))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (5522:5522:5522) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (5522:5522:5522) (5492:5492:5492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (2249:2249:2249) (2337:2337:2337))
        (PORT datac (2620:2620:2620) (2805:2805:2805))
        (PORT datad (1283:1283:1283) (1276:1276:1276))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|ram\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (3024:3024:3024) (3033:3033:3033))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1704:1704:1704))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (1384:1384:1384) (1446:1446:1446))
        (PORT datad (1788:1788:1788) (1848:1848:1848))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1620:1620:1620))
        (PORT datab (879:879:879) (928:928:928))
        (PORT datac (1042:1042:1042) (1077:1077:1077))
        (PORT datad (377:377:377) (370:370:370))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1085:1085:1085))
        (PORT datab (1392:1392:1392) (1428:1428:1428))
        (PORT datac (1081:1081:1081) (1108:1108:1108))
        (PORT datad (1392:1392:1392) (1363:1363:1363))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (1021:1021:1021))
        (PORT datac (1226:1226:1226) (1292:1292:1292))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1182:1182:1182))
        (PORT datab (2318:2318:2318) (2378:2378:2378))
        (PORT datad (965:965:965) (945:945:945))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1066:1066:1066) (1046:1046:1046))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT sload (4099:4099:4099) (4046:4046:4046))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (924:924:924))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (1071:1071:1071) (1093:1093:1093))
        (PORT datad (1172:1172:1172) (1195:1195:1195))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1547:1547:1547) (1572:1572:1572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (843:843:843))
        (PORT datab (1437:1437:1437) (1483:1483:1483))
        (PORT datac (1380:1380:1380) (1422:1422:1422))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1953:1953:1953))
        (PORT datab (1669:1669:1669) (1686:1686:1686))
        (PORT datac (1875:1875:1875) (1900:1900:1900))
        (PORT datad (2164:2164:2164) (2165:2165:2165))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (1795:1795:1795) (1879:1879:1879))
        (PORT datad (1027:1027:1027) (1033:1033:1033))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (819:819:819))
        (PORT datac (2364:2364:2364) (2336:2336:2336))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_mcu_nios2_gen2_0_cpu_nios2_oci\|the_mcu_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (841:841:841))
        (PORT datab (751:751:751) (764:764:764))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (482:482:482) (534:534:534))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (696:696:696) (741:741:741))
        (PORT datac (723:723:723) (769:769:769))
        (PORT datad (251:251:251) (282:282:282))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datab (1056:1056:1056) (1102:1102:1102))
        (PORT datad (1789:1789:1789) (1780:1780:1780))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1085:1085:1085))
        (PORT datab (631:631:631) (617:617:617))
        (PORT datac (1047:1047:1047) (1082:1082:1082))
        (PORT datad (3117:3117:3117) (3048:3048:3048))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT ena (2382:2382:2382) (2346:2346:2346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (845:845:845))
        (PORT datab (932:932:932) (1021:1021:1021))
        (PORT datac (981:981:981) (971:971:971))
        (PORT datad (748:748:748) (762:762:762))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (994:994:994))
        (PORT datab (1167:1167:1167) (1245:1245:1245))
        (PORT datac (1397:1397:1397) (1461:1461:1461))
        (PORT datad (1091:1091:1091) (1131:1131:1131))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\.10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1361:1361:1361) (1383:1383:1383))
        (PORT datad (1390:1390:1390) (1413:1413:1413))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1408:1408:1408))
        (PORT datab (677:677:677) (665:665:665))
        (PORT datac (433:433:433) (443:443:443))
        (PORT datad (775:775:775) (771:771:771))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2142:2142:2142))
        (PORT ena (1581:1581:1581) (1614:1614:1614))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (784:784:784))
        (PORT datab (1017:1017:1017) (1051:1051:1051))
        (PORT datac (280:280:280) (365:365:365))
        (PORT datad (282:282:282) (358:358:358))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (858:858:858))
        (PORT datab (802:802:802) (852:852:852))
        (PORT datac (281:281:281) (366:366:366))
        (PORT datad (283:283:283) (360:360:360))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (778:778:778) (831:831:831))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (953:953:953))
        (PORT datab (1497:1497:1497) (1551:1551:1551))
        (PORT datac (1593:1593:1593) (1572:1572:1572))
        (PORT datad (817:817:817) (871:871:871))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (819:819:819))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (1132:1132:1132) (1099:1099:1099))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (831:831:831))
        (PORT datab (751:751:751) (794:794:794))
        (PORT datac (1003:1003:1003) (970:970:970))
        (PORT datad (982:982:982) (966:966:966))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (296:296:296))
        (PORT datad (339:339:339) (442:442:442))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT asdata (614:614:614) (641:641:641))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (PORT ena (950:950:950) (939:939:939))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1696:1696:1696))
        (PORT datac (1375:1375:1375) (1436:1436:1436))
        (PORT datad (1780:1780:1780) (1838:1838:1838))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1950:1950:1950))
        (PORT datac (716:716:716) (758:758:758))
        (PORT datad (341:341:341) (443:443:443))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (551:551:551))
        (PORT datab (1114:1114:1114) (1147:1147:1147))
        (PORT datac (1595:1595:1595) (1574:1574:1574))
        (PORT datad (711:711:711) (711:711:711))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (952:952:952))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1461:1461:1461) (1513:1513:1513))
        (PORT datad (813:813:813) (867:867:867))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (489:489:489))
        (PORT datac (933:933:933) (911:911:911))
        (PORT datad (1049:1049:1049) (1036:1036:1036))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_agent\|cp_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (952:952:952))
        (PORT datad (816:816:816) (871:871:871))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1062:1062:1062))
        (PORT datab (1053:1053:1053) (1092:1092:1092))
        (PORT datac (1099:1099:1099) (1148:1148:1148))
        (PORT datad (1003:1003:1003) (989:989:989))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (562:562:562))
        (PORT datab (1808:1808:1808) (1848:1848:1848))
        (PORT datac (637:637:637) (636:636:636))
        (PORT datad (1016:1016:1016) (1014:1014:1014))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1808:1808:1808) (1849:1849:1849))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (1016:1016:1016) (1014:1014:1014))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (456:456:456))
        (PORT datab (404:404:404) (420:420:420))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\[1\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (442:442:442))
        (PORT datad (1106:1106:1106) (1159:1159:1159))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|ram_s1_agent_rsp_fifo\|mem\[0\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (610:610:610) (637:637:637))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (597:597:597))
        (PORT datab (308:308:308) (404:404:404))
        (PORT datac (295:295:295) (407:407:407))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (483:483:483))
        (PORT datac (932:932:932) (909:909:909))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (633:633:633) (659:659:659))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2016:2016:2016) (2061:2061:2061))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2061:2061:2061) (2075:2075:2075))
        (PORT datad (459:459:459) (529:529:529))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2191:2191:2191) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (742:742:742) (763:763:763))
        (PORT datad (301:301:301) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (942:942:942) (921:921:921))
        (PORT datad (1463:1463:1463) (1481:1481:1481))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (583:583:583))
        (PORT datab (2057:2057:2057) (2069:2069:2069))
        (PORT datac (1011:1011:1011) (1048:1048:1048))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2015:2015:2015) (2006:2006:2006))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (1521:1521:1521) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (837:837:837) (894:894:894))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (1521:1521:1521) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (1521:1521:1521) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1137:1137:1137) (1173:1173:1173))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (1521:1521:1521) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (388:388:388))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (PORT sload (1521:1521:1521) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (796:796:796))
        (PORT datab (1181:1181:1181) (1220:1220:1220))
        (PORT datac (745:745:745) (779:779:779))
        (PORT datad (445:445:445) (493:493:493))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (324:324:324) (415:415:415))
        (PORT datac (1704:1704:1704) (1716:1716:1716))
        (PORT datad (377:377:377) (384:384:384))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (672:672:672) (690:690:690))
        (PORT datad (751:751:751) (751:751:751))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (732:732:732) (742:742:742))
        (PORT datad (296:296:296) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (966:966:966))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (319:319:319) (430:430:430))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1510:1510:1510))
        (PORT datab (776:776:776) (789:789:789))
        (PORT datac (1216:1216:1216) (1283:1283:1283))
        (PORT datad (737:737:737) (745:745:745))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (758:758:758))
        (PORT datab (404:404:404) (421:421:421))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2422:2422:2422))
        (PORT datab (960:960:960) (1000:1000:1000))
        (PORT datad (1021:1021:1021) (1054:1054:1054))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (1610:1610:1610) (1584:1584:1584))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|led_don\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (456:456:456))
        (PORT datab (532:532:532) (584:584:584))
        (PORT datac (431:431:431) (440:440:440))
        (PORT datad (717:717:717) (747:747:747))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|led_don\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1805:1805:1805))
        (PORT datad (363:363:363) (364:364:364))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|led_don\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (505:505:505) (567:567:567))
      )
    )
  )
)
