INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Adder_16bits/Adder_16bits.srcs/sources_1/new/Adder_16bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_16bits
INFO: [VRFC 10-311] analyzing module Rca_8bits
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module kogge_stone
INFO: [VRFC 10-311] analyzing module GC
INFO: [VRFC 10-311] analyzing module BC
INFO: [VRFC 10-311] analyzing module and_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Adder_16bits/Adder_16bits.srcs/sim_1/new/Adder_16bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_16bits_tb
