#!/bin/bash
echo "Copying over Verilog source code"
cp ../../verilog_designs/implicit_else/dynamic/implicit_else.sv ./dynamic/src/implicit_else.sv
cp ../../verilog_designs/implicit_else/static/implicit_else.sv ./static/src/implicit_else.sv
