vendor_name = ModelSim
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Writeback_Stage_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Memory_Stage_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Decode_Stage_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/regfile.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/regfile_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/adder.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/subtractor.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/adder_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/subtractor_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ALU_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/signExtend.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/zeroExtend.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/signExtend_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/zeroExtend_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_2_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_4.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_4_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCadder_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCregister.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCregister_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/decoderMemory_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/FetchDecode_register.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/FetchDecode_register_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/DecodeExecute_register_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ExecuteMemory_register.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ExecuteMemory_register_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/MemoryWriteback_register_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/controlUnit.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/LogicalShiftLeft.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/comparator.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/LogicalShiftLeft_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/negation_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/comparator_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/controlUnit_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.mif
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_rectangle.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/pll.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_controller.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_module.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/datapath.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ROM_testbench.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.mif
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.qip
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory_3outs.sv
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.mif
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.qip
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.qip
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/rom.mif
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_61a.tdf
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_chb.tdf
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_uoq2.tdf
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_dla.tdf
source_file = 1, C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_tfb.tdf
design_name = TopModule
instance = comp, \vga_clk~output , vga_clk~output, TopModule, 1
instance = comp, \h_sync~output , h_sync~output, TopModule, 1
instance = comp, \v_sync~output , v_sync~output, TopModule, 1
instance = comp, \sync_b~output , sync_b~output, TopModule, 1
instance = comp, \blank_b~output , blank_b~output, TopModule, 1
instance = comp, \red[0]~output , red[0]~output, TopModule, 1
instance = comp, \red[1]~output , red[1]~output, TopModule, 1
instance = comp, \red[2]~output , red[2]~output, TopModule, 1
instance = comp, \red[3]~output , red[3]~output, TopModule, 1
instance = comp, \red[4]~output , red[4]~output, TopModule, 1
instance = comp, \red[5]~output , red[5]~output, TopModule, 1
instance = comp, \red[6]~output , red[6]~output, TopModule, 1
instance = comp, \red[7]~output , red[7]~output, TopModule, 1
instance = comp, \green[0]~output , green[0]~output, TopModule, 1
instance = comp, \green[1]~output , green[1]~output, TopModule, 1
instance = comp, \green[2]~output , green[2]~output, TopModule, 1
instance = comp, \green[3]~output , green[3]~output, TopModule, 1
instance = comp, \green[4]~output , green[4]~output, TopModule, 1
instance = comp, \green[5]~output , green[5]~output, TopModule, 1
instance = comp, \green[6]~output , green[6]~output, TopModule, 1
instance = comp, \green[7]~output , green[7]~output, TopModule, 1
instance = comp, \blue[0]~output , blue[0]~output, TopModule, 1
instance = comp, \blue[1]~output , blue[1]~output, TopModule, 1
instance = comp, \blue[2]~output , blue[2]~output, TopModule, 1
instance = comp, \blue[3]~output , blue[3]~output, TopModule, 1
instance = comp, \blue[4]~output , blue[4]~output, TopModule, 1
instance = comp, \blue[5]~output , blue[5]~output, TopModule, 1
instance = comp, \blue[6]~output , blue[6]~output, TopModule, 1
instance = comp, \blue[7]~output , blue[7]~output, TopModule, 1
instance = comp, \clk~input , clk~input, TopModule, 1
instance = comp, \vga_pll|divider~0 , vga_pll|divider~0, TopModule, 1
instance = comp, \vga_pll|divider , vga_pll|divider, TopModule, 1
instance = comp, \vgaCont|Add0~21 , vgaCont|Add0~21, TopModule, 1
instance = comp, \vgaCont|Equal0~0 , vgaCont|Equal0~0, TopModule, 1
instance = comp, \vgaCont|Equal0~1 , vgaCont|Equal0~1, TopModule, 1
instance = comp, \vgaCont|x[0] , vgaCont|x[0], TopModule, 1
instance = comp, \vgaCont|Add0~25 , vgaCont|Add0~25, TopModule, 1
instance = comp, \vgaCont|x[1] , vgaCont|x[1], TopModule, 1
instance = comp, \vgaCont|Add0~29 , vgaCont|Add0~29, TopModule, 1
instance = comp, \vgaCont|x[2]~feeder , vgaCont|x[2]~feeder, TopModule, 1
instance = comp, \vgaCont|x[2] , vgaCont|x[2], TopModule, 1
instance = comp, \vgaCont|Add0~33 , vgaCont|Add0~33, TopModule, 1
instance = comp, \vgaCont|x[3]~feeder , vgaCont|x[3]~feeder, TopModule, 1
instance = comp, \vgaCont|x[3] , vgaCont|x[3], TopModule, 1
instance = comp, \vgaCont|Add0~37 , vgaCont|Add0~37, TopModule, 1
instance = comp, \vgaCont|x[4]~feeder , vgaCont|x[4]~feeder, TopModule, 1
instance = comp, \vgaCont|x[4] , vgaCont|x[4], TopModule, 1
instance = comp, \vgaCont|Add0~5 , vgaCont|Add0~5, TopModule, 1
instance = comp, \vgaCont|x[5] , vgaCont|x[5], TopModule, 1
instance = comp, \vgaCont|Add0~1 , vgaCont|Add0~1, TopModule, 1
instance = comp, \vgaCont|x[6]~feeder , vgaCont|x[6]~feeder, TopModule, 1
instance = comp, \vgaCont|x[6] , vgaCont|x[6], TopModule, 1
instance = comp, \vgaCont|Add0~9 , vgaCont|Add0~9, TopModule, 1
instance = comp, \vgaCont|x[7] , vgaCont|x[7], TopModule, 1
instance = comp, \vgaCont|Add0~13 , vgaCont|Add0~13, TopModule, 1
instance = comp, \vgaCont|x[8] , vgaCont|x[8], TopModule, 1
instance = comp, \vgaCont|Add0~17 , vgaCont|Add0~17, TopModule, 1
instance = comp, \vgaCont|x[9] , vgaCont|x[9], TopModule, 1
instance = comp, \vgaCont|x[7]~DUPLICATE , vgaCont|x[7]~DUPLICATE, TopModule, 1
instance = comp, \vgaCont|h_sync~0 , vgaCont|h_sync~0, TopModule, 1
instance = comp, \vgaCont|Add1~25 , vgaCont|Add1~25, TopModule, 1
instance = comp, \vgaCont|y[0]~feeder , vgaCont|y[0]~feeder, TopModule, 1
instance = comp, \vgaCont|y[9]~DUPLICATE , vgaCont|y[9]~DUPLICATE, TopModule, 1
instance = comp, \vgaCont|Add1~9 , vgaCont|Add1~9, TopModule, 1
instance = comp, \vgaCont|Add1~1 , vgaCont|Add1~1, TopModule, 1
instance = comp, \vgaCont|y[7]~DUPLICATE , vgaCont|y[7]~DUPLICATE, TopModule, 1
instance = comp, \vgaCont|Add1~13 , vgaCont|Add1~13, TopModule, 1
instance = comp, \vgaCont|y[8] , vgaCont|y[8], TopModule, 1
instance = comp, \vgaCont|Add1~17 , vgaCont|Add1~17, TopModule, 1
instance = comp, \vgaCont|Equal1~0 , vgaCont|Equal1~0, TopModule, 1
instance = comp, \vgaCont|Equal1~1 , vgaCont|Equal1~1, TopModule, 1
instance = comp, \vgaCont|y[0] , vgaCont|y[0], TopModule, 1
instance = comp, \vgaCont|Add1~29 , vgaCont|Add1~29, TopModule, 1
instance = comp, \vgaCont|y[1] , vgaCont|y[1], TopModule, 1
instance = comp, \vgaCont|Add1~33 , vgaCont|Add1~33, TopModule, 1
instance = comp, \vgaCont|y[2] , vgaCont|y[2], TopModule, 1
instance = comp, \vgaCont|Add1~21 , vgaCont|Add1~21, TopModule, 1
instance = comp, \vgaCont|y[3]~feeder , vgaCont|y[3]~feeder, TopModule, 1
instance = comp, \vgaCont|y[3] , vgaCont|y[3], TopModule, 1
instance = comp, \vgaCont|Add1~37 , vgaCont|Add1~37, TopModule, 1
instance = comp, \vgaCont|y[4]~DUPLICATE , vgaCont|y[4]~DUPLICATE, TopModule, 1
instance = comp, \vgaCont|Add1~5 , vgaCont|Add1~5, TopModule, 1
instance = comp, \vgaCont|y[5] , vgaCont|y[5], TopModule, 1
instance = comp, \vgaCont|y[6] , vgaCont|y[6], TopModule, 1
instance = comp, \vgaCont|y[7] , vgaCont|y[7], TopModule, 1
instance = comp, \vgaCont|y[1]~DUPLICATE , vgaCont|y[1]~DUPLICATE, TopModule, 1
instance = comp, \vgaCont|y[2]~DUPLICATE , vgaCont|y[2]~DUPLICATE, TopModule, 1
instance = comp, \vgaCont|v_sync~0 , vgaCont|v_sync~0, TopModule, 1
instance = comp, \vgaCont|v_sync~1 , vgaCont|v_sync~1, TopModule, 1
instance = comp, \vgaCont|y[4] , vgaCont|y[4], TopModule, 1
instance = comp, \vgaCont|sync_b , vgaCont|sync_b, TopModule, 1
instance = comp, \vgaCont|y[9] , vgaCont|y[9], TopModule, 1
instance = comp, \vgaCont|blank_b , vgaCont|blank_b, TopModule, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, TopModule, 1
instance = comp, \CPU|Add0~13 , CPU|Add0~13, TopModule, 1
instance = comp, \rst~input , rst~input, TopModule, 1
instance = comp, \VGA_enable~input , VGA_enable~input, TopModule, 1
instance = comp, \CPU|always0~0 , CPU|always0~0, TopModule, 1
instance = comp, \CPU|pixelAddress[11]~0 , CPU|pixelAddress[11]~0, TopModule, 1
instance = comp, \CPU|pixelAddress[0] , CPU|pixelAddress[0], TopModule, 1
instance = comp, \CPU|Add0~17 , CPU|Add0~17, TopModule, 1
instance = comp, \CPU|pixelAddress[1] , CPU|pixelAddress[1], TopModule, 1
instance = comp, \CPU|Add0~21 , CPU|Add0~21, TopModule, 1
instance = comp, \CPU|pixelAddress[2] , CPU|pixelAddress[2], TopModule, 1
instance = comp, \CPU|Add0~25 , CPU|Add0~25, TopModule, 1
instance = comp, \CPU|pixelAddress[3] , CPU|pixelAddress[3], TopModule, 1
instance = comp, \CPU|Add0~29 , CPU|Add0~29, TopModule, 1
instance = comp, \CPU|pixelAddress[4] , CPU|pixelAddress[4], TopModule, 1
instance = comp, \CPU|Add0~33 , CPU|Add0~33, TopModule, 1
instance = comp, \CPU|pixelAddress[5] , CPU|pixelAddress[5], TopModule, 1
instance = comp, \CPU|Add0~37 , CPU|Add0~37, TopModule, 1
instance = comp, \CPU|pixelAddress[6] , CPU|pixelAddress[6], TopModule, 1
instance = comp, \CPU|Add0~41 , CPU|Add0~41, TopModule, 1
instance = comp, \CPU|pixelAddress[7] , CPU|pixelAddress[7], TopModule, 1
instance = comp, \CPU|Add0~45 , CPU|Add0~45, TopModule, 1
instance = comp, \CPU|pixelAddress[8] , CPU|pixelAddress[8], TopModule, 1
instance = comp, \CPU|Add0~49 , CPU|Add0~49, TopModule, 1
instance = comp, \CPU|pixelAddress[9] , CPU|pixelAddress[9], TopModule, 1
instance = comp, \CPU|Add0~53 , CPU|Add0~53, TopModule, 1
instance = comp, \CPU|pixelAddress[10] , CPU|pixelAddress[10], TopModule, 1
instance = comp, \CPU|Add0~57 , CPU|Add0~57, TopModule, 1
instance = comp, \CPU|pixelAddress[11] , CPU|pixelAddress[11], TopModule, 1
instance = comp, \CPU|Add0~61 , CPU|Add0~61, TopModule, 1
instance = comp, \CPU|pixelAddress[12] , CPU|pixelAddress[12], TopModule, 1
instance = comp, \CPU|Add0~5 , CPU|Add0~5, TopModule, 1
instance = comp, \CPU|pixelAddress[13] , CPU|pixelAddress[13], TopModule, 1
instance = comp, \CPU|Add0~9 , CPU|Add0~9, TopModule, 1
instance = comp, \CPU|pixelAddress[14] , CPU|pixelAddress[14], TopModule, 1
instance = comp, \CPU|Add0~1 , CPU|Add0~1, TopModule, 1
instance = comp, \CPU|pixelAddress[15] , CPU|pixelAddress[15], TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode493w[3]~0 , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode493w[3]~0, TopModule, 1
instance = comp, \~GND , ~GND, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a40 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a40, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode504w[3]~0 , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode504w[3]~0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a48 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a48, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|address_reg_b[0] , CPU|ram_instance|altsyncram_component|auto_generated|address_reg_b[0], TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode515w[3]~0 , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode515w[3]~0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a56 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a56, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|address_reg_b[1] , CPU|ram_instance|altsyncram_component|auto_generated|address_reg_b[1], TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode482w[3]~0 , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode482w[3]~0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a32 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a32, TopModule, 1
instance = comp, \gen_grid|red[0]~0 , gen_grid|red[0]~0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode431w[3] , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode431w[3], TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a0 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode471w[3]~0 , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode471w[3]~0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a24 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a24, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode449w[3]~0 , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode449w[3]~0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a8 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a8, TopModule, 1
instance = comp, \gen_grid|red[0]~2 , gen_grid|red[0]~2, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode460w[3]~0 , CPU|ram_instance|altsyncram_component|auto_generated|rden_decode_b|w_anode460w[3]~0, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a16 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a16, TopModule, 1
instance = comp, \gen_grid|red[1]~1 , gen_grid|red[1]~1, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|address_reg_b[2] , CPU|ram_instance|altsyncram_component|auto_generated|address_reg_b[2], TopModule, 1
instance = comp, \gen_grid|red[0]~3 , gen_grid|red[0]~3, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a41 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a41, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a49 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a49, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a33 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a33, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a57 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a57, TopModule, 1
instance = comp, \gen_grid|red[1]~4 , gen_grid|red[1]~4, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a17 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a17, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a25 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a25, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a9 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a9, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a1 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a1, TopModule, 1
instance = comp, \gen_grid|red[1]~5 , gen_grid|red[1]~5, TopModule, 1
instance = comp, \gen_grid|red[1]~6 , gen_grid|red[1]~6, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a18 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a18, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a50 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a50, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a58 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a58, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a34 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a34, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a42 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a42, TopModule, 1
instance = comp, \gen_grid|red[2]~7 , gen_grid|red[2]~7, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a10 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a10, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a26 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a26, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a2 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a2, TopModule, 1
instance = comp, \gen_grid|red[2]~8 , gen_grid|red[2]~8, TopModule, 1
instance = comp, \gen_grid|red[2]~9 , gen_grid|red[2]~9, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a19 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a19, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a43 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a43, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a35 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a35, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a59 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a59, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a51 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a51, TopModule, 1
instance = comp, \gen_grid|red[3]~10 , gen_grid|red[3]~10, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a3 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a3, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a27 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a27, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a11 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a11, TopModule, 1
instance = comp, \gen_grid|red[3]~11 , gen_grid|red[3]~11, TopModule, 1
instance = comp, \gen_grid|red[3]~12 , gen_grid|red[3]~12, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a44 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a44, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a52 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a52, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a60 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a60, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a36 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a36, TopModule, 1
instance = comp, \gen_grid|red[4]~13 , gen_grid|red[4]~13, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a20 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a20, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a4 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a4, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a28 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a28, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a12 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a12, TopModule, 1
instance = comp, \gen_grid|red[4]~14 , gen_grid|red[4]~14, TopModule, 1
instance = comp, \gen_grid|red[4]~15 , gen_grid|red[4]~15, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a5 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a5, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a13 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a13, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a29 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a29, TopModule, 1
instance = comp, \gen_grid|red[5]~17 , gen_grid|red[5]~17, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a45 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a45, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a37 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a37, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a53 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a53, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a61 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a61, TopModule, 1
instance = comp, \gen_grid|red[5]~16 , gen_grid|red[5]~16, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a21 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a21, TopModule, 1
instance = comp, \gen_grid|red[5]~18 , gen_grid|red[5]~18, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a22 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a22, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a14 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a14, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a6 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a6, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a30 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a30, TopModule, 1
instance = comp, \gen_grid|red[6]~20 , gen_grid|red[6]~20, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a46 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a46, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a38 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a38, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a62 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a62, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a54 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a54, TopModule, 1
instance = comp, \gen_grid|red[6]~19 , gen_grid|red[6]~19, TopModule, 1
instance = comp, \gen_grid|red[6]~21 , gen_grid|red[6]~21, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a31 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a31, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a7 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a7, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a15 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a15, TopModule, 1
instance = comp, \gen_grid|red[7]~23 , gen_grid|red[7]~23, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a23 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a23, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a55 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a55, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a63 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a63, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a39 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a39, TopModule, 1
instance = comp, \CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a47 , CPU|ram_instance|altsyncram_component|auto_generated|ram_block1a47, TopModule, 1
instance = comp, \gen_grid|red[7]~22 , gen_grid|red[7]~22, TopModule, 1
instance = comp, \gen_grid|red[7]~24 , gen_grid|red[7]~24, TopModule, 1
