Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 952f765926b940a0b5138ebf0e83ccf3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 62 for port 'Inst_Address' [C:/Users/aa05432/Downloads/CAProject (2)/CAProject/Labproject/Labproject.srcs/sources_1/new/RISC_V_Processor.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder_64_bit
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.Immediate_Data_Generator
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
