This folder contains a verilator simulation which will connect to TestRIG, so
that it can receive instructions over the input socket and output the RVFI
traces on the output socket.
