<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2678780-A1" country="EP" doc-number="2678780" kind="A1" date="20140101" family-id="48622126" file-reference-id="241805" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146551289" ucid="EP-2678780-A1"><document-id><country>EP</country><doc-number>2678780</doc-number><kind>A1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12846958-A" is-representative="NO"><document-id mxw-id="PAPP154825212" load-source="docdb" format="epo"><country>EP</country><doc-number>12846958</doc-number><kind>A</kind><date>20121031</date><lang>EN</lang></document-id><document-id mxw-id="PAPP207030634" load-source="docdb" format="original"><country>EP</country><doc-number>12846958.2</doc-number><date>20121031</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140450084" ucid="JP-2011277628-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2011277628</doc-number><kind>A</kind><date>20111219</date></document-id></priority-claim><priority-claim mxw-id="PPC140450960" ucid="JP-2012078764-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2012078764</doc-number><kind>W</kind><date>20121031</date></document-id></priority-claim><priority-claim mxw-id="PPC140452109" ucid="US-201161556554-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201161556554</doc-number><kind>P</kind><date>20111107</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1927410616" load-source="docdb">G06F  12/16        20060101AFI20160603BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1927411453" load-source="docdb">G06F  11/10        20060101ALI20160603BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1919311170" load-source="docdb" scheme="CPC">G06F  11/1008      20130101 LI20140123BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2128534642" load-source="docdb" scheme="CPC">G06F  11/2017      20130101 LA20141201BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2128537675" load-source="docdb" scheme="CPC">G06F  11/10        20130101 LI20141204BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988130217" load-source="docdb" scheme="CPC">G06T   9/00        20130101 FI20131212BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132186351" lang="DE" load-source="patent-office">RENDERING-SERVER, ZENTRALSERVER, KODIERVORRICHTUNG, STEUERVERFAHREN, KODIERVERFAHREN, PROGRAMM UND AUFZEICHNUNGSMEDIUM</invention-title><invention-title mxw-id="PT132186352" lang="EN" load-source="patent-office">RENDERING SERVER, CENTRAL SERVER, ENCODING APPARATUS, CONTROL METHOD, ENCODING METHOD, PROGRAM, AND RECORDING MEDIUM</invention-title><invention-title mxw-id="PT132186353" lang="FR" load-source="patent-office">SERVEUR DE RESTITUTION, SERVEUR CENTRAL, APPAREIL DE CODAGE, PROCÉDÉ DE COMMANDE, PROCÉDÉ DE CODAGE, PROGRAMME ET SUPPORT D'ENREGISTREMENT</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918131930" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SQUARE ENIX HOLDINGS CO LTD</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR918135080" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SQUARE ENIX HOLDINGS CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR918985655" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Square Enix Holdings Co., Ltd.</last-name><iid>101366679</iid><address><street>6-27-30 Shinjuku Shinjuku-ku</street><city>Tokyo 160-8430</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918145236" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>IWASAKI TETSUJI</last-name><address><country>CA</country></address></addressbook></inventor><inventor mxw-id="PPAR918167076" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>IWASAKI, TETSUJI</last-name></addressbook></inventor><inventor mxw-id="PPAR918982940" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>IWASAKI, TETSUJI</last-name><address><street>c/o EIDOS MONTREAL 400 boul de Maisonneuve 0</street><city>Montreal, Quebec H3A1L4</city><country>CA</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918988408" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Pitchford, James Edward</last-name><suffix>et al</suffix><iid>101308504</iid><address><street>Mathys &amp; Squire LLP 120 Holborn</street><city>London EC1N 2SQ</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="JP-2012078764-W"><document-id><country>JP</country><doc-number>2012078764</doc-number><kind>W</kind><date>20121031</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2013069651-A1"><document-id><country>WO</country><doc-number>2013069651</doc-number><kind>A1</kind><date>20130516</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548934790" load-source="docdb">AL</country><country mxw-id="DS548837302" load-source="docdb">AT</country><country mxw-id="DS548934791" load-source="docdb">BE</country><country mxw-id="DS548914191" load-source="docdb">BG</country><country mxw-id="DS548929567" load-source="docdb">CH</country><country mxw-id="DS548927196" load-source="docdb">CY</country><country mxw-id="DS548927197" load-source="docdb">CZ</country><country mxw-id="DS548816148" load-source="docdb">DE</country><country mxw-id="DS548934792" load-source="docdb">DK</country><country mxw-id="DS548934793" load-source="docdb">EE</country><country mxw-id="DS548865766" load-source="docdb">ES</country><country mxw-id="DS548914192" load-source="docdb">FI</country><country mxw-id="DS548914193" load-source="docdb">FR</country><country mxw-id="DS548816149" load-source="docdb">GB</country><country mxw-id="DS548934850" load-source="docdb">GR</country><country mxw-id="DS548816150" load-source="docdb">HR</country><country mxw-id="DS548927206" load-source="docdb">HU</country><country mxw-id="DS548929568" load-source="docdb">IE</country><country mxw-id="DS548934851" load-source="docdb">IS</country><country mxw-id="DS548914198" load-source="docdb">IT</country><country mxw-id="DS548934852" load-source="docdb">LI</country><country mxw-id="DS548816151" load-source="docdb">LT</country><country mxw-id="DS548837303" load-source="docdb">LU</country><country mxw-id="DS548816152" load-source="docdb">LV</country><country mxw-id="DS548816153" load-source="docdb">MC</country><country mxw-id="DS548837304" load-source="docdb">MK</country><country mxw-id="DS548837305" load-source="docdb">MT</country><country mxw-id="DS548837310" load-source="docdb">NL</country><country mxw-id="DS548929569" load-source="docdb">NO</country><country mxw-id="DS548837311" load-source="docdb">PL</country><country mxw-id="DS548865767" load-source="docdb">PT</country><country mxw-id="DS548837312" load-source="docdb">RO</country><country mxw-id="DS548865768" load-source="docdb">RS</country><country mxw-id="DS548837313" load-source="docdb">SE</country><country mxw-id="DS548816154" load-source="docdb">SI</country><country mxw-id="DS548929570" load-source="docdb">SK</country><country mxw-id="DS548929571" load-source="docdb">SM</country><country mxw-id="DS548934853" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA110771734" ref-ucid="WO-2013069651-A1" lang="EN" load-source="patent-office"><p num="0000">After writing, to a memory which is to be inspected, data appended with parity information, an encoding apparatus reads out the data from the memory, and generates encoded data by applying run-length encoding processing to the data. When the encoding apparatus generates the encoded data with reference to a bit sequence of the written data, it detects a bit flipping error by comparing the bit sequence with the appended parity information.</p></abstract><abstract mxw-id="PA111255549" ref-ucid="WO-2013069651-A1" lang="EN" source="national office" load-source="docdb"><p>After writing, to a memory which is to be inspected, data appended with parity information, an encoding apparatus reads out the data from the memory, and generates encoded data by applying run-length encoding processing to the data. When the encoding apparatus generates the encoded data with reference to a bit sequence of the written data, it detects a bit flipping error by comparing the bit sequence with the appended parity information.</p></abstract><abstract mxw-id="PA110771735" ref-ucid="WO-2013069651-A1" lang="FR" load-source="patent-office"><p num="0000">Selon l'invention, après écriture, dans une mémoire qui doit être inspectée, de données annexées à des informations de parité, un appareil de codage lit les données provenant de la mémoire, et génère des données codées par application d'un traitement de codage de longueur d'exécution aux données. Lorsque l'appareil de codage génère les données codées en référence à une séquence de bits des données écrites, il détecte une erreur de basculement de bit par comparaison de la séquence de bits aux informations de parité annexées.</p></abstract><abstract mxw-id="PA111255550" ref-ucid="WO-2013069651-A1" lang="FR" source="national office" load-source="docdb"><p>Selon l'invention, après écriture, dans une mémoire qui doit être inspectée, de données annexées à des informations de parité, un appareil de codage lit les données provenant de la mémoire, et génère des données codées par application d'un traitement de codage de longueur d'exécution aux données. Lorsque l'appareil de codage génère les données codées en référence à une séquence de bits des données écrites, il détecte une erreur de basculement de bit par comparaison de la séquence de bits aux informations de parité annexées.</p></abstract><description mxw-id="PDES59060497" ref-ucid="WO-2013069651-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="3"/>--><p id="p0001" num="0001"> DESCRIPTION </p><p id="p0002" num="0002"> TITLE OF INVENTION RENDERING SERVER, CENTRAL SERVER, ENCODING APPARATUS, CONTROL METHOD, ENCODING METHOD, PROGRAM, AND RECORDING </p><p id="p0003" num="0003"> MEDIUM </p><p id="p0004" num="0004">TECHNICAL FIELD </p><p id="p0005" num="0005"> [0001] The present invention relates to a </p><p id="p0006" num="0006"> rendering server, central server, encoding apparatus, control method, encoding method, program, and recording medium/ and particularly to a GPU memory inspection method using video encoding processing. </p><p id="p0007" num="0007">BACKGROUND ART </p><p id="p0008" num="0008"> [0002] Client devices such as personal computers (PCs) capable of network connection have become widespread. Along with the widespread use of the devices, the network population of the Internet is increasing. </p><p id="p0009" num="0009">Various services using the Internet have recently been developed for the network users, and there are also provided entertainment services such as games. </p><p id="p0010" num="0010"> [0003] One of the services for the network users is a multiuser online network game such as MMORPG (Massively Multiplayer Online Role-Playing Game) . In the </p><p id="p0011" num="0011">multiuser online network game, a user connects his/her -C-lien^-de-vi-ce—-n— se— o—a—server—th-a^provi-des—the—game-, thereby doing match-up play or team play with another 
<!-- EPO <DP n="4"/>-->
user who uses another client device connected to the server . </p><p id="p0012" num="0012"> [0004] In a general multiuser online network game, each client device sends/receives data necessary for game rendering to/from the server. The client device performs rendering processing using the received data necessary for rendering and presents the generated game screen to a display device connected to the client device, thereby providing the game screen to the user. Information the user has input by operating an input interface is sent to the server and used for </p><p id="p0013" num="0013">calculation processing in the server or transmitted to another client device connected to the server. </p><p id="p0014" num="0014"> [0005] However, some network games that cause a client device to performs rendering processing require a user to use a PC having sufficient rendering performance or a dedicated game machine. For this reason, the number of users of a network game (one content) depends on the performance of the client device required by the content. A high-performance device is expensive, as a matter of course, and the number of users who can own the device is limited. That is, it is difficult to increase the number of users of a game that requires high rendering performance, for example, a game that provides beautiful graphics. </p><p id="p0015" num="0015"> [0006]—In recent years, however, there are also </p><p id="p0016" num="0016">provided games playable by a user without depending on 
<!-- EPO <DP n="5"/>-->
 the processing capability such as rendering performance of a client device. In a game as described in </p><p id="p0017" num="0017"> International Publication No. 2009/138878, a server acquires the information of an operation caused in a client device and provides, to the client device, a game screen obtained by performing rendering processing using the information. </p><p id="p0018" num="0018"> [0007] The rendering performance of a device which performs the aforementioned rendering processing depends on the processing performance of a GPU included in that device. The monetary introduction cost of a GPU varies depending not only on the processing </p><p id="p0019" num="0019"> performance of that GPU but also on the reliability of a GPU memory included in the GPU. That is, when a rendering server renders a screen to be provided to a client device like in International Publication No. 2009/138878, the introduction cost of the rendering server rises with increasing reliability of a memory of a GPU to be adopted. By contrast, a GPU including a GPU memory having low reliability may be used to attain a cost reduction. In this case, error check processing of the GPU memory has to be periodically performs. </p><p id="p0020" num="0020"> [0008] However, as described in International </p><p id="p0021" num="0021"> Publication No. 2009/138878, when memory check </p><p id="p0022" num="0022"> processing of a memory is parallelly performed for a -GPU- which performs main processing such as rendering processing of a screen to be provided for each frame, 
<!-- EPO <DP n="6"/>-->
 this results in an increase in calculation volume, and the quality of services to be provided may be reduced. </p><p id="p0023" num="0023">SUMMARY OF INVENTION </p><p id="p0024" num="0024"> [0009] The present invention has been made in </p><p id="p0025" num="0025">consideration of such conventional problems. The present invention provides a rendering server, central server, encoding apparatus, control method, encoding method, program, and recording medium, which perform efficient memory inspection using encoding processing. </p><p id="p0026" num="0026"> [0010] The present invention in its first aspect provides a rendering server for outputting encoded image data, comprising: rendering means for rendering an image using a GPU; writing means for writing the image rendered by the rendering means to a GPU memory included in the GPU; and encoding means for reading out, from the GPU memory, the image written by the writing means, and generating the encoded image data by </p><p id="p0027" num="0027">applying run-length encoding processing to the image, wherein the writing means writes, to the GPU memory, the image with appending parity information to the image; and when the encoding means generates the </p><p id="p0028" num="0028">encoded image data with reference to a bit sequence of the image read out from the GPU memory, the encoding means detects a bit flipping error by comparing the bit sequence-wi-th— he-pa-ri-ty- information appended by the writing means. 
<!-- EPO <DP n="7"/>-->
 [0011] The present invention in its second aspect provides an encoding apparatus comprising: writing means for writing, to a memory, data appended with parity information; and encoding means for reading out, from the memory, the data written by the writing means, and generating encoded data by applying run-length encoding processing to the data, wherein when the encoding means generates the encoded data with </p><p id="p0029" num="0029"> reference to a bit sequence of the written data, the encoding means detects a bit flipping error by </p><p id="p0030" num="0030">comparing the bit sequence with the appended parity information. </p><p id="p0031" num="0031"> [0012] Further features of the present invention will become apparent from the following description of exemplary embodiments (with reference to the attached drawings) . </p><p id="p0032" num="0032">BRIEF DESCRIPTION OF DRAWINGS </p><p id="p0033" num="0033"> [0013] Fig. 1 is a view showing the system </p><p id="p0034" num="0034">configuration of a rendering system according to an embodiment of the present invention; </p><p id="p0035" num="0035"> [0014] Fig. 2 is a block diagram showing the </p><p id="p0036" num="0036">functional arrangement of a rendering server 100 according to the embodiment of the present invention; </p><p id="p0037" num="0037"> [0015] Fig. 3 is a block diagram showing the </p><p id="p0038" num="0038">-func-tion-a-l—a-r-ra-ngeme-n-^-o-f—a—eentra-l—s-er eTr-2<sup>"</sup>&amp;0 </p><p id="p0039" num="0039">according to the embodiment of the present invention; 
<!-- EPO <DP n="8"/>-->
 [0016] Fig. 4 is a flowchart exemplifying screen providing processing according to the embodiment of the present invention; and </p><p id="p0040" num="0040"> [0017] Fig. 5 is a flowchart exemplifying screen generation processing according to the embodiment of the present invention. </p><p id="p0041" num="0041">DESCRIPTION OF EMBODIMENTS </p><p id="p0042" num="0042"> [0018] Exemplary embodiments of the present invention will be described in detail hereinafter with reference to the drawings . Note that one embodiment to be described hereinafter will explain an example in which the present invention is applied to a central server which can accept connections of one or more client devices, and a rendering server which can concurrently generate screens to be respectively provided to the one or more client devices as an example of a rendering system. However, the present invention is applicable to an arbitrary device and system, which can </p><p id="p0043" num="0043">concurrently generate screens (image data) to be provided to one or more client devices. </p><p id="p0044" num="0044"> [0019] Assume that a screen, which is provided to a client device by the central server in this </p><p id="p0045" num="0045">specification, is a game screen generated upon </p><p id="p0046" num="0046">performing game processing. After the rendering server renders a screen for each frame, the screen is provided after it is encoded. However, the present invention is 
<!-- EPO <DP n="9"/>-->
not limited to generation of a game screen. The present invention can be applied to an arbitrary apparatus which provides encoded image data to a client device . </p><p id="p0047" num="0047"> [0020] &lt;Configuration of Rendering System&gt; </p><p id="p0048" num="0048"> Fig. 1 is a view showing the system configuration of a rendering system according to an embodiment of the present invention. </p><p id="p0049" num="0049"> [0021] As shown in Fig. 1, client devices 300a to 300e, which are provided services, and a central server 200, which provides the services, are connected via a network 400 such as the Internet. Likewise, a </p><p id="p0050" num="0050">rendering server 100 which renders screens to be provided to the client devices 300 is connected to the central server 200 via the network 400. Note that in the following description, "client device 300" </p><p id="p0051" num="0051">indicates any one of the client devices 300a to 300e unless otherwise specified. </p><p id="p0052" num="0052"> [0022] The client device 300 is not limited to PC, home game machine, and portable game machine, but may be, for example, a device such as mobile phone, PDF, and tablet. In the rendering system of this embodiment, the rendering server 100 generates game screens </p><p id="p0053" num="0053">according to operation inputs made at the client devices, and the central server 200 distributes the generated game screens to the client - devices 300.—For this reason, the client device 300 need not have any 
<!-- EPO <DP n="10"/>-->
 rendering function required to generate a game screen. That is, the client device 300 can be a device, which has a user interface used for making an operation input and a display device which displays a screen, or a device, to which the user interface and the display device can be connected. Furthermore the client device can be a device, which can decode the received game screen and can display the decoded game screen using the display device. </p><p id="p0054" num="0054"> [0023] The central server 200 executes and manages a game processing program, issues a rendering processing instruction to the rendering server 100, and performs data communication with the client device 300. More specifically, the central server 200 executes game processing program associated with a game to be </p><p id="p0055" num="0055">provided to the client device 300. </p><p id="p0056" num="0056"> [0024] The central server 200 manages, for example, pieces of information such as a position and direction, on a map, of a character operated by a user of each client device, and events to be provided to each character. Then, the central server 200 controls the rendering server 100 to generate a game screen </p><p id="p0057" num="0057">according to the state of the managed character. For example, when information of an operation input, performed by the user on each connected client device, ■is-input—to—the-cent-ra-1 -server 200 via the network 400, the central server 200 performs processing for 
<!-- EPO <DP n="11"/>-->
 reflecting that information to information of the managed character. Then, the central server 200 decides rendering parameters associated with a game screen based on the information of the character to which the operation input information is reflected, and issues a rendering instruction to any of GPUs included in the rendering server 100. Note that the rendering parameters include information of a position and direction of a camera (viewpoint) and rendering objects included in a rendering range. </p><p id="p0058" num="0058"> [0025] The rendering server 100 assumes a role of performing rendering processing. The rendering server 100 has four GPUs in this embodiment, as will be described later. The rendering server 100 renders a game screen according to a rendering instruction received from the central server 200, and outputs the generated game screen to the central sever 200. Assume that the rendering server 100 can concurrently generate a plurality of game screens. The rendering server 100 performs rendering processes of game screens using the designated GPUs based on the rendering parameters which are received from the central server 200 in association with the game screens. </p><p id="p0059" num="0059"> [0026] The central server 200 distributes the game screen, received from the rendering server 100 </p><p id="p0060" num="0060">according to the- transmitted rendering instruction including identification information and detailed 
<!-- EPO <DP n="12"/>-->
information of rendering objects, to the corresponding client device as image data for one frame of encoded video data. In this manner, the rendering system of this embodiment can generate a game screen according to an operation input performed on each client device, and can provide the game screen to the user via the display device of that client device. </p><p id="p0061" num="0061"> [0027] Note that the following description will be given under the assumption that the rendering system of this embodiment includes one rendering server 100 and one central server 200. However, the present invention is not limited to such specific embodiment. For example, one rendering server 100 may be allocated to a plurality of central servers 200, or a plurality of rendering servers 100 may be allocated to a plurality of central servers 200. </p><p id="p0062" num="0062"> [0028] &lt;Arrangement of Rendering Server 100&gt; </p><p id="p0063" num="0063"> Fig. 2 is a block diagram showing the functional arrangement of the rendering server 100 according to the embodiment of the present invention. </p><p id="p0064" num="0064">[0029] A CPU 101 controls the operations of respective blocks included in the rendering server 100. More specifically, the CPU 101 controls the operations of the respective blocks by reading out an operation program of rendering processing stored in, for example, a ROM 102 or recording medium 104, extracting the readout program onto a RAM 103, and executing the 
<!-- EPO <DP n="13"/>-->
extracted program. </p><p id="p0065" num="0065"> [0030] The ROM 102 is, for example, a rewritable nonvolatile memory. The ROM 102 stores other operation programs and information such as constants required for the operations of the respective blocks included in the rendering server 100 in addition to the operation program of the rendering processing. </p><p id="p0066" num="0066"> [0031] The RAM 103 is a volatile memory. The RAM 103 is used not only as an extraction area of the operation program, but also as a storage area used for </p><p id="p0067" num="0067">temporarily storing intermediate data and the like, which are output during the operations of the </p><p id="p0068" num="0068">respective blocks included in the rendering server 100. </p><p id="p0069" num="0069">[0032] The recording medium 104 is, for example, a recording device such as an HDD, which is removably connected to the rendering server 100. In this </p><p id="p0070" num="0070">embodiment, assume that the recording medium 104 stores following data used for generating a screen in the rendering processing: </p><p id="p0071" num="0071"> •model data </p><p id="p0072" num="0072"> •texture data </p><p id="p0073" num="0073"> •a rendering program </p><p id="p0074" num="0074"> •data for calculating used in the rendering program </p><p id="p0075" num="0075"> [0033] A communication unit 113 is a communication interface included—in- the- rendering server 100. The communication unit 113 performs data communication with 
<!-- EPO <DP n="14"/>-->
another device connected via the network 400, such as the central server 200. When the rendering server 100 transmits data, the communication unit 113 converts data into a data transmission format specified between itself and the network 400 or a transmission </p><p id="p0076" num="0076">destination device, and transmits data to the </p><p id="p0077" num="0077">transmission destination device. Also, when the rendering server 100 receives data, the communication unit 113 converts data received via the network 400 into an arbitrary data format which can be read by the rendering server 100, and stores the converted data in, for example, the RAM 103. </p><p id="p0078" num="0078"> [0034] A first GPU 105, second GPU 106, third GPU 107, and fourth GPU 108 generate game screen to be provided to the client device 300 in the rendering processing. To each GPU, a video memory (first VRAM 109, second VRAM 110, third VRAM 111, and fourth VRAM 112) used as a rendering area of a game screen is connected. Each GPU has a GPU memory as a work area. When each GPU performs rendering on the connected VRAM, it extracts a rendering object onto the GPU memory, and then renders the extracted rendering object onto the corresponding VRAM. Note that the following description of this embodiment will be given under the assumption that one video memory is connected to one GPU. However, the present invention is not limited to such specific embodiment. That is, the arbitrary number of video 
<!-- EPO <DP n="15"/>-->
memories may be connected to each GPU. </p><p id="p0079" num="0079">[0035] &lt;Arrangement of Central Server 200&gt; </p><p id="p0080" num="0080"> The functional arrangement of the central server 200 of this embodiment will be described below. Fig. 3 is a block diagram showing the functional arrangement of the central server 200 according to the embodiment of the present invention. </p><p id="p0081" num="0081"> [0036] A central CPU 201 controls the operations of respective blocks included in the central server 200. More specifically, the central CPU 201 controls the operations of the respective blocks by reading out a program of game processing stored in, for example, a central ROM 202 or central recording medium 204, extracting the readout program onto a central RAM 203, and executing the extracted program. </p><p id="p0082" num="0082">[0037 ] The central ROM 202 is, for example, a </p><p id="p0083" num="0083">rewritable nonvolatile memory. The central ROM 202 may store other programs in addition to the program of the game processing. Also, the central ROM 202 stores information such as constants required for the </p><p id="p0084" num="0084">operations of the respective blocks included in the central server 200. </p><p id="p0085" num="0085"> [0038] The central RAM 203 is a volatile memory. The central RAM 203 is used not only as an extraction area of the program of the game processing, but also as a storage -area- used for temporarily storing intermediate data and the like, which are output during the 
<!-- EPO <DP n="16"/>-->
 operations of the respective blocks included in the central server 200. </p><p id="p0086" num="0086"> [0039] The central recording medium 204 is, for example, a recording device such as an HDD, which is detachably connected to the central server 200. In this </p><p id="p0087" num="0087"> embodiment, the central recording medium 204 is used as a database which manages users and client devices using a game, a database which manages various kinds of information on the game, which are required to generate game screens to be provided to the connected client devices, and the like. </p><p id="p0088" num="0088"> [0040] A central communication unit 205 is a </p><p id="p0089" num="0089"> communication interface included in the central server 200. The central communication unit 205 performs data communication with the rendering server 100 or the client device 300 connected via the network 400. Note that the central communication unit 205 converts data formats according to the communication specifications as in the communication unit 113. </p><p id="p0090" num="0090"> [0041] &lt;Screen Providing Processing&gt; </p><p id="p0091" num="0091"> Practical screen providing processing of the central server 200 of this embodiment with the </p><p id="p0092" num="0092"> aforementioned arrangement will be described below with reference to the flowchart shown in Fig. 4. The </p><p id="p0093" num="0093"> processing corresponding to this flowchart can be </p><p id="p0094" num="0094">-implemented-when-the- central CPU 201 reads out a </p><p id="p0095" num="0095"> corresponding processing program stored in, for example, 
<!-- EPO <DP n="17"/>-->
the central ROM 202, extracts the readout program onto the central RAM 203, and executes the extracted program. </p><p id="p0096" num="0096">[0042] Note that the following description will be given under the assumption that this screen providing processing is started, for example, when a connection to each client device is complete, and preparation processing required to provide a game to that client device is complete, and is performed for each frame of the game. Also, the following description will be given under the assumption that one client device 300 is connected to the central server 200 for the sake of simplicity. However, the present invention is not limited to such specific embodiment. When a plurality of client devices 300 are connected to the central server 200 as in the aforementioned system </p><p id="p0097" num="0097">configuration, this screen providing processing can be performed for the respective client devices 300. </p><p id="p0098" num="0098">[0043] In step S401, the central CPU 201 performs data reflection processing to decide rendering parameters associated with a game screen to be provided to the connected client device 300. The data reflection processing is that for reflecting an input (a character move instruction, camera move instruction, window display instruction, etc.) performed on the client device, state changes of rendering objects, of which the sta es are managed by the game processing, and- the like, and then specifying the rendering contents of the 
<!-- EPO <DP n="18"/>-->
game screen to be provided to the client device. More specifically, the central CPU 201 receives an input performed on the client device 300 via the central communication unit 205, and updates rendering </p><p id="p0099" num="0099">parameters used in the game screen for the previous frame. On the other hand, the rendering objects, of which the states are managed by the game processing, include characters, which are not targets operated by any users, called NPCs (Non Player Characters) , background objects such as a landform, and the like. The states of the rendering objects are changed in accordance with a time elapses or a motion of a user- operation target character. The central CPU 201 updates the rendering parameters for the previous frame in association with the rendering objects, of which the states are managed by the game processing in accordance with an elapsed time and the input performed on the client device upon performing the game processing. </p><p id="p0100" num="0100">[0044] In step S402, the central CPU 201 decides a GPU used for rendering the game screen from those which are included in the rendering server 100 and can perform rendering processing. In this embodiment, the </p><p id="p0101" num="0101">rendering server 100 connected to the central server 200 includes the four GPUs, that is, the first GPU 105, second GPU 106, third GPU 107, and fourth GPU 108. The central CPU 2C1 decides one of the four GPUs included in the rendering server 100 so as to generate the game 
<!-- EPO <DP n="19"/>-->
 screen to be provided to each client device connected to the central server 200. The GPU used for rendering the screen can be decided from GPUs to be selected so as to distribute the load in consideration of, for example, the numbers of rendering objects, the required processing cost, and the like of the game screens corresponding to rendering requests which are </p><p id="p0102" num="0102">concurrently issued. Note that the GPUs to be selected in this step change according to a memory inspection result in the rendering server 100, as will be </p><p id="p0103" num="0103">described later. </p><p id="p0104" num="0104"> [0045] In step S403, the central CPU 201 transmits a rendering instruction to the GPU which is decided in step S402 and is used for rendering the game screen. More specifically, the central CPU 201 transfers the rendering parameters associated with the game screen for the current frame, which have been updated by the game processing in step S401, to the central </p><p id="p0105" num="0105">communication unit 205 in association with a rendering instruction, and controls the central communication unit 205 to transmit them to the rendering server 100. Assume that the rendering instruction includes </p><p id="p0106" num="0106">information indicating the GPU used for rendering the game screen, and identification information of the client device 300 to which the game screen is to be <sup>"</sup>provided. </p><p id="p0107" num="0107"> [0046] The central CPU 201 determines in step S404 
<!-- EPO <DP n="20"/>-->
whether or not the game screen to be provided to the connected client device 300 is received from the </p><p id="p0108" num="0108">rendering server 100. More specifically, the central CPU 201 checks whether or not the central communication unit 205 receives data of the game screen having the identification information of the client device 300 to which the game screen is to be provided. Assume that in this embodiment, the game screen to be provided to the client device 300 is encoded image data </p><p id="p0109" num="0109">corresponding to one frame of encoded video data in consideration of a traffic reduction since it is </p><p id="p0110" num="0110">transmitted to the client device 300 for each frame of the game. When the central communication unit 205 receives data from the rendering server 100, the </p><p id="p0111" num="0111">central CPU 201 checks with reference to header </p><p id="p0112" num="0112">information of that information whether or not the data is encoded image data corresponding to the game screen to be provided to the connected client device 300. If the central CPU 201 determines that the game screen to be provided to the connected client device 300 is received, the central CPU 201 proceeds the process to step S405; otherwise, the central CPU 201 repeats the process of this step. </p><p id="p0113" num="0113"> [0047] In step S405, the central CPU 201 transmits the received game screen to the connected client device 300. More peci<sup>*</sup>fi<sup>"</sup>cal<sup>"</sup>l<sup>'</sup>y<sup>"</sup>,<sup>~'</sup>the central CPU 201 transfers- the received game screen to the central communication unit 
<!-- EPO <DP n="21"/>-->
20S, and controls the central communication unit 205 to transmit it to the connected client device 300. </p><p id="p0114" num="0114">[0048] The central CPU 201 determines in step S406 whether or not the number of times of detection of bit flipping errors of the GPU memory, for any of the first GPU 105, second GPU 106, third GPU 107, and fourth GPU 108, exceeds a threshold. In this embodiment, as will be described later in screen generation processing, when a bit flipping error has occurred in the GPU memory of each GPU, the CPU 101 of the rendering server 100 notifies the central server 200 of information of the number of bit flipping errors in association with identification information of the GPU which has caused that error. For this reason, the central CPU 201 determines in this step first whether or not the central communication unit 205 receives the information of the number of bit flipping errors from the rendering server 100. If it is determined that the information of the number of bit flipping errors is received, the central CPU 201 further checks whether or not the number of bit flipping errors exceeds the threshold. Assume that the threshold is a value, which is set in advance as a value required to determine if the </p><p id="p0115" num="0115">reliability of the GPU memory drops, and is stored in, for example, the central ROM 202. If the central CPU 201 determines-tha!T<sup>~</sup> he number of times of detection -of bit flipping errors of the GPU memory exceeds the 
<!-- EPO <DP n="22"/>-->
 threshold in any of the GPUs included in the rendering server 100, the central CPU 201 proceeds the process to step S407; otherwise, the central CPU 201 finishes this screen providing processing. </p><p id="p0116" num="0116"> [0049] In step S407, the central CPU 201 excludes the GPU, of which the number of bit flipping errors exceeds the threshold, from selection targets to which </p><p id="p0117" num="0117"> rendering processing of the game screen for the next frame is to be allocated. More specifically, the central CPU 201 stores, in the central ROM 202, logical information indicating that the GPU is excluded from selection targets to which rendering is to be allocated in association with identification information of that GPU. This information is referred to when the GPU to which rendering of the game screen is allocated is selected in step S402. </p><p id="p0118" num="0118"> [0050] Note that the following description of this embodiment will be given under the assumption that the central CPU 201 judges the reliability of the GPU memory by checking whether or not the number of bit flipping errors exceeds the threshold. However, the present invention is not limited to such specific embodiment. The central CPU 201 may acquire </p><p id="p0119" num="0119"> information of the memory address distribution in which bit flipping errors have occurred, and may evaluate the <sup>"</sup>reliabil"ity<sup>~</sup>of-the--GPU memory according to- the number of bit flipping errors within a predetermined address 
<!-- EPO <DP n="23"/>-->
 range . </p><p id="p0120" num="0120"> [0051] &lt;Screen Generation Processing&gt; </p><p id="p0121" num="0121"> Screen generation processing for generating the game screen (encoded image data) to be provided to the client device in the rendering server 100 according to this embodiment will be described in detail below with reference to the flowchart shown in Fig. 5. The processing corresponding to this flowchart can be implemented when the CPU 101 reads out a corresponding processing program stored in, for example, the ROM 102, extracts the readout program onto the RAM 103, and executes the extracted program. Note that the </p><p id="p0122" num="0122"> following description will be given under the </p><p id="p0123" num="0123"> assumption that this screen generation processing is started, for example, when the CPU 101 judges that the communication unit 113 receives the rendering </p><p id="p0124" num="0124"> instruction of the game screen from the central server 200. </p><p id="p0125" num="0125"> [0052] In step S501, the CPU 101 renders the game screen based on the received rendering parameters associated with the game screen. More specifically, the CPU 101 stores the rendering instruction received by the communication unit 113, and the rendering parameters, which are associated with the rendering instruction and related to the game screen for the -current—frame, -in-the^ RAM- 103. -Then, the CPU 101 refers to the information which is included in the 
<!-- EPO <DP n="24"/>-->
rendering instruction and indicates the GPU used for rendering the game screen, and controls the GPU (target GPU) specified by that information to render the game screen corresponding to the rendering parameter on the VRAM connected to the target GPU. </p><p id="p0126" num="0126"> [0053] In step S502, the CPU 101 controls the target GPU to perform DCT (Discrete Cosine Transform) </p><p id="p0127" num="0127">processing for the game screen rendered on the VRAM in step S501. More specifically, the target GPU divides the game screen into blocks each having the </p><p id="p0128" num="0128">predetermined number of pixels, and performs the DCT processing for respective blocks, whereby the blocks are converted into data of a frequency domain. The game screen converted onto the frequency domain is quantized by the target GPU, and is written in the GPU memory of the target GPU. At this time, assume that the target GPU writes the quantized data in the GPU memory while appending a parity bit (parity </p><p id="p0129" num="0129">information) to each bit sequence of a predetermined data length. Note that the following description of this embodiment will be given under the assumption that the DCT processing is directly performed for the game screen. However, as described above, since the game screen is data corresponding to one frame of encoded video data, the DCT processing may be performed for image data generated from the game screen.—For example, when a video encoding format is an MPEG format, the 
<!-- EPO <DP n="25"/>-->
target GPU may generate a difference image between image data generated from the game screen for the previous frame by motion-compensating precision and the game screen generated for the current frame, and may perform the DCT processing for that difference image. </p><p id="p0130" num="0130">[0054] In step S503, the CPU 101 performs run-length encoding processing for the game screen (quantized game screen) converted onto the frequency domain to generate data of the game screen to be finally provided to the client device. At this time, in order to perform run- length encoding, the CPU 101 reads out the quantized game screen from the GPU memory of the target GPU, and stores it in the RAM 103. When a bit flipping error has occurred in the GPU memory, an inconsistency is occurred between the screen data and the parity </p><p id="p0131" num="0131">information in the quantized game screen stored in the RAM 103. </p><p id="p0132" num="0132"> [0055] On the other hand, the run-length encoding processing is that for attaining data compression by checking a run-length of the same values in a bit sequence of continuous data. That is, when the run- length encoding processing is applied to the quantized game screen stored in the RAM 103, the CPU 101 can grasp, for example, the number of "l"s in a data sequence between parity bits since it refers to all values included in the prede ermined number- of bit— sequences. That is, in the present invention, the CPU 
<!-- EPO <DP n="26"/>-->
101 attains parity check processing using checking of an arrangement in the bit sequence in the run-length encoding . </p><p id="p0133" num="0133"> [0056] In this step, the CPU 101 generates encoded data of the game screen to be finally provided by performing the run-length encoding processing, as described above, and performing the parity check processing to detect occurrence of bit flipping errors in association with the GPU memory of the target GPU. Note that the CPU 101 counts the number of times of detection of bit flipping errors in association with the GPU memory of the target GPU. </p><p id="p0134" num="0134"> [0057] In step S504, the CPU 101 transfers the encoded data of the game screen to be finally provided, which is generated in step S503, and information indicating number of times of detection of bit flipping errors in association with the GPU memory of the target GPU to the communication unit 113, and controls the </p><p id="p0135" num="0135">communication unit 113 to transmit them to the central server 200. Assume that at this time, the encoded data of the game screen to be finally provided is </p><p id="p0136" num="0136">transmitted in association with the identification information of the client device 300 which is included in the rendering instruction, and to which the game screen is to be provided. Also, assume that the information indicating the number of times of detection of bit flipping errors is transmitted in association 
<!-- EPO <DP n="27"/>-->
 with identification information of the GPU which is included in the rendering instruction and is used for rendering the game screen. </p><p id="p0137" num="0137"> [0058] In this manner, occurrence of a bit flipping error can be detected using the encoding processing without executing any dedicated check program in association with the GPU memory. Note that in the above description of this embodiment, the quantized game screen appended with parity information is written in the GPU memory. However, data to be written in the GPU memory is not limited to this. That is, in the error check processing of the GPU memory in the present invention, data immediately before applying the run- length encoding need only be written in the GPU memory while being appended with parity information. That is, the present invention is applicable to aspects in which data is applied to pre-processing of the run-length encoding, the applied data is written in the GPU memory while being appended with parity information, and the run-length encoding is performed by reading out that data . </p><p id="p0138" num="0138"> [0059] Note that this embodiment has exemplified the GPU memory. However, the present invention is not limited to the GPU memory, and is applicable to general memories as their error check method. </p><p id="p0139" num="0139"> -[-0060-]— This embodiment has exemplified the rendering server including a plurality of GPUs. However, the 
<!-- EPO <DP n="28"/>-->
 present invention is not limited to such specific arrangement. For example, when a plurality of </p><p id="p0140" num="0140"> rendering servers each having one GPU are connected to the central server, the central server may exclude a rendering server having a GPU corresponding to the number of bit flipping errors which exceeds the </p><p id="p0141" num="0141"> threshold from those used for rendering the game screen. Alternatively, the client device 300 may be directly connected to the rendering server 100 without arranging any central server. In this case, the CPU 101 may check whether or not the number of bit flipping errors exceeds the threshold, and may exclude the GPU which exceeds the threshold from allocation targets of the GPUs used for rendering the game screen. </p><p id="p0142" num="0142"> [0061] Note that in the description of the </p><p id="p0143" num="0143"> aforementioned embodiment, when the number of bit flipping errors of the GPU memory exceeds the threshold, rendering of the game screen for the next frame is not allocated to the GPU having that GPU memory. However, the GPU exclusion method is not limited to this. For example, the number of times, which the number of bit flipping errors exceeds the threshold, may be further counted, and when the number of times becomes not less than a predetermined value, that GPU may be excluded. Alternatively, during a server maintenance time period, -the-GP-U—eor-r-espond-i-ng—to- the - number of bit flipping errors which exceeds the threshold may be excluded. 
<!-- EPO <DP n="29"/>-->
 [0062] As described above, the encoding apparatus of this embodiment can perform efficient memory inspection by leveraging the encoding processing. More </p><p id="p0144" num="0144"> specifically, the encoding apparatus writes data appended with parity information in a memory to be inspected, then reads out the data from the memory. The encoding apparatus then generates encoded data by performing the run-length encoding processing for the data. When the encoding apparatus generates encoded data with reference to each bit sequence in association with written data, it compares that bit sequence with the appended parity information, thereby a bit flipping error of the memory is detected. </p><p id="p0145" num="0145"> [0063] In this manner, since the reliability of the memory can be checked at the same time upon performing the run-length encoding processing, a memory having poor reliability can be detected without scheduling a dedicated check program. Also, in the rendering system of the aforementioned embodiment, efficiently automated fault-tolerance can be implemented. </p><p id="p0146" num="0146"> [0064] Other Embodiments </p><p id="p0147" num="0147"> While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the -following-claims- is -to be accorded the broadest </p><p id="p0148" num="0148">interpretation so as to encompass all such 
<!-- EPO <DP n="30"/>-->
modifications and equivalent structures and functions. </p><p id="p0149" num="0149">[0065] This application claims the benefit of United States Patent Provisional Application No .61/556, 55 , filed November 7, 2011, and Japanese Patent Application No. 2011-277628, filed December 19, 2011, which are hereby incorporated by reference herein in their entirety . 
</p></description><claims mxw-id="PCLM51984222" ref-ucid="WO-2013069651-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="31"/>-->CLAIMS </claim-statement><claim id="clm-0001" num="1"><claim-text> 1. A rendering server for outputting encoded image data, comprising: </claim-text><claim-text> rendering means for rendering an image using a</claim-text><claim-text>GPU; </claim-text><claim-text> writing means for writing the image rendered by said rendering means to a GPU memory included in the GPU; and </claim-text><claim-text> encoding means for reading out, from the GPU memory, the image written by said writing means, and generating the encoded image data by applying run- length encoding processing to the image, </claim-text><claim-text> wherein said writing means writes, to the GPU memory, the image with appending parity information to the image; and </claim-text><claim-text> when said encoding means generates the encoded image data with reference to a bit sequence of the image read out from the GPU memory, said encoding means detects a bit flipping error by comparing the bit sequence with the parity information appended by said writing means. </claim-text></claim><claim id="clm-0002" num="2"><claim-text> 2. The server according to claim 1, wherein said writing means writes, to the GPU memory, the image rendered by said rendering means with applying encoding pre-processing to the image. </claim-text></claim><claim id="clm-0003" num="3"><claim-text> -3-<sub>*</sub>--- --ΐ-h-e—server—aceo-rding—fee—d-ai-m—2 wherein the encoding pre-processing includes discrete cosine <!-- EPO <DP n="32"/>--> transform processing. </claim-text></claim><claim id="clm-0004" num="4"><claim-text> 4. The server according to any one of claims 1 to 3, wherein the encoded image data is data corresponding to one frame of encoded video data. </claim-text></claim><claim id="clm-0005" num="5"><claim-text> 5. The server according to any one of claims 1 to 4, further comprising: </claim-text><claim-text> counting means for counting the number of bit flipping errors which are detected by said encoding means; and </claim-text><claim-text> notification means for notifying an external apparatus of the number of detected bit flipping errors counted by said counting means in association with information indicating a GPU in which the bit flipping errors are detected. </claim-text></claim><claim id="clm-0006" num="6"><claim-text> 6. A central server to which one or more rendering servers of claim 5 are connected, comprising: </claim-text><claim-text> detection means for detecting a connection of a client device; </claim-text><claim-text> allocation means for allocating, to any of GPUs included in the one or more rendering servers, </claim-text><claim-text>generation of encoded image data to be provided to the client device detected by said detection means; and </claim-text><claim-text> transmission means for receiving the encoded image data from the rendering server which includes the GPU allocated to the connected client device by said allocation-means ,--and -transmitting the encoded image data to the client device, <!-- EPO <DP n="33"/>--> wherein said allocation means receives the number of detected bit flipping errors in association with the GPU to which generation of the encoded image data is allocated from the rendering server including that GPU; and </claim-text><claim-text> when the number of times exceeds a threshold, said allocation means excludes that GPU from the GPUs to which generation of the encoded image data is allocated. </claim-text></claim><claim id="clm-0007" num="7"><claim-text> 7. An encoding apparatus comprising: </claim-text><claim-text> writing means for writing, to a memory, data appended with parity information; and </claim-text><claim-text> encoding means for reading out, from the memory, the data written by said writing means, and generating encoded data by applying run-length encoding processing to the data, </claim-text><claim-text> wherein when said encoding means generates the encoded data with reference to a bit sequence of the written data, said encoding means detects a bit </claim-text><claim-text>flipping error by comparing the bit sequence with the appended parity information. </claim-text></claim><claim id="clm-0008" num="8"><claim-text> 8. A control method of a rendering server for outputting encoded image data, comprising: </claim-text><claim-text> a rendering step in which rendering means of the rendering server renders an image using a GPU; </claim-text><claim-text> -a—writing—step-in—which writing means of the rendering server writes the image rendered in the <!-- EPO <DP n="34"/>--> rendering step to a GPU memory included in the GPU; and an encoding step in which encoding means of the rendering server reads out, from the GPU memory, the image written in the writing step, and generates the encoded image data by applying run-length encoding processing- to the image, </claim-text><claim-text> wherein in the writing step, the writing means writes, to the GPU memory, the image with appending parity information to the image; and </claim-text><claim-text> when the encoding means generates the encoded image data with reference to a bit sequence of the image read out from the GPU memory in the encoding step, the encoding means detects a bit flipping error by comparing the bit sequence with the parity information appended in the writing step. </claim-text></claim><claim id="clm-0009" num="9"><claim-text> 9. A control method of central server to which one or more rendering servers of claim 5 are connected, comprising : </claim-text><claim-text> a detection step in which detection means of the central server detects a connection of a client device; an allocation step in which allocation means of the central server allocates, to any of GPUs included in the one or more rendering servers, generation of encoded image data to be provided to the client device detected in the detection step; and </claim-text><claim-text> -a—transmission- -step in- which transmission means of the central server receives the encoded image data <!-- EPO <DP n="35"/>--> from the rendering server which includes the GPU allocated to the connected client device in the allocation step, and transmits the encoded image data to the client device, </claim-text><claim-text> wherein in the allocation step, the allocation means receives the number of detected bit flipping errors in association with the GPU to which generation of the encoded image data is allocated from the rendering server including that GPU, and when the number of times exceeds a threshold, the allocation means excludes that GPU from the GPUs to which </claim-text><claim-text> generation of the encoded image data is allocated. </claim-text></claim><claim id="clm-0010" num="10"><claim-text> 10. An encoding method comprising: </claim-text><claim-text> a writing step in which writing means writes, to a memory, data appended with parity information; and an encoding step in which encoding means reads out, from the memory, the data written in the write step and generates encoded data by applying run-length encoding processing to the data, </claim-text><claim-text> wherein in the encoding step, when the encoding means generates the encoded data with reference to a bit sequence of the written data, the encoding means detects a bit flipping error by comparing the bit sequence with the appended parity information. </claim-text></claim><claim id="clm-0011" num="11"><claim-text> 11. A program for controlling a computer to function -as—respect-ive-means-of— a-rendering server of any one of claims 1 to 5. <!-- EPO <DP n="36"/>--> </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. A computer-readable recording medium recording a program for controlling a computer to function as respective means of a rendering server of any one of claims 1 to 5. </claim-text></claim><claim id="clm-0013" num="13"><claim-text> 13. A program for controlling a computer to function as respective means of a central server of claim 6. </claim-text></claim><claim id="clm-0014" num="14"><claim-text> 14. A computer-readable recording medium recording a program for controlling a computer to function as respective means of a central server of claim 6. </claim-text></claim><claim id="clm-0015" num="15"><claim-text> 15. A program for controlling a computer to function as respective means of an encoding apparatus of claim 7.</claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. A computer-readable recording medium recording a program for controlling a computer to function as respective means of an encoding apparatus of claim 7. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
