<module name="DSS_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_FCLKEN_DSS" acronym="CM_FCLKEN_DSS" offset="0x0" width="32" description="Controls the modules functional clock activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_TV" width="1" begin="2" end="2" resetval="0x0" description="DSS_TV_FCLK functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_TV_0" description="DSS_TV_FCLK is disabled"/>
      <bitenum value="1" token="EN_TV_1" description="DSS_TV_FCLK is enabled"/>
    </bitfield>
    <bitfield id="EN_DSS2" width="1" begin="1" end="1" resetval="0x0" description="Display Sub-System functional clock 2 control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_DSS2_0" description="DSS2_ALWON_FCLK is disabled"/>
      <bitenum value="1" token="EN_DSS2_1" description="DSS2_ALWON_FCLK is enabled"/>
    </bitfield>
    <bitfield id="EN_DSS1" width="1" begin="0" end="0" resetval="0x0" description="Display Sub-System functional clock 1 control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_DSS1_0" description="DSS1_ALWON_FCLK is disabled"/>
      <bitenum value="1" token="EN_DSS1_1" description="DSS1_ALWON_FCLK is enabled"/>
    </bitfield>
  </register>
  <register id="CM_ICLKEN_DSS" acronym="CM_ICLKEN_DSS" offset="0x10" width="32" description="Controls the modules interface clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_DSS" width="1" begin="0" end="0" resetval="0x0" description="Display sub-system interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_DSS_0" description="DSS_L3_ICLK and DSS_L4_ICLK are disabled"/>
      <bitenum value="1" token="EN_DSS_1" description="DSS_L3_ICLK and DSS_L4_ICLK are enabled"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DSS" acronym="CM_IDLEST_DSS" offset="0x20" width="32" description="Modules access availability monitoring. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_DSS_IDLE" width="1" begin="1" end="1" resetval="0x1" description="Display Sub-System idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_DSS_IDLE_0" description="Display Sub-System is active."/>
      <bitenum value="1" token="ST_DSS_IDLE_1" description="Display Sub-System is in idle mode and cannot be accessed."/>
    </bitfield>
    <bitfield id="ST_DSS_STDBY" width="1" begin="0" end="0" resetval="0x1" description="Display Sub-System standby status." range="" rwaccess="R">
      <bitenum value="0" token="ST_DSS_STDBY_0" description="Display Sub-System is active."/>
      <bitenum value="1" token="ST_DSS_STDBY_1" description="Display Sub-System is in standby mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DSS" acronym="CM_AUTOIDLE_DSS" offset="0x30" width="32" description="This register controls the automatic control of the modules interface clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_DSS" width="1" begin="0" end="0" resetval="0x0" description="Display Sub-System auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_DSS_0" description="Display Sub-System interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_DSS_1" description="Display Sub-System interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DSS" acronym="CM_CLKSEL_DSS" offset="0x40" width="32" description="Modules clock selection.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKSEL_TV" width="5" begin="12" end="8" resetval="0x10" description="TV functional clock divider factor DPLL4 M3 (1 up to 16); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CLKSEL_TV_1" description="TV functional clock is DPLL4 clock divided by 1"/>
      <bitenum value="2" token="CLKSEL_TV_2" description="TV functional clock is DPLL4 clock divided by 2"/>
      <bitenum value="3" token="CLKSEL_TV_3" description="TV functional clock is DPLL4 clock divided by 3"/>
      <bitenum value="4" token="CLKSEL_TV_4" description="TV functional clock is DPLL4 clock divided by 4"/>
      <bitenum value="5" token="CLKSEL_TV_5" description="TV functional clock is DPLL4 clock divided by 5"/>
      <bitenum value="6" token="CLKSEL_TV_6" description="TV functional clock is DPLL4 clock divided by 6"/>
      <bitenum value="7" token="CLKSEL_TV_7" description="TV functional clock is DPLL4 clock divided by 7"/>
      <bitenum value="8" token="CLKSEL_TV_8" description="TV functional clock is DPLL4 clock divided by 8"/>
      <bitenum value="9" token="CLKSEL_TV_9" description="TV functional clock is DPLL4 clock divided by 9"/>
      <bitenum value="10" token="CLKSEL_TV_10" description="TV functional clock is DPLL4 clock divided by 10"/>
      <bitenum value="11" token="CLKSEL_TV_11" description="TV functional clock is DPLL4 clock divided by 11"/>
      <bitenum value="12" token="CLKSEL_TV_12" description="TV functional clock is DPLL4 clock divided by 12"/>
      <bitenum value="13" token="CLKSEL_TV_13" description="TV functional clock is DPLL4 clock divided by 13"/>
      <bitenum value="14" token="CLKSEL_TV_14" description="TV functional clock is DPLL4 clock divided by 14"/>
      <bitenum value="15" token="CLKSEL_TV_15" description="TV functional clock is DPLL4 clock divided by 15"/>
      <bitenum value="16" token="CLKSEL_TV_16" description="TV functional clock is DPLL4 clock divided by 16"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DSS1" width="5" begin="4" end="0" resetval="0x10" description="DPLL4 M4 divide factor for DSS1_ALWON_FCLK (1 up to 16); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CLKSEL_DSS1_1" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 1"/>
      <bitenum value="2" token="CLKSEL_DSS1_2" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 2"/>
      <bitenum value="3" token="CLKSEL_DSS1_3" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 3"/>
      <bitenum value="4" token="CLKSEL_DSS1_4" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 4"/>
      <bitenum value="5" token="CLKSEL_DSS1_5" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 5"/>
      <bitenum value="6" token="CLKSEL_DSS1_6" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 6"/>
      <bitenum value="7" token="CLKSEL_DSS1_7" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 7"/>
      <bitenum value="8" token="CLKSEL_DSS1_8" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 8"/>
      <bitenum value="9" token="CLKSEL_DSS1_9" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 9"/>
      <bitenum value="10" token="CLKSEL_DSS1_10" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 10"/>
      <bitenum value="11" token="CLKSEL_DSS1_11" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 11"/>
      <bitenum value="12" token="CLKSEL_DSS1_12" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 12"/>
      <bitenum value="13" token="CLKSEL_DSS1_13" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 13"/>
      <bitenum value="14" token="CLKSEL_DSS1_14" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 14"/>
      <bitenum value="15" token="CLKSEL_DSS1_15" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 15"/>
      <bitenum value="16" token="CLKSEL_DSS1_16" description="DSS1_ALWON_FCLK is DPLL4 clock divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_SLEEPDEP_DSS" acronym="CM_SLEEPDEP_DSS" offset="0x44" width="32" description="This register allows enabling or disabling the sleep transition dependency of DSS domain with respect to other domain.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_IVA2" width="1" begin="2" end="2" resetval="0x0" description="IVA2 domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_0" description="DSS domain sleep dependency with IVA2 domain is disabled."/>
      <bitenum value="1" token="EN_IVA2_1" description="DSS domain sleep dependency with IVA2 domain is enabled."/>
    </bitfield>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x0" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="DSS domain sleep dependency with MPU domain is disabled."/>
      <bitenum value="1" token="EN_MPU_1" description="DSS domain sleep dependency with MPU domain is enabled."/>
    </bitfield>
    <bitfield id="EN_CORE" width="1" begin="0" end="0" resetval="0" description="CORE domain dependency" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSTCTRL_DSS" acronym="CM_CLKSTCTRL_DSS" offset="0x48" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_DSS" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the DSS clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_DSS_0" description="Automatic transition is disabled"/>
      <bitenum value="1" token="CLKTRCTRL_DSS_1" description="Start a software supervised sleep transition on the domain"/>
      <bitenum value="2" token="CLKTRCTRL_DSS_2" description="Start a software supervised wake-up transition on the domain"/>
      <bitenum value="3" token="CLKTRCTRL_DSS_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_DSS" acronym="CM_CLKSTST_DSS" offset="0x4C" width="32" description="This register provides a status on the OCP interface clock activity in the domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_DSS" width="1" begin="0" end="0" resetval="0x0" description="Interface clock activity status" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_DSS_0" description="No domain Interface clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_DSS_1" description="Domain Interface clock is active"/>
    </bitfield>
  </register>
</module>
