Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 16 18:45:20 2020
| Host         : ESL16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter0/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter1/tmpD_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bit_counter2/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_divider/out_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: prompt_divider/out_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.055        0.000                      0                  104        0.257        0.000                      0                  104        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.055        0.000                      0                  104        0.257        0.000                      0                  104        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 1.490ns (51.745%)  route 1.390ns (48.255%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.317     4.248    prompt_divider/out_clock_reg_0
    SLICE_X4Y86          FDCE                                         r  prompt_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.341     4.589 r  prompt_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.613     5.202    prompt_divider/count[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.678 r  prompt_divider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.678    prompt_divider/count_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.770 r  prompt_divider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.770    prompt_divider/count_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.862 r  prompt_divider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.862    prompt_divider/count_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.954 r  prompt_divider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.954    prompt_divider/count_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.134 r  prompt_divider/count_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.776     6.910    prompt_divider/data0[19]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.217     7.127 r  prompt_divider/count[19]_i_1/O
                         net (fo=1, routed)           0.000     7.127    prompt_divider/count[19]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  prompt_divider/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.154    13.932    prompt_divider/out_clock_reg_0
    SLICE_X8Y87          FDCE                                         r  prompt_divider/count_reg[19]/C
                         clock pessimism              0.214    14.146    
                         clock uncertainty           -0.035    14.110    
    SLICE_X8Y87          FDCE (Setup_fdce_C_D)        0.072    14.182    prompt_divider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.459ns (50.858%)  route 1.410ns (49.142%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.317     4.248    prompt_divider/out_clock_reg_0
    SLICE_X4Y86          FDCE                                         r  prompt_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.341     4.589 r  prompt_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.613     5.202    prompt_divider/count[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.678 r  prompt_divider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.678    prompt_divider/count_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.770 r  prompt_divider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.770    prompt_divider/count_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.862 r  prompt_divider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.862    prompt_divider/count_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.954 r  prompt_divider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.954    prompt_divider/count_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.111 r  prompt_divider/count_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.797     6.907    prompt_divider/data0[17]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.209     7.116 r  prompt_divider/count[17]_i_1/O
                         net (fo=1, routed)           0.000     7.116    prompt_divider/count[17]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  prompt_divider/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.154    13.932    prompt_divider/out_clock_reg_0
    SLICE_X8Y87          FDCE                                         r  prompt_divider/count_reg[17]/C
                         clock pessimism              0.214    14.146    
                         clock uncertainty           -0.035    14.110    
    SLICE_X8Y87          FDCE (Setup_fdce_C_D)        0.069    14.179    prompt_divider/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 count_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.569ns (54.023%)  route 1.335ns (45.977%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.320     4.252    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.313     4.565 r  count_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.719     5.284    count_divider/count_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.894 r  count_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.894    count_divider/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.983 r  count_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.983    count_divider/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.072 r  count_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.072    count_divider/count0_carry__1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.306 r  count_divider/count0_carry__2/O[3]
                         net (fo=1, routed)           0.616     6.922    count_divider/count0_carry__2_n_4
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.234     7.156 r  count_divider/count[16]_i_1__0/O
                         net (fo=1, routed)           0.000     7.156    count_divider/count[16]_i_1__0_n_0
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[16]/C
                         clock pessimism              0.255    14.252    
                         clock uncertainty           -0.035    14.216    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.033    14.249    count_divider/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.644ns (57.651%)  route 1.208ns (42.349%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.317     4.248    prompt_divider/out_clock_reg_0
    SLICE_X4Y86          FDCE                                         r  prompt_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.341     4.589 r  prompt_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.613     5.202    prompt_divider/count[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.678 r  prompt_divider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.678    prompt_divider/count_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.770 r  prompt_divider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.770    prompt_divider/count_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.862 r  prompt_divider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.862    prompt_divider/count_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.954 r  prompt_divider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.954    prompt_divider/count_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.046 r  prompt_divider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.046    prompt_divider/count_reg[20]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.283 r  prompt_divider/count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.595     6.877    prompt_divider/data0[24]
    SLICE_X7Y88          LUT3 (Prop_lut3_I2_O)        0.222     7.099 r  prompt_divider/count[24]_i_1/O
                         net (fo=1, routed)           0.000     7.099    prompt_divider/count[24]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  prompt_divider/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.214    13.992    prompt_divider/out_clock_reg_0
    SLICE_X7Y88          FDCE                                         r  prompt_divider/count_reg[24]/C
                         clock pessimism              0.232    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X7Y88          FDCE (Setup_fdce_C_D)        0.064    14.252    prompt_divider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 count_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 1.512ns (53.269%)  route 1.326ns (46.731%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.320     4.252    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.313     4.565 r  count_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.719     5.284    count_divider/count_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.894 r  count_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.894    count_divider/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.983 r  count_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.983    count_divider/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.072 r  count_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.072    count_divider/count0_carry__1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.253 r  count_divider/count0_carry__2/O[2]
                         net (fo=1, routed)           0.607     6.860    count_divider/count0_carry__2_n_5
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.230     7.090 r  count_divider/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000     7.090    count_divider/count[15]_i_1__0_n_0
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[15]/C
                         clock pessimism              0.255    14.252    
                         clock uncertainty           -0.035    14.216    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.032    14.248    count_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.568ns (55.097%)  route 1.278ns (44.903%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.317     4.248    prompt_divider/out_clock_reg_0
    SLICE_X4Y86          FDCE                                         r  prompt_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.341     4.589 r  prompt_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.613     5.202    prompt_divider/count[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.678 r  prompt_divider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.678    prompt_divider/count_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.770 r  prompt_divider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.770    prompt_divider/count_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.862 r  prompt_divider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.862    prompt_divider/count_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.954 r  prompt_divider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.954    prompt_divider/count_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.191 r  prompt_divider/count_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.665     6.855    prompt_divider/data0[20]
    SLICE_X7Y88          LUT3 (Prop_lut3_I2_O)        0.238     7.093 r  prompt_divider/count[20]_i_1/O
                         net (fo=1, routed)           0.000     7.093    prompt_divider/count[20]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  prompt_divider/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.214    13.992    prompt_divider/out_clock_reg_0
    SLICE_X7Y88          FDCE                                         r  prompt_divider/count_reg[20]/C
                         clock pessimism              0.232    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X7Y88          FDCE (Setup_fdce_C_D)        0.064    14.252    prompt_divider/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 count_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.484ns (52.743%)  route 1.330ns (47.257%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.320     4.252    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.313     4.565 r  count_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.719     5.284    count_divider/count_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.894 r  count_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.894    count_divider/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.983 r  count_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.983    count_divider/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.072 r  count_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.072    count_divider/count0_carry__1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.231 r  count_divider/count0_carry__2/O[0]
                         net (fo=1, routed)           0.610     6.841    count_divider/count0_carry__2_n_7
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.224     7.065 r  count_divider/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.065    count_divider/count[13]_i_1__0_n_0
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[13]/C
                         clock pessimism              0.255    14.252    
                         clock uncertainty           -0.035    14.216    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.030    14.246    count_divider/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 count_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 1.480ns (53.154%)  route 1.304ns (46.846%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.320     4.252    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.313     4.565 r  count_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.719     5.284    count_divider/count_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.894 r  count_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.894    count_divider/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.983 r  count_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.983    count_divider/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.217 r  count_divider/count0_carry__1/O[3]
                         net (fo=1, routed)           0.585     6.802    count_divider/count0_carry__1_n_4
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.234     7.036 r  count_divider/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     7.036    count_divider/count[12]_i_1__0_n_0
    SLICE_X1Y89          FDCE                                         r  count_divider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.218    13.996    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  count_divider/count_reg[12]/C
                         clock pessimism              0.230    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.032    14.222    count_divider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 1.582ns (56.865%)  route 1.200ns (43.135%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.317     4.248    prompt_divider/out_clock_reg_0
    SLICE_X4Y86          FDCE                                         r  prompt_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.341     4.589 r  prompt_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.613     5.202    prompt_divider/count[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.678 r  prompt_divider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.678    prompt_divider/count_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.770 r  prompt_divider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.770    prompt_divider/count_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.862 r  prompt_divider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.862    prompt_divider/count_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.954 r  prompt_divider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.954    prompt_divider/count_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.046 r  prompt_divider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.046    prompt_divider/count_reg[20]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.226 r  prompt_divider/count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.587     6.813    prompt_divider/data0[23]
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.217     7.030 r  prompt_divider/count[23]_i_1/O
                         net (fo=1, routed)           0.000     7.030    prompt_divider/count[23]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  prompt_divider/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.215    13.993    prompt_divider/out_clock_reg_0
    SLICE_X7Y89          FDCE                                         r  prompt_divider/count_reg[23]/C
                         clock pessimism              0.232    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.064    14.253    prompt_divider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 disp_divider/clk_ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/temp_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.632ns (23.083%)  route 2.106ns (76.917%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.319     4.251    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  disp_divider/clk_ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.341     4.592 f  disp_divider/clk_ctr_reg[22]/Q
                         net (fo=2, routed)           0.737     5.329    disp_divider/clk_ctr_reg[22]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.097     5.426 r  disp_divider/clk_ctr[0]_i_4/O
                         net (fo=1, routed)           0.559     5.985    disp_divider/clk_ctr[0]_i_4_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     6.082 r  disp_divider/clk_ctr[0]_i_1/O
                         net (fo=30, routed)          0.810     6.891    disp_divider/clear
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.097     6.988 r  disp_divider/temp_clk[0]_i_1/O
                         net (fo=1, routed)           0.000     6.988    disp_divider/temp_clk[0]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  disp_divider/temp_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.217    13.995    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  disp_divider/temp_clk_reg[0]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.030    14.221    disp_divider/temp_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  7.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.601     1.520    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  disp_divider/clk_ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  disp_divider/clk_ctr_reg[15]/Q
                         net (fo=2, routed)           0.113     1.774    disp_divider/clk_ctr_reg[15]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  disp_divider/clk_ctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    disp_divider/clk_ctr_reg[12]_i_1_n_4
    SLICE_X5Y89          FDRE                                         r  disp_divider/clk_ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  disp_divider/clk_ctr_reg[15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    disp_divider/clk_ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.600     1.519    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  disp_divider/clk_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  disp_divider/clk_ctr_reg[7]/Q
                         net (fo=2, routed)           0.113     1.773    disp_divider/clk_ctr_reg[7]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  disp_divider/clk_ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    disp_divider/clk_ctr_reg[4]_i_1_n_4
    SLICE_X5Y87          FDRE                                         r  disp_divider/clk_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  disp_divider/clk_ctr_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    disp_divider/clk_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  disp_divider/clk_ctr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/clk_ctr_reg[19]/Q
                         net (fo=2, routed)           0.113     1.775    disp_divider/clk_ctr_reg[19]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  disp_divider/clk_ctr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    disp_divider/clk_ctr_reg[16]_i_1_n_4
    SLICE_X5Y90          FDRE                                         r  disp_divider/clk_ctr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.873     2.038    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  disp_divider/clk_ctr_reg[19]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    disp_divider/clk_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  disp_divider/clk_ctr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/clk_ctr_reg[27]/Q
                         net (fo=2, routed)           0.113     1.775    disp_divider/clk_ctr_reg[27]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  disp_divider/clk_ctr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    disp_divider/clk_ctr_reg[24]_i_1_n_4
    SLICE_X5Y92          FDRE                                         r  disp_divider/clk_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.873     2.038    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  disp_divider/clk_ctr_reg[27]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    disp_divider/clk_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/temp_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/temp_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.258%)  route 0.181ns (49.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  disp_divider/temp_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/temp_clk_reg[0]/Q
                         net (fo=11, routed)          0.181     1.843    disp_divider/selector[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.042     1.885 r  disp_divider/temp_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    disp_divider/temp_clk[1]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  disp_divider/temp_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.873     2.038    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  disp_divider/temp_clk_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107     1.628    disp_divider/temp_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.599     1.518    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  disp_divider/clk_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  disp_divider/clk_ctr_reg[3]/Q
                         net (fo=2, routed)           0.115     1.775    disp_divider/clk_ctr_reg[3]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  disp_divider/clk_ctr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.883    disp_divider/clk_ctr_reg[0]_i_2_n_4
    SLICE_X5Y86          FDRE                                         r  disp_divider/clk_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.869     2.034    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  disp_divider/clk_ctr_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    disp_divider/clk_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.601     1.520    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  disp_divider/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  disp_divider/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.778    disp_divider/clk_ctr_reg[11]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  disp_divider/clk_ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    disp_divider/clk_ctr_reg[8]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  disp_divider/clk_ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  disp_divider/clk_ctr_reg[11]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    disp_divider/clk_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/clk_ctr_reg[23]/Q
                         net (fo=2, routed)           0.117     1.779    disp_divider/clk_ctr_reg[23]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  disp_divider/clk_ctr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    disp_divider/clk_ctr_reg[20]_i_1_n_4
    SLICE_X5Y91          FDRE                                         r  disp_divider/clk_ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.873     2.038    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    disp_divider/clk_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.114     1.776    disp_divider/clk_ctr_reg[18]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  disp_divider/clk_ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    disp_divider/clk_ctr_reg[16]_i_1_n_5
    SLICE_X5Y90          FDRE                                         r  disp_divider/clk_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.873     2.038    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    disp_divider/clk_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.681%)  route 0.173ns (45.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  count_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  count_divider/count_reg[0]/Q
                         net (fo=5, routed)           0.173     1.859    count_divider/count_reg_n_0_[0]
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.904 r  count_divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    count_divider/count[0]_i_1_n_0
    SLICE_X2Y88          FDCE                                         r  count_divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.875     2.040    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  count_divider/count_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.120     1.641    count_divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     count_divider/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     count_divider/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     count_divider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     count_divider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     count_divider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     count_divider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     count_divider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     count_divider/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     count_divider/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     count_divider/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     count_divider/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     count_divider/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     count_divider/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     count_divider/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     count_divider/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     count_divider/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     count_divider/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     count_divider/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     count_divider/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     disp_divider/clk_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     disp_divider/clk_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     disp_divider/clk_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     disp_divider/clk_ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     disp_divider/clk_ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     disp_divider/clk_ctr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     disp_divider/clk_ctr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     disp_divider/clk_ctr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     disp_divider/clk_ctr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     disp_divider/clk_ctr_reg[8]/C



