

================================================================
== Vivado HLS Report for 'AddLast_14400u_s'
================================================================
* Date:           Mon Sep  6 00:45:17 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.839 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|      642| 0.110 us | 3.210 us |   22|  642|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |       20|      640|         1|          -|          -| 20 ~ 640 |    no    |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|      112|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       81|    -|
|Register             |        -|      -|       94|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|       94|      193|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln21_fu_102_p2   |     *    |      2|  0|  20|          32|          14|
    |add_ln21_fu_107_p2   |     +    |      0|  0|  32|          32|           2|
    |i_fu_118_p2          |     +    |      0|  0|  32|          32|           1|
    |ap_condition_95      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln21_fu_113_p2  |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io   |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 112|         132|          53|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |i_0_i_reg_91       |   9|          2|   32|         64|
    |in_V_V_blk_n       |   9|          2|    1|          2|
    |out_r_TDATA_blk_n  |   9|          2|    1|          2|
    |out_r_TLAST        |  15|          3|    1|          3|
    |reps_blk_n         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  81|         17|   38|         79|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln21_reg_129   |  26|   0|   32|          6|
    |ap_CS_fsm          |   3|   0|    3|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_0_i_reg_91       |  32|   0|   32|          0|
    |reps_read_reg_124  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  94|   0|  100|          6|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | AddLast<14400u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | AddLast<14400u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | AddLast<14400u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | AddLast<14400u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | AddLast<14400u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | AddLast<14400u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | AddLast<14400u> | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_r_TDATA     | out |   64|    axis    |   out_V_data_V  |    pointer   |
|out_r_TREADY    |  in |    1|    axis    |   out_V_data_V  |    pointer   |
|out_r_TVALID    | out |    1|    axis    |   out_V_keep_V  |    pointer   |
|out_r_TKEEP     | out |    8|    axis    |   out_V_keep_V  |    pointer   |
|out_r_TLAST     | out |    1|    axis    |   out_V_last_V  |    pointer   |
|reps_dout       |  in |   32|   ap_fifo  |       reps      |    pointer   |
|reps_empty_n    |  in |    1|   ap_fifo  |       reps      |    pointer   |
|reps_read       | out |    1|   ap_fifo  |       reps      |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

