\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\doxysection{D\+MA interrupt enable definitions}
\label{group___d_m_a__interrupt__enable__definitions}\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}}
Collaboration diagram for D\+MA interrupt enable definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___d_m_a__interrupt__enable__definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{D\+M\+A\+\_\+\+I\+T\+\_\+\+TC}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+T\+C\+IE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{D\+M\+A\+\_\+\+I\+T\+\_\+\+HT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+H\+T\+IE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{D\+M\+A\+\_\+\+I\+T\+\_\+\+TE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+T\+E\+IE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_HT@{DMA\_IT\_HT}}
\index{DMA\_IT\_HT@{DMA\_IT\_HT}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_HT}{DMA\_IT\_HT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+HT~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+H\+T\+IE}})}

\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_TC@{DMA\_IT\_TC}}
\index{DMA\_IT\_TC@{DMA\_IT\_TC}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_TC}{DMA\_IT\_TC}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+TC~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+T\+C\+IE}})}

\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_TE@{DMA\_IT\_TE}}
\index{DMA\_IT\_TE@{DMA\_IT\_TE}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_TE}{DMA\_IT\_TE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+TE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+T\+E\+IE}})}

