# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../dram_test_v1_0_project.gen/sources_1/ip/dma_fifo/sim/dma_fifo.v" \
"../../../../dram_test_v1_0_project.gen/sources_1/ip/mmap_data_fifo/sim/mmap_data_fifo.v" \
"../../../../dram_test_v1_0_project.gen/sources_1/ip/mmap_request_fifo/sim/mmap_request_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
