// Seed: 3487252459
module module_0;
  wire id_1;
  ;
  parameter id_2 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd68,
    parameter id_15 = 32'd31,
    parameter id_3  = 32'd2
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1'b0 : id_10==1'b0],
    id_9,
    _id_10,
    id_11[id_15 :-1],
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16[1'b0 : id_3],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  module_0 modCall_1 ();
  input logic [7:0] id_16;
  input wire _id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input logic [7:0] id_11;
  output wire _id_10;
  input wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  xor primCall (
      id_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_4,
      id_5,
      id_8,
      id_9
  );
  output wire id_2;
  inout wire id_1;
endmodule
