#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 24 18:57:53 2024
# Process ID: 7116
# Current directory: D:/GitHub/S4_APP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5192 D:\GitHub\S4_APP2\pb_logique_seq.xpr
# Log file: D:/GitHub/S4_APP2/vivado.log
# Journal file: D:/GitHub/S4_APP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/S4_APP2/pb_logique_seq.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_mef_decod_i2s_v1b_0_0
update_module_reference design_1_module_commande_0_0
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source simul_module_sig_tb.tcl
run 10 us
run 600 us
current_wave_config {Untitled 1}
add_wave {{/simul_module_sig_tb/UUT_decodeur}} 
relaunch_sim
run 600 us
relaunch_sim
run 600 us
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/simul_module_sig_tb/UUT_decodeur}} 
relaunch_sim
run 600 us
open_bd_design {D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_mef_decod_i2s_v1b_0_0
relaunch_sim
relaunch_sim
run 600 us
relaunch_sim
run 600 us
relaunch_sim
run 600 us
close_sim
create_bd_cell -type module -reference compteur_nbits compteur_nbits_0
update_module_reference design_1_mef_decod_i2s_v1b_0_0
update_module_reference {design_1_compteur_nbits_0_0 design_1_compteur_nbits_0_1}
update_module_reference design_1_calcul_param_1_0_0
update_module_reference design_1_compteur_nbits_0_2
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins compteur_nbits_0/clk]
connect_bd_net [get_bd_pins M5_parametre_1/o_bit_enable] [get_bd_pins compteur_nbits_0/i_en]
connect_bd_net [get_bd_pins M5_parametre_1/o_cpt_bit_reset] [get_bd_pins compteur_nbits_0/reset]
connect_bd_net [get_bd_pins compteur_nbits_0/o_val_cpt] [get_bd_pins M5_parametre_1/i_cpt_bits]
set_property location {4 2006 219} [get_bd_cells compteur_nbits_0]
undo
set_property location {4 2021 30} [get_bd_cells compteur_nbits_0]
set_property location {4 2021 68} [get_bd_cells compteur_nbits_0]
set_property location {4 2021 57} [get_bd_cells compteur_nbits_0]
update_module_reference design_1_calcul_param_1_0_0
archive_project D:/GitHub/pb_logique_seq.xpr.zip -temp_dir D:/GitHub/S4_APP2/.Xil/Vivado-7116-DESKTOP-9AUGKDP -force -include_local_ip_cache
