// CS-215 Lab 01 Task 1: AND Gate Template
`timescale 1ns/1ps

module dut (
  input  wire a,
  input  wire b,
  output wire y
);
  // Hint: Use continuous assignment (assign) with the Boolean AND operator (&)
  assign y = a&b;
endmodule
