#ifndef REACLIB_RATES_H
#define REACLIB_RATES_H

#include <AMReX.H>
#include <AMReX_Print.H>

#include <actual_network.H>

using namespace Rates;

struct rate_eval_t {
    Array1D<Real, 1, NumRates>  screened_rates;
    Array1D<Real, 1, NumRates>  dscreened_rates_dT;
    Array1D<Real, NrateReaclib+1, NrateReaclib+NrateTabular> add_energy_rate;
};

struct tf_t {
    Real T9;
    Real T9i;
    Real T943i;
    Real T923i;
    Real T913i;
    Real T913;
    Real T923;
    Real T953;
    Real lnT9;
};

AMREX_GPU_HOST_DEVICE AMREX_INLINE
tf_t evaluate_tfactors(const Real T)
{

    tf_t tf;
    tf.T9 = T / 1.e9_rt;
    tf.T9i = 1.0_rt / tf.T9;
    tf.T913 = std::cbrt(tf.T9);
    tf.T913i = 1.0_rt / tf.T913;
    tf.T923i = tf.T913i * tf.T913i;
    tf.T943i = tf.T9i * tf.T913i;
    tf.T923 = tf.T913 * tf.T913;
    tf.T953 = tf.T9 * tf.T923;
    tf.lnT9 = std::log(tf.T9);

    return tf;
}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n__p__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n --> p

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -6.78161;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_be7__li7__weak__electron_capture(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 --> li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //   ecw
    ln_set_rate =  -23.8328 + 3.02033 * tfactors.T913
                         + -0.0742132 * tfactors.T9 + -0.00792386 * tfactors.T953 + -0.650113 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 3.02033 * tfactors.T923i
                              + -0.0742132 + (5.0/3.0) * -0.00792386 * tfactors.T923 + -0.650113 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c14__n14__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 --> n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -26.2827;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n13__c13__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n13 --> c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -6.7601;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o14__n14__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o14 --> n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -4.62354;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o15__n15__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 --> n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -5.17053;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f17__o17__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 --> o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -4.53318;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f18__o18__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 --> o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -9.15982;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne18__f18__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne18 --> f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -0.879336;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne19__f19__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 --> f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -3.21142;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na21__ne21__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 --> ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -3.48003;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na22__ne22__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 --> ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -18.59;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg23__na23__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 --> na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -2.79132;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al25__mg25__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 --> mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -2.33781;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al26__mg26__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 --> mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -4.62175 + -2.64931 * tfactors.T9i + -0.025978 * tfactors.T913
                         + -0.0291284 * tfactors.T9 + 0.00389774 * tfactors.T953;

    dln_set_rate_dT9 =  2.64931 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.025978 * tfactors.T923i
                              + -0.0291284 + (5.0/3.0) * 0.00389774 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si31__p31__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si31 --> p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -9.51922;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si32__p32__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si32 --> p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -22.6646;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p29__si29__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 --> si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -1.78721;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p30__si30__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 --> si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -5.37715;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p32__s32__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 --> s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -14.389;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p33__s33__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 --> s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -14.9659;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s35__cl35__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 --> cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -16.2036;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl33__s33__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 --> s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -1.2868;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl34__s34__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 --> s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -0.791781;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl36__ar36__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 --> ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -30.268;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl36__s36__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 --> s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -34.2121;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar37__cl37__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 --> cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -15.2906;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar39__k39__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 --> k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -23.2287;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k37__ar37__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k37 --> ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -0.573527;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k38__ar38__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 --> ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -6.49338;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k40__ca40__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 --> ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -38.6925;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k40__ar40__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 --> ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -40.8121;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca41__k41__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 --> k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -29.1669;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca45__sc45__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 --> sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -16.8211;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca47__sc47__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca47 --> sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -13.2455;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca48__sc48__weak__mo03(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca48 --> sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mo03w
    ln_set_rate =  -20.9981;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc43__ca43__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 --> ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -9.91333;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc44__ca44__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 --> ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -9.93453;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc46__ti46__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 --> ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -16.1616;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc47__ti47__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 --> ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -12.9407;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc48__ti48__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 --> ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -12.3305;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc49__ti49__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc49 --> ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -8.50683;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti44__sc44__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 --> sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -21.7264;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti45__sc45__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 --> sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -9.68121;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti51__v51__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 --> v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -6.21295;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v46__ti46__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v46 --> ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  0.49387;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v47__ti47__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 --> ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -7.94721;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v48__ti48__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 --> ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -14.5041;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v49__ti49__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 --> ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -17.5319;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v50__ti50__weak__mo03(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 --> ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mo03w
    ln_set_rate =  -16.3221;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v52__cr52__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 --> cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -5.78261;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr48__v48__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 --> v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -11.6258;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr49__v49__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 --> v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -8.20643;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr51__v51__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 --> v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -15.0533;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn50__cr50__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 --> cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  0.895796;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn51__cr51__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 --> cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -8.29312;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn52__cr52__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 --> cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -13.4543;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn53__cr53__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 --> cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -32.7682;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn54__cr54__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 --> cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -17.4779;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe52__mn52__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 --> mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -10.6688;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe53__mn53__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 --> mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -6.60288;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe55__mn55__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 --> mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -18.6433;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co53__fe53__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co53 --> fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  1.0606;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co54__fe54__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 --> fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  1.27855;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co55__fe55__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 --> fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -11.419;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co56__fe56__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 --> fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -16.0796;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co57__fe57__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 --> fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -17.339;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co58__fe58__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 --> fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -15.9936;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni56__co56__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 --> co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -13.5377;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni57__co57__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 --> co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -12.1263;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni59__co59__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 --> co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -28.873;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni63__cu63__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni63 --> cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -22.2498;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu57__ni57__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu57 --> ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  1.26313;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu58__ni58__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 --> ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -1.52966;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu59__ni59__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 --> ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -4.76712;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu60__ni60__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 --> ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -7.62493;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu61__ni61__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 --> ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -9.75918;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu62__ni62__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 --> ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -6.72954;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu64__ni64__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 --> ni64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -11.5825;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu64__zn64__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 --> zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -12.0509;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn59__cu59__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 --> cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  1.33624;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn60__cu60__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 --> cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -5.32936;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn61__cu61__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 --> cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -4.85627;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn62__cu62__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 --> cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -10.7738;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn63__cu63__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 --> cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -8.11152;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn65__cu65__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 --> cu65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -17.2313;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga62__zn62__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 --> zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  1.78765;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga63__zn63__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 --> zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -3.84467;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga64__zn64__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 --> zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -5.42911;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ge63__ga63__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge63 --> ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  1.53061;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ge64__ga64__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge64 --> ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -4.5207;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d__n_p(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // d --> n + p

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // an06n
    ln_set_rate =  33.0154 + -25.815 * tfactors.T9i + -2.30472 * tfactors.T913
                         + -0.887862 * tfactors.T9 + 0.137663 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.815 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.30472 * tfactors.T923i
                              + -0.887862 + (5.0/3.0) * 0.137663 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // an06n
    ln_set_rate =  34.6293 + -25.815 * tfactors.T9i + -2.70618 * tfactors.T913
                         + 0.11718 * tfactors.T9 + -0.00312788 * tfactors.T953 + 1.96913 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.815 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.70618 * tfactors.T923i
                              + 0.11718 + (5.0/3.0) * -0.00312788 * tfactors.T923 + 1.96913 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // an06n
    ln_set_rate =  31.1075 + -25.815 * tfactors.T9i + -0.0102082 * tfactors.T913
                         + -0.0893959 * tfactors.T9 + 0.00696704 * tfactors.T953 + 2.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.815 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0102082 * tfactors.T923i
                              + -0.0893959 + (5.0/3.0) * 0.00696704 * tfactors.T923 + 2.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he3__p_d(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 --> p + d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de04 
    ln_set_rate =  32.4383 + -63.7435 * tfactors.T9i + -3.7208 * tfactors.T913i + 0.198654 * tfactors.T913
                         + 1.83333 * tfactors.lnT9;

    dln_set_rate_dT9 =  63.7435 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.7208 * tfactors.T943i + (1.0/3.0) * 0.198654 * tfactors.T923i
                              + 1.83333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04n
    ln_set_rate =  31.032 + -63.7435 * tfactors.T9i + -3.7208 * tfactors.T913i + 0.871782 * tfactors.T913
                         + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  63.7435 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.7208 * tfactors.T943i + (1.0/3.0) * 0.871782 * tfactors.T923i
                              + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4__n_he3(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he4 --> n + he3

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02n
    ln_set_rate =  33.0131 + -238.79 * tfactors.T9i + -1.50147 * tfactors.T913
                         + 2.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  238.79 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.50147 * tfactors.T923i
                              + 2.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02n
    ln_set_rate =  29.4845 + -238.79 * tfactors.T9i
                         + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  238.79 * tfactors.T9i * tfactors.T9i
                              + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4__d_d(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he4 --> d + d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  28.2984 + -276.744 * tfactors.T9i + -4.26166 * tfactors.T913i + -0.119233 * tfactors.T913
                         + 0.778829 * tfactors.T9 + -0.0925203 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  276.744 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -4.26166 * tfactors.T943i + (1.0/3.0) * -0.119233 * tfactors.T923i
                              + 0.778829 + (5.0/3.0) * -0.0925203 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_li6__he4_d(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 --> he4 + d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // tu19r
    ln_set_rate =  27.5672 + -24.9919 * tfactors.T9i;

    dln_set_rate_dT9 =  24.9919 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // tu19n
    ln_set_rate =  22.7676 + -17.1028 * tfactors.T9i + -7.55198 * tfactors.T913i + 5.77546 * tfactors.T913
                         + -0.487854 * tfactors.T9 + 0.032833 * tfactors.T953 + 0.376948 * tfactors.lnT9;

    dln_set_rate_dT9 =  17.1028 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -7.55198 * tfactors.T943i + (1.0/3.0) * 5.77546 * tfactors.T923i
                              + -0.487854 + (5.0/3.0) * 0.032833 * tfactors.T923 + 0.376948 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_li7__n_li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 --> n + li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // jz10n
    ln_set_rate =  32.2347 + -84.1369 * tfactors.T9i
                         + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.1369 * tfactors.T9i * tfactors.T9i
                              + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_be7__p_li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 --> p + li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  37.4661 + -65.0548 * tfactors.T9i + -8.4372 * tfactors.T913i + -0.515473 * tfactors.T913
                         + 0.0285578 * tfactors.T9 + 0.00879731 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  65.0548 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.4372 * tfactors.T943i + (1.0/3.0) * -0.515473 * tfactors.T923i
                              + 0.0285578 + (5.0/3.0) * 0.00879731 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_be7__he4_he3(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 --> he4 + he3

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cd08n
    ln_set_rate =  38.7379 + -18.4059 * tfactors.T9i + -12.8271 * tfactors.T913i + -0.0308225 * tfactors.T913
                         + -0.654685 * tfactors.T9 + 0.0896331 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.4059 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.8271 * tfactors.T943i + (1.0/3.0) * -0.0308225 * tfactors.T923i
                              + -0.654685 + (5.0/3.0) * 0.0896331 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cd08n
    ln_set_rate =  40.8355 + -18.4059 * tfactors.T9i + -12.8271 * tfactors.T913i + -3.8126 * tfactors.T913
                         + 0.0942285 * tfactors.T9 + -0.00301018 * tfactors.T953 + 2.83333 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.4059 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.8271 * tfactors.T943i + (1.0/3.0) * -3.8126 * tfactors.T923i
                              + 0.0942285 + (5.0/3.0) * -0.00301018 * tfactors.T923 + 2.83333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_b8__p_be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b8 --> p + be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  35.8138 + -1.58982 * tfactors.T9i + -10.264 * tfactors.T913i + -0.203472 * tfactors.T913
                         + 0.121083 * tfactors.T9 + -0.00700063 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.58982 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.264 * tfactors.T943i + (1.0/3.0) * -0.203472 * tfactors.T923i
                              + 0.121083 + (5.0/3.0) * -0.00700063 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  31.0163 + -8.93482 * tfactors.T9i;

    dln_set_rate_dT9 =  8.93482 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_b8__he4_he4__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b8 --> he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -0.105148;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_b10__p_be9(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b10 --> p + be9

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  37.9538 + -87.9663 * tfactors.T9i;

    dln_set_rate_dT9 =  87.9663 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  30.6751 + -79.0223 * tfactors.T9i;

    dln_set_rate_dT9 =  79.0223 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  39.2789 + -76.4272 * tfactors.T9i + -10.361 * tfactors.T913i + 0.695179 * tfactors.T913
                         + 0.342365 * tfactors.T9 + -0.356569 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  76.4272 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.361 * tfactors.T943i + (1.0/3.0) * 0.695179 * tfactors.T923i
                              + 0.342365 + (5.0/3.0) * -0.356569 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_b10__he4_li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b10 --> he4 + li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  24.5212 + -55.4692 * tfactors.T9i + 3.33334 * tfactors.T913i + 3.25335 * tfactors.T913
                         + 0.374434 * tfactors.T9 + -0.0706244 * tfactors.T953;

    dln_set_rate_dT9 =  55.4692 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 3.33334 * tfactors.T943i + (1.0/3.0) * 3.25335 * tfactors.T923i
                              + 0.374434 + (5.0/3.0) * -0.0706244 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  38.6952 + -51.7561 * tfactors.T9i + -18.79 * tfactors.T913i + 0.234225 * tfactors.T913
                         + 3.23344 * tfactors.T9 + -1.14529 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  51.7561 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -18.79 * tfactors.T943i + (1.0/3.0) * 0.234225 * tfactors.T923i
                              + 3.23344 + (5.0/3.0) * -1.14529 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_b11__n_b10(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b11 --> n + b10

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  35.2227 + -132.928 * tfactors.T9i + 2.65756e-10 * tfactors.T913i + -9.63588e-10 * tfactors.T913
                         + 1.07466e-10 * tfactors.T9 + -9.87569e-12 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  132.928 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.65756e-10 * tfactors.T943i + (1.0/3.0) * -9.63588e-10 * tfactors.T923i
                              + 1.07466e-10 + (5.0/3.0) * -9.87569e-12 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_b11__he4_li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b11 --> he4 + li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  30.2249 + -103.501 * tfactors.T9i;

    dln_set_rate_dT9 =  103.501 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  42.8425 + -100.541 * tfactors.T9i + -19.163 * tfactors.T913i + 0.0587651 * tfactors.T913
                         + 0.773338 * tfactors.T9 + -0.201519 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.541 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -19.163 * tfactors.T943i + (1.0/3.0) * 0.0587651 * tfactors.T923i
                              + 0.773338 + (5.0/3.0) * -0.201519 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  35.1078 + -106.983 * tfactors.T9i
                         + 0.190698 * tfactors.T9;

    dln_set_rate_dT9 =  106.983 * tfactors.T9i * tfactors.T9i
                              + 0.190698;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12__p_b11(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 --> p + b11

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nw00r
    ln_set_rate =  33.6351 + -186.885 * tfactors.T9i;

    dln_set_rate_dT9 =  186.885 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nw00n
    ln_set_rate =  50.5262 + -185.173 * tfactors.T9i + -12.095 * tfactors.T913i + -6.68421 * tfactors.T913
                         + -0.0148736 * tfactors.T9 + 0.0364288 * tfactors.T953 + 2.83333 * tfactors.lnT9;

    dln_set_rate_dT9 =  185.173 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.095 * tfactors.T943i + (1.0/3.0) * -6.68421 * tfactors.T923i
                              + -0.0148736 + (5.0/3.0) * 0.0364288 * tfactors.T923 + 2.83333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nw00n
    ln_set_rate =  43.578 + -185.173 * tfactors.T9i + -12.095 * tfactors.T913i + -1.95046 * tfactors.T913
                         + 9.56928 * tfactors.T9 + -10.0637 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  185.173 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.095 * tfactors.T943i + (1.0/3.0) * -1.95046 * tfactors.T923i
                              + 9.56928 + (5.0/3.0) * -10.0637 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c13__n_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c13 --> n + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  30.8808 + -57.4077 * tfactors.T9i + 1.49573 * tfactors.T913i + -0.841102 * tfactors.T913
                         + 0.0340543 * tfactors.T9 + -0.0026392 * tfactors.T953 + 3.1662 * tfactors.lnT9;

    dln_set_rate_dT9 =  57.4077 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.49573 * tfactors.T943i + (1.0/3.0) * -0.841102 * tfactors.T923i
                              + 0.0340543 + (5.0/3.0) * -0.0026392 * tfactors.T923 + 3.1662 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c14__n_c13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 --> n + c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  59.5926 + -95.0156 * tfactors.T9i + 18.3578 * tfactors.T913i + -46.5786 * tfactors.T913
                         + 2.58472 * tfactors.T9 + -0.118622 * tfactors.T953 + 21.4142 * tfactors.lnT9;

    dln_set_rate_dT9 =  95.0156 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 18.3578 * tfactors.T943i + (1.0/3.0) * -46.5786 * tfactors.T923i
                              + 2.58472 + (5.0/3.0) * -0.118622 * tfactors.T923 + 21.4142 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n13__p_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n13 --> p + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ls09r
    ln_set_rate =  40.4354 + -26.326 * tfactors.T9i + -5.10735 * tfactors.T913i + -2.24111 * tfactors.T913
                         + 0.148883 * tfactors.T9;

    dln_set_rate_dT9 =  26.326 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -5.10735 * tfactors.T943i + (1.0/3.0) * -2.24111 * tfactors.T923i
                              + 0.148883;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ls09n
    ln_set_rate =  40.0408 + -22.5475 * tfactors.T9i + -13.692 * tfactors.T913i + -0.230881 * tfactors.T913
                         + 4.44362 * tfactors.T9 + -3.15898 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.5475 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -13.692 * tfactors.T943i + (1.0/3.0) * -0.230881 * tfactors.T923i
                              + 4.44362 + (5.0/3.0) * -3.15898 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n14__n_n13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 --> n + n13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wiesr
    ln_set_rate =  19.5584 + -125.474 * tfactors.T9i + 9.44873e-10 * tfactors.T913i + -2.33713e-09 * tfactors.T913
                         + 1.97507e-10 * tfactors.T9 + -1.49747e-11 * tfactors.T953;

    dln_set_rate_dT9 =  125.474 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.44873e-10 * tfactors.T943i + (1.0/3.0) * -2.33713e-09 * tfactors.T923i
                              + 1.97507e-10 + (5.0/3.0) * -1.49747e-11 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wiesn
    ln_set_rate =  37.1268 + -122.484 * tfactors.T9i + 1.72241e-10 * tfactors.T913i + -5.62522e-10 * tfactors.T913
                         + 5.59212e-11 * tfactors.T9 + -4.6549e-12 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  122.484 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.72241e-10 * tfactors.T943i + (1.0/3.0) * -5.62522e-10 * tfactors.T923i
                              + 5.59212e-11 + (5.0/3.0) * -4.6549e-12 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n14__p_c13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 --> p + c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  37.1528 + -93.4071 * tfactors.T9i + -0.196703 * tfactors.T913
                         + 0.142126 * tfactors.T9 + -0.0238912 * tfactors.T953;

    dln_set_rate_dT9 =  93.4071 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.196703 * tfactors.T923i
                              + 0.142126 + (5.0/3.0) * -0.0238912 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  38.3716 + -101.18 * tfactors.T9i;

    dln_set_rate_dT9 =  101.18 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  41.7046 + -87.6256 * tfactors.T9i + -13.72 * tfactors.T913i + -0.450018 * tfactors.T913
                         + 3.70823 * tfactors.T9 + -1.70545 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  87.6256 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -13.72 * tfactors.T943i + (1.0/3.0) * -0.450018 * tfactors.T923i
                              + 3.70823 + (5.0/3.0) * -1.70545 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n15__n_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 --> n + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  34.1728 + -125.726 * tfactors.T9i + 1.396 * tfactors.T913i + -3.47552 * tfactors.T913
                         + 0.351773 * tfactors.T9 + -0.0229344 * tfactors.T953 + 2.52161 * tfactors.lnT9;

    dln_set_rate_dT9 =  125.726 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.396 * tfactors.T943i + (1.0/3.0) * -3.47552 * tfactors.T923i
                              + 0.351773 + (5.0/3.0) * -0.0229344 * tfactors.T923 + 2.52161 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n15__p_c14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 --> p + c14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  40.0115 + -119.975 * tfactors.T9i + -10.658 * tfactors.T913i + 1.73644 * tfactors.T913
                         + -0.350498 * tfactors.T9 + 0.0279902 * tfactors.T953;

    dln_set_rate_dT9 =  119.975 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.658 * tfactors.T943i + (1.0/3.0) * 1.73644 * tfactors.T923i
                              + -0.350498 + (5.0/3.0) * 0.0279902 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  43.0281 + -118.452 * tfactors.T9i + -13.9619 * tfactors.T913i + -4.34315 * tfactors.T913
                         + 6.64922 * tfactors.T9 + -3.22592 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  118.452 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -13.9619 * tfactors.T943i + (1.0/3.0) * -4.34315 * tfactors.T923i
                              + 6.64922 + (5.0/3.0) * -3.22592 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o14__p_n13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o14 --> p + n13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // lg06r
    ln_set_rate =  35.2849 + -59.8313 * tfactors.T9i + 1.57122 * tfactors.T913i;

    dln_set_rate_dT9 =  59.8313 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.57122 * tfactors.T943i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // lg06n
    ln_set_rate =  42.4234 + -53.7053 * tfactors.T9i + -15.1676 * tfactors.T913i + 0.0955166 * tfactors.T913
                         + 3.0659 * tfactors.T9 + -0.507339 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  53.7053 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -15.1676 * tfactors.T943i + (1.0/3.0) * 0.0955166 * tfactors.T923i
                              + 3.0659 + (5.0/3.0) * -0.507339 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o15__n_o14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 --> n + o14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  32.7811 + -153.419 * tfactors.T9i + -1.38986 * tfactors.T913i + 1.74662 * tfactors.T913
                         + -0.0276897 * tfactors.T9 + 0.00321014 * tfactors.T953 + 0.438778 * tfactors.lnT9;

    dln_set_rate_dT9 =  153.419 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.38986 * tfactors.T943i + (1.0/3.0) * 1.74662 * tfactors.T923i
                              + -0.0276897 + (5.0/3.0) * 0.00321014 * tfactors.T923 + 0.438778 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o15__p_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 --> p + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // im05r
    ln_set_rate =  30.7435 + -89.5667 * tfactors.T9i
                         + 1.5682 * tfactors.lnT9;

    dln_set_rate_dT9 =  89.5667 * tfactors.T9i * tfactors.T9i
                              + 1.5682 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // im05r
    ln_set_rate =  31.6622 + -87.6737 * tfactors.T9i;

    dln_set_rate_dT9 =  87.6737 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // im05n
    ln_set_rate =  44.1246 + -84.6757 * tfactors.T9i + -15.193 * tfactors.T913i + -4.63975 * tfactors.T913
                         + 9.73458 * tfactors.T9 + -9.55051 * tfactors.T953 + 1.83333 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.6757 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -15.193 * tfactors.T943i + (1.0/3.0) * -4.63975 * tfactors.T923i
                              + 9.73458 + (5.0/3.0) * -9.55051 * tfactors.T923 + 1.83333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // im05n
    ln_set_rate =  41.0177 + -84.6757 * tfactors.T9i + -15.193 * tfactors.T913i + -0.161954 * tfactors.T913
                         + -7.52123 * tfactors.T9 + -0.987565 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.6757 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -15.193 * tfactors.T943i + (1.0/3.0) * -0.161954 * tfactors.T923i
                              + -7.52123 + (5.0/3.0) * -0.987565 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o16__n_o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 --> n + o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  32.3869 + -181.759 * tfactors.T9i + -1.11761 * tfactors.T913i + 1.0167 * tfactors.T913
                         + 0.0449976 * tfactors.T9 + -0.00204682 * tfactors.T953 + 0.710783 * tfactors.lnT9;

    dln_set_rate_dT9 =  181.759 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.11761 * tfactors.T943i + (1.0/3.0) * 1.0167 * tfactors.T923i
                              + 0.0449976 + (5.0/3.0) * -0.00204682 * tfactors.T923 + 0.710783 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o16__p_n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 --> p + n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // li10r
    ln_set_rate =  38.8465 + -150.962 * tfactors.T9i
                         + 0.0459037 * tfactors.T9;

    dln_set_rate_dT9 =  150.962 * tfactors.T9i * tfactors.T9i
                              + 0.0459037;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li10r
    ln_set_rate =  30.8927 + -143.656 * tfactors.T9i;

    dln_set_rate_dT9 =  143.656 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li10n
    ln_set_rate =  44.3197 + -140.732 * tfactors.T9i + -15.24 * tfactors.T913i + 0.334926 * tfactors.T913
                         + 4.59088 * tfactors.T9 + -4.78468 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  140.732 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -15.24 * tfactors.T943i + (1.0/3.0) * 0.334926 * tfactors.T923i
                              + 4.59088 + (5.0/3.0) * -4.78468 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o16__he4_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 --> he4 + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nac2 
    ln_set_rate =  279.295 + -84.9515 * tfactors.T9i + 103.411 * tfactors.T913i + -420.567 * tfactors.T913
                         + 64.0874 * tfactors.T9 + -12.4624 * tfactors.T953 + 138.803 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.9515 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 103.411 * tfactors.T943i + (1.0/3.0) * -420.567 * tfactors.T923i
                              + 64.0874 + (5.0/3.0) * -12.4624 * tfactors.T923 + 138.803 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nac2 
    ln_set_rate =  94.3131 + -84.503 * tfactors.T9i + 58.9128 * tfactors.T913i + -148.273 * tfactors.T913
                         + 9.08324 * tfactors.T9 + -0.541041 * tfactors.T953 + 71.8554 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.503 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 58.9128 * tfactors.T943i + (1.0/3.0) * -148.273 * tfactors.T923i
                              + 9.08324 + (5.0/3.0) * -0.541041 * tfactors.T923 + 71.8554 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o17__n_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 --> n + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  29.0385 + -48.0574 * tfactors.T9i + -2.11246 * tfactors.T913i + 4.87742 * tfactors.T913
                         + -0.314426 * tfactors.T9 + 0.0169515 * tfactors.T953 + 0.515216 * tfactors.lnT9;

    dln_set_rate_dT9 =  48.0574 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.11246 * tfactors.T943i + (1.0/3.0) * 4.87742 * tfactors.T923i
                              + -0.314426 + (5.0/3.0) * 0.0169515 * tfactors.T923 + 0.515216 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o18__n_o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o18 --> n + o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bb92r
    ln_set_rate =  45.5915 + -95.4845 * tfactors.T9i + 16.8052 * tfactors.T913i + -30.138 * tfactors.T913
                         + 1.14711 * tfactors.T9 + -0.0220312 * tfactors.T953 + 15.2452 * tfactors.lnT9;

    dln_set_rate_dT9 =  95.4845 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 16.8052 * tfactors.T943i + (1.0/3.0) * -30.138 * tfactors.T923i
                              + 1.14711 + (5.0/3.0) * -0.0220312 * tfactors.T923 + 15.2452 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92n
    ln_set_rate =  29.682 + -93.3549 * tfactors.T9i + 7.48144e-11 * tfactors.T913i + -2.47239e-10 * tfactors.T913
                         + 2.48052e-11 * tfactors.T9 + -2.07736e-12 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  93.3549 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.48144e-11 * tfactors.T943i + (1.0/3.0) * -2.47239e-10 * tfactors.T923i
                              + 2.48052e-11 + (5.0/3.0) * -2.07736e-12 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o18__he4_c14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o18 --> he4 + c14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  36.546 + -82.6514 * tfactors.T9i + -3.83188 * tfactors.T913
                         + 1.64358 * tfactors.T9 + -0.177785 * tfactors.T953;

    dln_set_rate_dT9 =  82.6514 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -3.83188 * tfactors.T923i
                              + 1.64358 + (5.0/3.0) * -0.177785 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  0.910093 + -74.3219 * tfactors.T9i;

    dln_set_rate_dT9 =  74.3219 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  43.2028 + -72.2531 * tfactors.T9i + -31.7222 * tfactors.T913i + 11.3923 * tfactors.T913
                         + -9.92249 * tfactors.T9 + -2.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  72.2531 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.7222 * tfactors.T943i + (1.0/3.0) * 11.3923 * tfactors.T923i
                              + -9.92249 + (5.0/3.0) * -2.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f17__p_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 --> p + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ia08n
    ln_set_rate =  40.9135 + -6.96583 * tfactors.T9i + -16.696 * tfactors.T913i + -1.16252 * tfactors.T913
                         + 0.267703 * tfactors.T9 + -0.0338411 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.96583 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.696 * tfactors.T943i + (1.0/3.0) * -1.16252 * tfactors.T923i
                              + 0.267703 + (5.0/3.0) * -0.0338411 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f18__n_f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 --> n + f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  27.7411 + -106.154 * tfactors.T9i + -2.71353 * tfactors.T913i + 6.19871 * tfactors.T913
                         + -0.26836 * tfactors.T9 + 0.0115489 * tfactors.T953 + -1.02002 * tfactors.lnT9;

    dln_set_rate_dT9 =  106.154 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.71353 * tfactors.T943i + (1.0/3.0) * 6.19871 * tfactors.T923i
                              + -0.26836 + (5.0/3.0) * 0.0115489 * tfactors.T923 + -1.02002 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f18__p_o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 --> p + o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  33.7037 + -71.2889 * tfactors.T9i + 2.31435 * tfactors.T913
                         + -0.302835 * tfactors.T9 + 0.020133 * tfactors.T953;

    dln_set_rate_dT9 =  71.2889 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.31435 * tfactors.T923i
                              + -0.302835 + (5.0/3.0) * 0.020133 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  11.2362 + -65.8069 * tfactors.T9i;

    dln_set_rate_dT9 =  65.8069 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  40.2061 + -65.0606 * tfactors.T9i + -16.4035 * tfactors.T913i + 4.31885 * tfactors.T913
                         + -0.709921 * tfactors.T9 + -2.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  65.0606 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.4035 * tfactors.T943i + (1.0/3.0) * 4.31885 * tfactors.T923i
                              + -0.709921 + (5.0/3.0) * -2.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f18__he4_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 --> he4 + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  46.249 + -51.2292 * tfactors.T9i + -36.2504 * tfactors.T913i
                         + -5.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  51.2292 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.2504 * tfactors.T943i
                              + (5.0/3.0) * -5.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  38.6146 + -62.1948 * tfactors.T9i + -5.6227 * tfactors.T913i;

    dln_set_rate_dT9 =  62.1948 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -5.6227 * tfactors.T943i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  24.9119 + -56.3896 * tfactors.T9i;

    dln_set_rate_dT9 =  56.3896 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f19__n_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 --> n + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  24.8451 + -120.998 * tfactors.T9i + -6.65988 * tfactors.T913i + 18.3243 * tfactors.T913
                         + -1.47263 * tfactors.T9 + 0.0955082 * tfactors.T953 + -5.25505 * tfactors.lnT9;

    dln_set_rate_dT9 =  120.998 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -6.65988 * tfactors.T943i + (1.0/3.0) * 18.3243 * tfactors.T923i
                              + -1.47263 + (5.0/3.0) * 0.0955082 * tfactors.T923 + -5.25505 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f19__p_o18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 --> p + o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  42.8485 + -92.7757 * tfactors.T9i + -16.7246 * tfactors.T913i
                         + -3.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.7757 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.7246 * tfactors.T943i
                              + (5.0/3.0) * -3.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  30.2003 + -99.501 * tfactors.T9i + 3.99059 * tfactors.T913
                         + -0.593127 * tfactors.T9 + 0.0877534 * tfactors.T953;

    dln_set_rate_dT9 =  99.501 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 3.99059 * tfactors.T923i
                              + -0.593127 + (5.0/3.0) * 0.0877534 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  28.008 + -94.4325 * tfactors.T9i;

    dln_set_rate_dT9 =  94.4325 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -12.0764 + -93.0204 * tfactors.T9i;

    dln_set_rate_dT9 =  93.0204 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_f19__he4_n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 --> he4 + n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  15.3186 + -50.7554 * tfactors.T9i;

    dln_set_rate_dT9 =  50.7554 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  50.1291 + -46.5774 * tfactors.T9i + -36.2324 * tfactors.T913i
                         + -2.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  46.5774 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.2324 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -4.06142 + -50.7773 * tfactors.T9i + 35.4292 * tfactors.T913
                         + -5.5767 * tfactors.T9 + 0.441293 * tfactors.T953;

    dln_set_rate_dT9 =  50.7773 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.4292 * tfactors.T923i
                              + -5.5767 + (5.0/3.0) * 0.441293 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  28.2717 + -53.5621 * tfactors.T9i;

    dln_set_rate_dT9 =  53.5621 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne18__p_f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne18 --> p + f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cb09 
    ln_set_rate =  52.9895 + -50.492 * tfactors.T9i + -21.3249 * tfactors.T913i + -0.230774 * tfactors.T913
                         + 0.917931 * tfactors.T9 + -0.0440377 * tfactors.T953 + -5.86014 * tfactors.lnT9;

    dln_set_rate_dT9 =  50.492 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -21.3249 * tfactors.T943i + (1.0/3.0) * -0.230774 * tfactors.T923i
                              + 0.917931 + (5.0/3.0) * -0.0440377 * tfactors.T923 + -5.86014 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cb09 
    ln_set_rate =  17.5646 + -45.5647 * tfactors.T9i + -14.2191 * tfactors.T913i + 34.0647 * tfactors.T913
                         + -16.5698 * tfactors.T9 + 2.48116 * tfactors.T953 + -0.63376 * tfactors.lnT9;

    dln_set_rate_dT9 =  45.5647 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -14.2191 * tfactors.T943i + (1.0/3.0) * 34.0647 * tfactors.T923i
                              + -16.5698 + (5.0/3.0) * 2.48116 * tfactors.T923 + -0.63376 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne18__he4_o14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne18 --> he4 + o14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wh87r
    ln_set_rate =  20.0156 + -71.5044 * tfactors.T9i
                         + 6.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  71.5044 * tfactors.T9i * tfactors.T9i
                              + 6.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wh87r
    ln_set_rate =  28.2415 + -81.9554 * tfactors.T9i;

    dln_set_rate_dT9 =  81.9554 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wh87r
    ln_set_rate =  22.5609 + -71.0754 * tfactors.T9i;

    dln_set_rate_dT9 =  71.0754 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wh87n
    ln_set_rate =  51.158 + -59.3454 * tfactors.T9i + -39.38 * tfactors.T913i + -0.0772187 * tfactors.T913
                         + -0.635361 * tfactors.T9 + 0.106236 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.3454 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.38 * tfactors.T943i + (1.0/3.0) * -0.0772187 * tfactors.T923i
                              + -0.635361 + (5.0/3.0) * 0.106236 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne19__n_ne18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 --> n + ne18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  32.1805 + -135.042 * tfactors.T9i + 0.937162 * tfactors.T913
                         + -0.0221952 * tfactors.T9 + -0.00101206 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  135.042 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.937162 * tfactors.T923i
                              + -0.0221952 + (5.0/3.0) * -0.00101206 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne19__p_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 --> p + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -5.41887 + -74.7977 * tfactors.T9i + 22.4903 * tfactors.T913
                         + 0.307872 * tfactors.T9 + -0.296226 * tfactors.T953;

    dln_set_rate_dT9 =  74.7977 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 22.4903 * tfactors.T923i
                              + 0.307872 + (5.0/3.0) * -0.296226 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  81.4385 + -74.3988 * tfactors.T9i + -21.4023 * tfactors.T913i + -93.766 * tfactors.T913
                         + 179.258 * tfactors.T9 + -202.561 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  74.3988 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -21.4023 * tfactors.T943i + (1.0/3.0) * -93.766 * tfactors.T923i
                              + 179.258 + (5.0/3.0) * -202.561 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  18.1729 + -77.2902 * tfactors.T9i + 13.1683 * tfactors.T913
                         + -1.92023 * tfactors.T9 + 0.16901 * tfactors.T953;

    dln_set_rate_dT9 =  77.2902 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 13.1683 * tfactors.T923i
                              + -1.92023 + (5.0/3.0) * 0.16901 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne19__he4_o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 --> he4 + o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // dc11n
    ln_set_rate =  51.0289 + -40.9534 * tfactors.T9i + -39.578 * tfactors.T913i
                         + -3.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  40.9534 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.578 * tfactors.T943i
                              + (5.0/3.0) * -3.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // dc11r
    ln_set_rate =  -7.51212 + -45.1578 * tfactors.T9i + -3.24609 * tfactors.T913i + 44.4647 * tfactors.T913
                         + -9.79962 * tfactors.T9 + 0.841782 * tfactors.T953;

    dln_set_rate_dT9 =  45.1578 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.24609 * tfactors.T943i + (1.0/3.0) * 44.4647 * tfactors.T923i
                              + -9.79962 + (5.0/3.0) * 0.841782 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // dc11r
    ln_set_rate =  24.6922 + -46.8378 * tfactors.T9i;

    dln_set_rate_dT9 =  46.8378 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne20__n_ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 --> n + ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  30.7283 + -195.706 * tfactors.T9i + 1.57592 * tfactors.T913
                         + -0.11175 * tfactors.T9 + 0.00226473 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  195.706 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.57592 * tfactors.T923i
                              + -0.11175 + (5.0/3.0) * 0.00226473 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne20__p_f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 --> p + f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  18.691 + -156.781 * tfactors.T9i + 31.6442 * tfactors.T913i + -58.6563 * tfactors.T913
                         + 67.7365 * tfactors.T9 + -22.9721 * tfactors.T953;

    dln_set_rate_dT9 =  156.781 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 31.6442 * tfactors.T943i + (1.0/3.0) * -58.6563 * tfactors.T923i
                              + 67.7365 + (5.0/3.0) * -22.9721 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  36.7036 + -150.75 * tfactors.T9i + -11.3832 * tfactors.T913i + 5.47872 * tfactors.T913
                         + -1.07203 * tfactors.T9 + 0.11196 * tfactors.T953;

    dln_set_rate_dT9 =  150.75 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -11.3832 * tfactors.T943i + (1.0/3.0) * 5.47872 * tfactors.T923i
                              + -1.07203 + (5.0/3.0) * 0.11196 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  42.6027 + -149.037 * tfactors.T9i + -18.116 * tfactors.T913i + -1.4622 * tfactors.T913
                         + 6.95113 * tfactors.T9 + -2.90366 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  149.037 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -18.116 * tfactors.T943i + (1.0/3.0) * -1.4622 * tfactors.T923i
                              + 6.95113 + (5.0/3.0) * -2.90366 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne20__he4_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 --> he4 + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // co10r
    ln_set_rate =  34.2658 + -67.6518 * tfactors.T9i + -3.65925 * tfactors.T913
                         + 0.714224 * tfactors.T9 + -0.00107508 * tfactors.T953;

    dln_set_rate_dT9 =  67.6518 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -3.65925 * tfactors.T923i
                              + 0.714224 + (5.0/3.0) * -0.00107508 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // co10r
    ln_set_rate =  28.6431 + -65.246 * tfactors.T9i;

    dln_set_rate_dT9 =  65.246 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // co10n
    ln_set_rate =  48.6604 + -54.8875 * tfactors.T9i + -39.7262 * tfactors.T913i + -0.210799 * tfactors.T913
                         + 0.442879 * tfactors.T9 + -0.0797753 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  54.8875 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.7262 * tfactors.T943i + (1.0/3.0) * -0.210799 * tfactors.T923i
                              + 0.442879 + (5.0/3.0) * -0.0797753 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne21__n_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 --> n + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02r
    ln_set_rate =  34.9807 + -80.162 * tfactors.T9i;

    dln_set_rate_dT9 =  80.162 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02n
    ln_set_rate =  30.8228 + -78.458 * tfactors.T9i
                         + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  78.458 * tfactors.T9i * tfactors.T9i
                              + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne21__he4_o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 --> he4 + o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // be13r
    ln_set_rate =  27.3205 + -91.2722 * tfactors.T9i + 2.87641 * tfactors.T913i + -3.54489 * tfactors.T913
                         + -2.11222e-08 * tfactors.T9 + -3.90649e-09 * tfactors.T953 + 6.25778 * tfactors.lnT9;

    dln_set_rate_dT9 =  91.2722 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.87641 * tfactors.T943i + (1.0/3.0) * -3.54489 * tfactors.T923i
                              + -2.11222e-08 + (5.0/3.0) * -3.90649e-09 * tfactors.T923 + 6.25778 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // be13r
    ln_set_rate =  0.0906657 + -90.782 * tfactors.T9i + 123.363 * tfactors.T913i + -87.4351 * tfactors.T913
                         + -3.40974e-06 * tfactors.T9 + -57.0469 * tfactors.T953 + 83.7218 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.782 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 123.363 * tfactors.T943i + (1.0/3.0) * -87.4351 * tfactors.T923i
                              + -3.40974e-06 + (5.0/3.0) * -57.0469 * tfactors.T923 + 83.7218 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // be13r
    ln_set_rate =  -91.954 + -98.9487 * tfactors.T9i + 3.31162e-08 * tfactors.T913i + 130.258 * tfactors.T913
                         + -7.92551e-05 * tfactors.T9 + -4.13772 * tfactors.T953 + -41.2753 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.9487 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 3.31162e-08 * tfactors.T943i + (1.0/3.0) * 130.258 * tfactors.T923i
                              + -7.92551e-05 + (5.0/3.0) * -4.13772 * tfactors.T923 + -41.2753 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne22__n_ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne22 --> n + ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  48.5428 + -120.224 * tfactors.T9i + -0.238173 * tfactors.T913i + -12.2336 * tfactors.T913
                         + 1.14968 * tfactors.T9 + -0.0768882 * tfactors.T953 + 4.13636 * tfactors.lnT9;

    dln_set_rate_dT9 =  120.224 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.238173 * tfactors.T943i + (1.0/3.0) * -12.2336 * tfactors.T923i
                              + 1.14968 + (5.0/3.0) * -0.0768882 * tfactors.T923 + 4.13636 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ne22__he4_o18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne22 --> he4 + o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  39.7659 + -143.24 * tfactors.T9i;

    dln_set_rate_dT9 =  143.24 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  106.996 + -113.779 * tfactors.T9i + -44.3823 * tfactors.T913i + -46.6617 * tfactors.T913
                         + 7.88059 * tfactors.T9 + -0.590829 * tfactors.T953;

    dln_set_rate_dT9 =  113.779 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -44.3823 * tfactors.T943i + (1.0/3.0) * -46.6617 * tfactors.T923i
                              + 7.88059 + (5.0/3.0) * -0.590829 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -7.12154 + -114.197 * tfactors.T9i;

    dln_set_rate_dT9 =  114.197 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -56.5125 + -112.87 * tfactors.T9i;

    dln_set_rate_dT9 =  112.87 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na21__p_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 --> p + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ly18 
    ln_set_rate =  195320.0 + -89.3596 * tfactors.T9i + 21894.7 * tfactors.T913i + -319153.0 * tfactors.T913
                         + 224369.0 * tfactors.T9 + -188049.0 * tfactors.T953 + 48704.9 * tfactors.lnT9;

    dln_set_rate_dT9 =  89.3596 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21894.7 * tfactors.T943i + (1.0/3.0) * -319153.0 * tfactors.T923i
                              + 224369.0 + (5.0/3.0) * -188049.0 * tfactors.T923 + 48704.9 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ly18 
    ln_set_rate =  230.123 + -28.3722 * tfactors.T9i + 15.325 * tfactors.T913i + -294.859 * tfactors.T913
                         + 107.692 * tfactors.T9 + -46.2072 * tfactors.T953 + 59.3398 * tfactors.lnT9;

    dln_set_rate_dT9 =  28.3722 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 15.325 * tfactors.T943i + (1.0/3.0) * -294.859 * tfactors.T923i
                              + 107.692 + (5.0/3.0) * -46.2072 * tfactors.T923 + 59.3398 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ly18 
    ln_set_rate =  28.0772 + -37.0575 * tfactors.T9i + 20.5893 * tfactors.T913i + -17.5841 * tfactors.T913
                         + 0.243226 * tfactors.T9 + -0.000231418 * tfactors.T953 + 14.3398 * tfactors.lnT9;

    dln_set_rate_dT9 =  37.0575 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 20.5893 * tfactors.T943i + (1.0/3.0) * -17.5841 * tfactors.T923i
                              + 0.243226 + (5.0/3.0) * -0.000231418 * tfactors.T923 + 14.3398 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ly18 
    ln_set_rate =  252.265 + -32.6731 * tfactors.T9i + 258.57 * tfactors.T913i + -506.387 * tfactors.T913
                         + 22.1576 * tfactors.T9 + -0.721182 * tfactors.T953 + 231.788 * tfactors.lnT9;

    dln_set_rate_dT9 =  32.6731 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 258.57 * tfactors.T943i + (1.0/3.0) * -506.387 * tfactors.T923i
                              + 22.1576 + (5.0/3.0) * -0.721182 * tfactors.T923 + 231.788 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na21__he4_f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 --> he4 + f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  66.3334 + -77.8653 * tfactors.T9i + 15.559 * tfactors.T913i + -68.3231 * tfactors.T913
                         + 2.54275 * tfactors.T9 + -0.0989207 * tfactors.T953 + 38.3877 * tfactors.lnT9;

    dln_set_rate_dT9 =  77.8653 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 15.559 * tfactors.T943i + (1.0/3.0) * -68.3231 * tfactors.T923i
                              + 2.54275 + (5.0/3.0) * -0.0989207 * tfactors.T923 + 38.3877 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na22__n_na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 --> n + na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  30.6596 + -128.457 * tfactors.T9i + 1.31089 * tfactors.T913
                         + -0.164931 * tfactors.T9 + 0.00903374 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  128.457 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.31089 * tfactors.T923i
                              + -0.164931 + (5.0/3.0) * 0.00903374 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na22__p_ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 --> p + ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -16.4098 + -82.4235 * tfactors.T9i + 21.1176 * tfactors.T913i + 34.0411 * tfactors.T913
                         + -4.45593 * tfactors.T9 + 0.328613 * tfactors.T953;

    dln_set_rate_dT9 =  82.4235 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.1176 * tfactors.T943i + (1.0/3.0) * 34.0411 * tfactors.T923i
                              + -4.45593 + (5.0/3.0) * 0.328613 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  24.8334 + -79.6093 * tfactors.T9i;

    dln_set_rate_dT9 =  79.6093 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -24.579 + -78.4059 * tfactors.T9i;

    dln_set_rate_dT9 =  78.4059 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  42.146 + -78.2097 * tfactors.T9i + -19.2096 * tfactors.T913i
                         + -1.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  78.2097 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -19.2096 * tfactors.T943i
                              + (5.0/3.0) * -1.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na22__he4_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 --> he4 + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  59.3224 + -100.236 * tfactors.T9i + 18.8956 * tfactors.T913i + -65.6134 * tfactors.T913
                         + 1.71114 * tfactors.T9 + -0.0260999 * tfactors.T953 + 39.3396 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.236 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 18.8956 * tfactors.T943i + (1.0/3.0) * -65.6134 * tfactors.T923i
                              + 1.71114 + (5.0/3.0) * -0.0260999 * tfactors.T923 + 39.3396 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na23__n_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 --> n + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.0665 + -144.113 * tfactors.T9i + 1.02148 * tfactors.T913
                         + -0.334638 * tfactors.T9 + 0.0258708 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  144.113 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.02148 * tfactors.T923i
                              + -0.334638 + (5.0/3.0) * 0.0258708 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na23__p_ne22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 --> p + ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ke17r
    ln_set_rate =  18.2467 + -104.673 * tfactors.T9i
                         + -2.79964 * tfactors.lnT9;

    dln_set_rate_dT9 =  104.673 * tfactors.T9i * tfactors.T9i
                              + -2.79964 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  21.6534 + -103.776 * tfactors.T9i
                         + 1.18923 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.776 * tfactors.T9i * tfactors.T9i
                              + 1.18923 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  0.818178 + -102.466 * tfactors.T9i
                         + 0.009812 * tfactors.lnT9;

    dln_set_rate_dT9 =  102.466 * tfactors.T9i * tfactors.T9i
                              + 0.009812 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  18.1624 + -102.855 * tfactors.T9i
                         + 4.73558 * tfactors.lnT9;

    dln_set_rate_dT9 =  102.855 * tfactors.T9i * tfactors.T9i
                              + 4.73558 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  36.29 + -110.779 * tfactors.T9i
                         + 0.732533 * tfactors.lnT9;

    dln_set_rate_dT9 =  110.779 * tfactors.T9i * tfactors.T9i
                              + 0.732533 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  33.8935 + -106.655 * tfactors.T9i
                         + 1.65623 * tfactors.lnT9;

    dln_set_rate_dT9 =  106.655 * tfactors.T9i * tfactors.T9i
                              + 1.65623 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_na23__he4_f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 --> he4 + f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  76.8979 + -123.578 * tfactors.T9i + 39.7219 * tfactors.T913i + -100.401 * tfactors.T913
                         + 3.15808 * tfactors.T9 + -0.0629822 * tfactors.T953 + 55.9823 * tfactors.lnT9;

    dln_set_rate_dT9 =  123.578 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 39.7219 * tfactors.T943i + (1.0/3.0) * -100.401 * tfactors.T923i
                              + 3.15808 + (5.0/3.0) * -0.0629822 * tfactors.T923 + 55.9823 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg23__p_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 --> p + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  12.9256 + -90.3923 * tfactors.T9i + 4.86658 * tfactors.T913i + 16.4592 * tfactors.T913
                         + -1.95129 * tfactors.T9 + 0.132972 * tfactors.T953;

    dln_set_rate_dT9 =  90.3923 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4.86658 * tfactors.T943i + (1.0/3.0) * 16.4592 * tfactors.T923i
                              + -1.95129 + (5.0/3.0) * 0.132972 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  7.95641 + -88.7434 * tfactors.T9i;

    dln_set_rate_dT9 =  88.7434 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -1.07519 + -88.4655 * tfactors.T9i;

    dln_set_rate_dT9 =  88.4655 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg23__he4_ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 --> he4 + ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.3121 + -111.985 * tfactors.T9i + -46.6346 * tfactors.T913i + -1.1007 * tfactors.T913
                         + -0.794097 * tfactors.T9 + 0.0813036 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  111.985 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -46.6346 * tfactors.T943i + (1.0/3.0) * -1.1007 * tfactors.T923i
                              + -0.794097 + (5.0/3.0) * 0.0813036 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg24__n_mg23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 --> n + mg23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  32.0344 + -191.835 * tfactors.T9i + 2.66964 * tfactors.T913
                         + -0.448904 * tfactors.T9 + 0.0326505 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  191.835 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.66964 * tfactors.T923i
                              + -0.448904 + (5.0/3.0) * 0.0326505 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg24__p_na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 --> p + na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  34.0876 + -138.968 * tfactors.T9i + -0.360588 * tfactors.T913
                         + 1.4187 * tfactors.T9 + -0.184061 * tfactors.T953;

    dln_set_rate_dT9 =  138.968 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.360588 * tfactors.T923i
                              + 1.4187 + (5.0/3.0) * -0.184061 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  20.0024 + -137.3 * tfactors.T9i;

    dln_set_rate_dT9 =  137.3 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  43.9357 + -135.688 * tfactors.T9i + -20.6428 * tfactors.T913i + 1.52954 * tfactors.T913
                         + 2.7487 * tfactors.T9 + -1.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  135.688 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -20.6428 * tfactors.T943i + (1.0/3.0) * 1.52954 * tfactors.T923i
                              + 2.7487 + (5.0/3.0) * -1.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg24__he4_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 --> he4 + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  49.3244 + -108.114 * tfactors.T9i + -46.2525 * tfactors.T913i + 5.58901 * tfactors.T913
                         + 7.61843 * tfactors.T9 + -3.683 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  108.114 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -46.2525 * tfactors.T943i + (1.0/3.0) * 5.58901 * tfactors.T923i
                              + 7.61843 + (5.0/3.0) * -3.683 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  16.0203 + -120.895 * tfactors.T9i + 16.9229 * tfactors.T913
                         + -2.57325 * tfactors.T9 + 0.208997 * tfactors.T953;

    dln_set_rate_dT9 =  120.895 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 16.9229 * tfactors.T923i
                              + -2.57325 + (5.0/3.0) * 0.208997 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  26.8017 + -117.334 * tfactors.T9i;

    dln_set_rate_dT9 =  117.334 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -13.8869 + -110.62 * tfactors.T9i;

    dln_set_rate_dT9 =  110.62 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg25__n_mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 --> n + mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  86.4748 + -84.9032 * tfactors.T9i + -0.142939 * tfactors.T913i + -57.7499 * tfactors.T913
                         + 7.01981 * tfactors.T9 + -0.582057 * tfactors.T953 + 14.3133 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.9032 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.142939 * tfactors.T943i + (1.0/3.0) * -57.7499 * tfactors.T923i
                              + 7.01981 + (5.0/3.0) * -0.582057 * tfactors.T923 + 14.3133 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg25__he4_ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 --> he4 + ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  50.668 + -136.725 * tfactors.T9i + -29.4583 * tfactors.T913
                         + 14.6328 * tfactors.T9 + -3.47392 * tfactors.T953;

    dln_set_rate_dT9 =  136.725 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -29.4583 * tfactors.T923i
                              + 14.6328 + (5.0/3.0) * -3.47392 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  61.1178 + -114.676 * tfactors.T9i + -46.89 * tfactors.T913i + -0.72642 * tfactors.T913
                         + -0.76406 * tfactors.T9 + 0.0797483 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  114.676 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -46.89 * tfactors.T943i + (1.0/3.0) * -0.72642 * tfactors.T923i
                              + -0.76406 + (5.0/3.0) * 0.0797483 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg26__n_mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg26 --> n + mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  63.7787 + -128.778 * tfactors.T9i + 9.392 * tfactors.T913i + -36.6784 * tfactors.T913
                         + 3.09567 * tfactors.T9 + -0.223882 * tfactors.T953 + 13.8852 * tfactors.lnT9;

    dln_set_rate_dT9 =  128.778 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.392 * tfactors.T943i + (1.0/3.0) * -36.6784 * tfactors.T923i
                              + 3.09567 + (5.0/3.0) * -0.223882 * tfactors.T923 + 13.8852 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mg26__he4_ne22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg26 --> he4 + ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // li12r
    ln_set_rate =  1.08878 + -127.062 * tfactors.T9i;

    dln_set_rate_dT9 =  127.062 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -18.0225 + -125.401 * tfactors.T9i;

    dln_set_rate_dT9 =  125.401 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -67.5662 + -124.09 * tfactors.T9i;

    dln_set_rate_dT9 =  124.09 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -9.88392 + -129.544 * tfactors.T9i + 35.9878 * tfactors.T913
                         + -4.10684 * tfactors.T9 + 0.259345 * tfactors.T953;

    dln_set_rate_dT9 =  129.544 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.9878 * tfactors.T923i
                              + -4.10684 + (5.0/3.0) * 0.259345 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -4.47312 + -129.627 * tfactors.T9i + 43.2654 * tfactors.T913
                         + -18.5982 * tfactors.T9 + 2.80101 * tfactors.T953;

    dln_set_rate_dT9 =  129.627 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 43.2654 * tfactors.T923i
                              + -18.5982 + (5.0/3.0) * 2.80101 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al25__p_mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 --> p + mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  41.7494 + -26.3608 * tfactors.T9i + -22.0227 * tfactors.T913i + 0.361297 * tfactors.T913
                         + 2.61292 * tfactors.T9 + -1.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.3608 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -22.0227 * tfactors.T943i + (1.0/3.0) * 0.361297 * tfactors.T923i
                              + 2.61292 + (5.0/3.0) * -1.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  30.093 + -28.8453 * tfactors.T9i + -1.57811 * tfactors.T913
                         + 1.52232 * tfactors.T9 + -0.183001 * tfactors.T953;

    dln_set_rate_dT9 =  28.8453 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.57811 * tfactors.T923i
                              + 1.52232 + (5.0/3.0) * -0.183001 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al25__he4_na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 --> he4 + na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.7257 + -106.262 * tfactors.T9i + -49.9709 * tfactors.T913i + 1.63835 * tfactors.T913
                         + -1.18562 * tfactors.T9 + 0.101965 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  106.262 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -49.9709 * tfactors.T943i + (1.0/3.0) * 1.63835 * tfactors.T923i
                              + -1.18562 + (5.0/3.0) * 0.101965 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al26__n_al25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 --> n + al25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  30.9667 + -131.891 * tfactors.T9i + 1.17141 * tfactors.T913
                         + -0.162515 * tfactors.T9 + 0.0126275 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  131.891 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.17141 * tfactors.T923i
                              + -0.162515 + (5.0/3.0) * 0.0126275 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al26__p_mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 --> p + mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  25.2686 + -76.4067 * tfactors.T9i + 8.46334 * tfactors.T913
                         + -0.907024 * tfactors.T9 + 0.0642981 * tfactors.T953;

    dln_set_rate_dT9 =  76.4067 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 8.46334 * tfactors.T923i
                              + -0.907024 + (5.0/3.0) * 0.0642981 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  27.2591 + -73.903 * tfactors.T9i + -88.9297 * tfactors.T913
                         + 302.948 * tfactors.T9 + -346.461 * tfactors.T953;

    dln_set_rate_dT9 =  73.903 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -88.9297 * tfactors.T923i
                              + 302.948 + (5.0/3.0) * -346.461 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -14.1555 + -73.6126 * tfactors.T9i;

    dln_set_rate_dT9 =  73.6126 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al26__he4_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 --> he4 + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.7692 + -109.695 * tfactors.T9i + -50.0924 * tfactors.T913i + -0.390826 * tfactors.T913
                         + -0.99531 * tfactors.T9 + 0.101354 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  109.695 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -50.0924 * tfactors.T943i + (1.0/3.0) * -0.390826 * tfactors.T923i
                              + -0.99531 + (5.0/3.0) * 0.101354 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al27__n_al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 --> n + al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  39.0178 + -151.532 * tfactors.T9i + -0.171158 * tfactors.T913i + -1.77283 * tfactors.T913
                         + 0.206192 * tfactors.T9 + -0.0191705 * tfactors.T953 + 1.63961 * tfactors.lnT9;

    dln_set_rate_dT9 =  151.532 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.171158 * tfactors.T943i + (1.0/3.0) * -1.77283 * tfactors.T923i
                              + 0.206192 + (5.0/3.0) * -0.0191705 * tfactors.T923 + 1.63961 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al27__p_mg26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 --> p + mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  27.118 + -99.3406 * tfactors.T9i + 6.78105 * tfactors.T913
                         + -1.25771 * tfactors.T9 + 0.140754 * tfactors.T953;

    dln_set_rate_dT9 =  99.3406 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.78105 * tfactors.T923i
                              + -1.25771 + (5.0/3.0) * 0.140754 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -5.3594 + -96.8701 * tfactors.T9i + 35.6312 * tfactors.T913
                         + -5.27265 * tfactors.T9 + 0.392932 * tfactors.T953;

    dln_set_rate_dT9 =  96.8701 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.6312 * tfactors.T923i
                              + -5.27265 + (5.0/3.0) * 0.392932 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -62.6356 + -96.4509 * tfactors.T9i + 251.281 * tfactors.T913
                         + -730.009 * tfactors.T9 + -224.016 * tfactors.T953;

    dln_set_rate_dT9 =  96.4509 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 251.281 * tfactors.T923i
                              + -730.009 + (5.0/3.0) * -224.016 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_al27__he4_na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 --> he4 + na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  69.2185 + -117.109 * tfactors.T9i + -50.2042 * tfactors.T913i + -1.64239 * tfactors.T913
                         + -1.59995 * tfactors.T9 + 0.184933 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  117.109 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -50.2042 * tfactors.T943i + (1.0/3.0) * -1.64239 * tfactors.T923i
                              + -1.59995 + (5.0/3.0) * 0.184933 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si28__p_al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 --> p + al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  11.7765 + -136.349 * tfactors.T9i + 23.8634 * tfactors.T913
                         + -3.70135 * tfactors.T9 + 0.28964 * tfactors.T953;

    dln_set_rate_dT9 =  136.349 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 23.8634 * tfactors.T923i
                              + -3.70135 + (5.0/3.0) * 0.28964 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  46.5494 + -134.445 * tfactors.T9i + -23.2205 * tfactors.T913i
                         + -2.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  134.445 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.2205 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  111.466 + -134.832 * tfactors.T9i + -26.8327 * tfactors.T913i + -116.137 * tfactors.T913
                         + 0.00950567 * tfactors.T9 + 0.00999755 * tfactors.T953;

    dln_set_rate_dT9 =  134.832 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.8327 * tfactors.T943i + (1.0/3.0) * -116.137 * tfactors.T923i
                              + 0.00950567 + (5.0/3.0) * 0.00999755 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si28__he4_mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 --> he4 + mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // st08r
    ln_set_rate =  32.9006 + -131.488 * tfactors.T9i;

    dln_set_rate_dT9 =  131.488 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // st08r
    ln_set_rate =  -25.6886 + -128.693 * tfactors.T9i + 21.3721 * tfactors.T913i + 37.7649 * tfactors.T913
                         + -4.10635 * tfactors.T9 + 0.249618 * tfactors.T953;

    dln_set_rate_dT9 =  128.693 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.3721 * tfactors.T943i + (1.0/3.0) * 37.7649 * tfactors.T923i
                              + -4.10635 + (5.0/3.0) * 0.249618 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si29__n_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 --> n + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02r
    ln_set_rate =  29.8758 + -98.7165 * tfactors.T9i + 7.68863 * tfactors.T913
                         + -1.7991 * tfactors.T9;

    dln_set_rate_dT9 =  98.7165 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.68863 * tfactors.T923i
                              + -1.7991;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02 
    ln_set_rate =  31.7355 + -98.3365 * tfactors.T9i
                         + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.3365 * tfactors.T9i * tfactors.T9i
                              + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si29__he4_mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 --> he4 + mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  66.3395 + -129.123 * tfactors.T9i + -53.41 * tfactors.T913i + -1.83266 * tfactors.T913
                         + -0.573073 * tfactors.T9 + 0.0462678 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  129.123 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -53.41 * tfactors.T943i + (1.0/3.0) * -1.83266 * tfactors.T923i
                              + -0.573073 + (5.0/3.0) * 0.0462678 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si30__n_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 --> n + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02r
    ln_set_rate =  33.9492 + -123.292 * tfactors.T9i + 5.50678 * tfactors.T913
                         + -2.85656 * tfactors.T9;

    dln_set_rate_dT9 =  123.292 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.50678 * tfactors.T923i
                              + -2.85656;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02n
    ln_set_rate =  36.1504 + -123.112 * tfactors.T9i + 0.650904 * tfactors.T913
                         + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  123.112 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.650904 * tfactors.T923i
                              + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si30__he4_mg26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 --> he4 + mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  26.2068 + -142.235 * tfactors.T9i + -1.87411 * tfactors.T913
                         + 3.41299 * tfactors.T9 + -0.43226 * tfactors.T953;

    dln_set_rate_dT9 =  142.235 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.87411 * tfactors.T923i
                              + 3.41299 + (5.0/3.0) * -0.43226 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  70.7561 + -123.518 * tfactors.T9i + -53.7518 * tfactors.T913i + -4.8647 * tfactors.T913
                         + -1.51467 * tfactors.T9 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  123.518 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -53.7518 * tfactors.T943i + (1.0/3.0) * -4.8647 * tfactors.T923i
                              + -1.51467 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si31__n_si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si31 --> n + si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  13.0759 + -76.3737 * tfactors.T9i + -12.3502 * tfactors.T913i + 34.6486 * tfactors.T913
                         + -1.89409 * tfactors.T9 + 0.0781979 * tfactors.T953 + -12.9601 * tfactors.lnT9;

    dln_set_rate_dT9 =  76.3737 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.3502 * tfactors.T943i + (1.0/3.0) * 34.6486 * tfactors.T923i
                              + -1.89409 + (5.0/3.0) * 0.0781979 * tfactors.T923 + -12.9601 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_si32__n_si31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si32 --> n + si31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  36.9895 + -106.811 * tfactors.T9i + 0.154735 * tfactors.T913i + 0.304696 * tfactors.T913
                         + 0.0236238 * tfactors.T9 + -0.00396359 * tfactors.T953 + 1.06783 * tfactors.lnT9;

    dln_set_rate_dT9 =  106.811 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.154735 * tfactors.T943i + (1.0/3.0) * 0.304696 * tfactors.T923i
                              + 0.0236238 + (5.0/3.0) * -0.00396359 * tfactors.T923 + 1.06783 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p29__p_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 --> p + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  28.6997 + -36.0408 * tfactors.T9i;

    dln_set_rate_dT9 =  36.0408 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  39.1379 + -31.8984 * tfactors.T9i + -23.8173 * tfactors.T913i + 7.08203 * tfactors.T913
                         + -1.44753 * tfactors.T9 + 0.0804296 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  31.8984 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.8173 * tfactors.T943i + (1.0/3.0) * 7.08203 * tfactors.T923i
                              + -1.44753 + (5.0/3.0) * 0.0804296 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p29__he4_al25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 --> he4 + al25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.8779 + -121.399 * tfactors.T9i + -56.3424 * tfactors.T913i + 0.542998 * tfactors.T913
                         + -0.721716 * tfactors.T9 + 0.0469712 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  121.399 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -56.3424 * tfactors.T943i + (1.0/3.0) * 0.542998 * tfactors.T923i
                              + -0.721716 + (5.0/3.0) * 0.0469712 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p30__n_p29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 --> n + p29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  32.0379 + -131.355 * tfactors.T9i + 0.15555 * tfactors.T913
                         + 0.155359 * tfactors.T9 + -0.0208019 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  131.355 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.15555 * tfactors.T923i
                              + 0.155359 + (5.0/3.0) * -0.0208019 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p30__p_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 --> p + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  22.0015 + -68.2607 * tfactors.T9i + 14.0921 * tfactors.T913
                         + -3.92096 * tfactors.T9 + 0.447706 * tfactors.T953;

    dln_set_rate_dT9 =  68.2607 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 14.0921 * tfactors.T923i
                              + -3.92096 + (5.0/3.0) * 0.447706 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  9.77935 + -66.1716 * tfactors.T9i;

    dln_set_rate_dT9 =  66.1716 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  39.7677 + -64.9214 * tfactors.T9i + -23.9101 * tfactors.T913i + 10.7796 * tfactors.T913
                         + -3.04181 * tfactors.T9 + 0.274565 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  64.9214 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.9101 * tfactors.T943i + (1.0/3.0) * 10.7796 * tfactors.T923i
                              + -3.04181 + (5.0/3.0) * 0.274565 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p30__he4_al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 --> he4 + al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  69.1545 + -120.863 * tfactors.T9i + -56.4422 * tfactors.T913i + -2.44848 * tfactors.T913
                         + -1.17578 * tfactors.T9 + 0.150757 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  120.863 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -56.4422 * tfactors.T943i + (1.0/3.0) * -2.44848 * tfactors.T923i
                              + -1.17578 + (5.0/3.0) * 0.150757 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p31__n_p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 --> n + p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.8808 + -142.87 * tfactors.T9i + 0.909911 * tfactors.T913
                         + -0.162367 * tfactors.T9 + 0.00668293 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  142.87 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.909911 * tfactors.T923i
                              + -0.162367 + (5.0/3.0) * 0.00668293 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p31__p_si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 --> p + si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de20r
    ln_set_rate =  31.761 + -89.8588 * tfactors.T9i
                         + 2.7883 * tfactors.lnT9;

    dln_set_rate_dT9 =  89.8588 * tfactors.T9i * tfactors.T9i
                              + 2.7883 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -311.303 + -85.8097 * tfactors.T9i
                         + -77.047 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.8097 * tfactors.T9i * tfactors.T9i
                              + -77.047 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  18.7213 + -85.9282 * tfactors.T9i
                         + 6.49034 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.9282 * tfactors.T9i * tfactors.T9i
                              + 6.49034 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  4.04359 + -85.6217 * tfactors.T9i
                         + 2.80331 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.6217 * tfactors.T9i * tfactors.T9i
                              + 2.80331 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -1115.38 + -180.553 * tfactors.T9i
                         + -895.258 * tfactors.lnT9;

    dln_set_rate_dT9 =  180.553 * tfactors.T9i * tfactors.T9i
                              + -895.258 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  32.9288 + -90.2661 * tfactors.T9i
                         + -0.070816 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.2661 * tfactors.T9i * tfactors.T9i
                              + -0.070816 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -11.8961 + -85.2694 * tfactors.T9i
                         + -0.128387 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.2694 * tfactors.T9i * tfactors.T9i
                              + -0.128387 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  35.3329 + -91.3175 * tfactors.T9i
                         + 0.3809 * tfactors.lnT9;

    dln_set_rate_dT9 =  91.3175 * tfactors.T9i * tfactors.T9i
                              + 0.3809 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p31__he4_al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 --> he4 + al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  73.2168 + -112.206 * tfactors.T9i + -56.5351 * tfactors.T913i + -0.896208 * tfactors.T913
                         + -1.72024 * tfactors.T9 + 0.185409 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  112.206 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -56.5351 * tfactors.T943i + (1.0/3.0) * -0.896208 * tfactors.T923i
                              + -1.72024 + (5.0/3.0) * 0.185409 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p32__n_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 --> n + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02r
    ln_set_rate =  32.7384 + -92.3401 * tfactors.T9i + 2.13185 * tfactors.T913;

    dln_set_rate_dT9 =  92.3401 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.13185 * tfactors.T923i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02n
    ln_set_rate =  35.7859 + -92.0933 * tfactors.T9i + 0.327031 * tfactors.T913
                         + 2.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.0933 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.327031 * tfactors.T923i
                              + 2.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p32__p_si31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 --> p + si31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  124.914 + -103.703 * tfactors.T9i + 123.4 * tfactors.T913i + -231.734 * tfactors.T913
                         + 14.2724 * tfactors.T9 + -0.867645 * tfactors.T953 + 109.969 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.703 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 123.4 * tfactors.T943i + (1.0/3.0) * -231.734 * tfactors.T923i
                              + 14.2724 + (5.0/3.0) * -0.867645 * tfactors.T923 + 109.969 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p33__n_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 --> n + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  34.9128 + -117.195 * tfactors.T9i + -6.14814 * tfactors.T913i + 9.5582 * tfactors.T913
                         + -0.244744 * tfactors.T9 + -0.012887 * tfactors.T953 + -3.92926 * tfactors.lnT9;

    dln_set_rate_dT9 =  117.195 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -6.14814 * tfactors.T943i + (1.0/3.0) * 9.5582 * tfactors.T923i
                              + -0.244744 + (5.0/3.0) * -0.012887 * tfactors.T923 + -3.92926 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p33__p_si32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 --> p + si32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  201.719 + -114.648 * tfactors.T9i + 174.94 * tfactors.T913i + -365.37 * tfactors.T913
                         + 23.1636 * tfactors.T9 + -1.3429 * tfactors.T953 + 161.575 * tfactors.lnT9;

    dln_set_rate_dT9 =  114.648 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 174.94 * tfactors.T943i + (1.0/3.0) * -365.37 * tfactors.T923i
                              + 23.1636 + (5.0/3.0) * -1.3429 * tfactors.T923 + 161.575 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s32__p_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 --> p + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  25.1729 + -106.637 * tfactors.T9i + 8.09341 * tfactors.T913
                         + -0.615971 * tfactors.T9 + 0.031159 * tfactors.T953;

    dln_set_rate_dT9 =  106.637 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 8.09341 * tfactors.T923i
                              + -0.615971 + (5.0/3.0) * 0.031159 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  21.6829 + -105.119 * tfactors.T9i;

    dln_set_rate_dT9 =  105.119 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  43.6109 + -102.86 * tfactors.T9i + -25.3278 * tfactors.T913i + 6.4931 * tfactors.T913
                         + -9.27513 * tfactors.T9 + -0.610439 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  102.86 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -25.3278 * tfactors.T943i + (1.0/3.0) * 6.4931 * tfactors.T923i
                              + -9.27513 + (5.0/3.0) * -0.610439 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s32__he4_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 --> he4 + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  72.813 + -80.626 * tfactors.T9i + -59.4896 * tfactors.T913i + 4.47205 * tfactors.T913
                         + -4.78989 * tfactors.T9 + 0.557201 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  80.626 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -59.4896 * tfactors.T943i + (1.0/3.0) * 4.47205 * tfactors.T923i
                              + -4.78989 + (5.0/3.0) * 0.557201 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s33__n_s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 --> n + s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  34.7199 + -100.079 * tfactors.T9i + -15.0178 * tfactors.T913i + 16.3567 * tfactors.T913
                         + -0.436839 * tfactors.T9 + -0.00574462 * tfactors.T953 + -8.28034 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.079 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -15.0178 * tfactors.T943i + (1.0/3.0) * 16.3567 * tfactors.T923i
                              + -0.436839 + (5.0/3.0) * -0.00574462 * tfactors.T923 + -8.28034 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s33__p_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 --> p + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  130.726 + -114.848 * tfactors.T9i + 147.624 * tfactors.T913i + -261.318 * tfactors.T913
                         + 14.2732 * tfactors.T9 + -0.776243 * tfactors.T953 + 128.247 * tfactors.lnT9;

    dln_set_rate_dT9 =  114.848 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 147.624 * tfactors.T943i + (1.0/3.0) * -261.318 * tfactors.T923i
                              + 14.2732 + (5.0/3.0) * -0.776243 * tfactors.T923 + 128.247 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s33__he4_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 --> he4 + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  73.7708 + -82.576 * tfactors.T9i + -59.5755 * tfactors.T913i + 1.06274 * tfactors.T913
                         + -3.07529 * tfactors.T9 + 0.372011 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  82.576 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -59.5755 * tfactors.T943i + (1.0/3.0) * 1.06274 * tfactors.T923i
                              + -3.07529 + (5.0/3.0) * 0.372011 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s34__n_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 --> n + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  20.868 + -132.246 * tfactors.T9i + -23.1351 * tfactors.T913i + 43.3623 * tfactors.T913
                         + -2.74733 * tfactors.T9 + 0.159045 * tfactors.T953 + -18.1332 * tfactors.lnT9;

    dln_set_rate_dT9 =  132.246 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.1351 * tfactors.T943i + (1.0/3.0) * 43.3623 * tfactors.T923i
                              + -2.74733 + (5.0/3.0) * 0.159045 * tfactors.T923 + -18.1332 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s34__p_p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 --> p + p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  198.208 + -130.135 * tfactors.T9i + 161.691 * tfactors.T913i + -350.015 * tfactors.T913
                         + 24.3597 * tfactors.T9 + -1.56396 * tfactors.T953 + 151.463 * tfactors.lnT9;

    dln_set_rate_dT9 =  130.135 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 161.691 * tfactors.T943i + (1.0/3.0) * -350.015 * tfactors.T923i
                              + 24.3597 + (5.0/3.0) * -1.56396 * tfactors.T923 + 151.463 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s34__he4_si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 --> he4 + si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  72.4051 + -91.9515 * tfactors.T9i + -59.6559 * tfactors.T913i + 3.70141 * tfactors.T913
                         + -3.12537 * tfactors.T9 + 0.307626 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  91.9515 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -59.6559 * tfactors.T943i + (1.0/3.0) * 3.70141 * tfactors.T923i
                              + -3.12537 + (5.0/3.0) * 0.307626 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s35__n_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 --> n + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  63.6891 + -81.2902 * tfactors.T9i + 25.2182 * tfactors.T913i + -59.2704 * tfactors.T913
                         + 4.22256 * tfactors.T9 + -0.274247 * tfactors.T953 + 26.032 * tfactors.lnT9;

    dln_set_rate_dT9 =  81.2902 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 25.2182 * tfactors.T943i + (1.0/3.0) * -59.2704 * tfactors.T923i
                              + 4.22256 + (5.0/3.0) * -0.274247 * tfactors.T923 + 26.032 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s35__he4_si31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 --> he4 + si31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -48.3481 + -98.5134 * tfactors.T9i + -98.5176 * tfactors.T913i + 171.207 * tfactors.T913
                         + -14.3839 * tfactors.T9 + 0.960708 * tfactors.T953 + -60.4936 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.5134 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -98.5176 * tfactors.T943i + (1.0/3.0) * 171.207 * tfactors.T923i
                              + -14.3839 + (5.0/3.0) * 0.960708 * tfactors.T923 + -60.4936 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s36__n_s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s36 --> n + s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.1077 + -114.757 * tfactors.T9i + -2.51293 * tfactors.T913
                         + 0.668068 * tfactors.T9 + -0.0786735 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  114.757 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.51293 * tfactors.T923i
                              + 0.668068 + (5.0/3.0) * -0.0786735 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_s36__he4_si32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s36 --> he4 + si32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -128.015 + -104.996 * tfactors.T9i + -232.306 * tfactors.T913i + 393.438 * tfactors.T913
                         + -25.2071 * tfactors.T9 + 1.4457 * tfactors.T953 + -169.971 * tfactors.lnT9;

    dln_set_rate_dT9 =  104.996 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -232.306 * tfactors.T943i + (1.0/3.0) * 393.438 * tfactors.T923i
                              + -25.2071 + (5.0/3.0) * 1.4457 * tfactors.T923 + -169.971 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl33__p_s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 --> p + s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  74.7432 + -26.4211 * tfactors.T9i + -29.7741 * tfactors.T913i + -87.4473 * tfactors.T913
                         + 182.189 * tfactors.T9 + -128.625 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.4211 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -29.7741 * tfactors.T943i + (1.0/3.0) * -87.4473 * tfactors.T923i
                              + 182.189 + (5.0/3.0) * -128.625 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -4.96497 + -27.2952 * tfactors.T9i;

    dln_set_rate_dT9 =  27.2952 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  91.6078 + -29.4248 * tfactors.T9i + -33.7204 * tfactors.T913i + -32.7355 * tfactors.T913
                         + 3.92526 * tfactors.T9 + -0.250479 * tfactors.T953;

    dln_set_rate_dT9 =  29.4248 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.7204 * tfactors.T943i + (1.0/3.0) * -32.7355 * tfactors.T923i
                              + 3.92526 + (5.0/3.0) * -0.250479 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl33__he4_p29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 --> he4 + p29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  66.203 + -75.1475 * tfactors.T9i + -62.3802 * tfactors.T913i + 0.593062 * tfactors.T913
                         + -1.14226 * tfactors.T9 + 0.0934776 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  75.1475 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -62.3802 * tfactors.T943i + (1.0/3.0) * 0.593062 * tfactors.T923i
                              + -1.14226 + (5.0/3.0) * 0.0934776 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl34__n_cl33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 --> n + cl33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  33.1968 + -133.541 * tfactors.T9i + 0.921411 * tfactors.T913
                         + -0.0823764 * tfactors.T9 + 0.000852746 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  133.541 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.921411 * tfactors.T923i
                              + -0.0823764 + (5.0/3.0) * 0.000852746 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl34__p_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 --> p + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.5381 + -59.679 * tfactors.T9i + -26.777 * tfactors.T913i + -5.96882 * tfactors.T913
                         + -1.0706 * tfactors.T9 + 0.19692 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.679 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.777 * tfactors.T943i + (1.0/3.0) * -5.96882 * tfactors.T923i
                              + -1.0706 + (5.0/3.0) * 0.19692 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl34__he4_p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 --> he4 + p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  71.335 + -77.3338 * tfactors.T9i + -62.4643 * tfactors.T913i + -3.19028 * tfactors.T913
                         + -0.832633 * tfactors.T9 + 0.0987525 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  77.3338 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -62.4643 * tfactors.T943i + (1.0/3.0) * -3.19028 * tfactors.T923i
                              + -0.832633 + (5.0/3.0) * 0.0987525 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl35__n_cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 --> n + cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.9299 + -146.74 * tfactors.T9i + 0.990222 * tfactors.T913
                         + -0.146686 * tfactors.T9 + 0.00560251 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  146.74 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.990222 * tfactors.T923i
                              + -0.146686 + (5.0/3.0) * 0.00560251 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl35__p_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 --> p + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // se19r
    ln_set_rate =  7.39781 + -75.3374 * tfactors.T9i;

    dln_set_rate_dT9 =  75.3374 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  29.2773 + -79.0392 * tfactors.T9i;

    dln_set_rate_dT9 =  79.0392 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  4.33927 + -75.1053 * tfactors.T9i;

    dln_set_rate_dT9 =  75.1053 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  28.0819 + -78.5751 * tfactors.T9i;

    dln_set_rate_dT9 =  78.5751 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  22.7104 + -77.1013 * tfactors.T9i;

    dln_set_rate_dT9 =  77.1013 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  -37.7488 + -101.622 * tfactors.T9i + 454.53 * tfactors.T913i + -375.557 * tfactors.T913
                         + 12.6533 * tfactors.T9 + -0.408677 * tfactors.T953 + 246.618 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.622 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 454.53 * tfactors.T943i + (1.0/3.0) * -375.557 * tfactors.T923i
                              + 12.6533 + (5.0/3.0) * -0.408677 * tfactors.T923 + 246.618 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  14.5754 + -75.9594 * tfactors.T9i;

    dln_set_rate_dT9 =  75.9594 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  30.5303 + -79.6891 * tfactors.T9i;

    dln_set_rate_dT9 =  79.6891 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl35__he4_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 --> he4 + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  74.6679 + -81.2033 * tfactors.T9i + -62.5433 * tfactors.T913i + -2.95026 * tfactors.T913
                         + -0.89652 * tfactors.T9 + 0.0774126 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  81.2033 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -62.5433 * tfactors.T943i + (1.0/3.0) * -2.95026 * tfactors.T923i
                              + -0.89652 + (5.0/3.0) * 0.0774126 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl36__n_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 --> n + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  26.2181 + -99.453 * tfactors.T9i + -11.2145 * tfactors.T913i + 23.5701 * tfactors.T913
                         + -1.44059 * tfactors.T9 + 0.0755834 * tfactors.T953 + -8.8832 * tfactors.lnT9;

    dln_set_rate_dT9 =  99.453 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -11.2145 * tfactors.T943i + (1.0/3.0) * 23.5701 * tfactors.T923i
                              + -1.44059 + (5.0/3.0) * 0.0755834 * tfactors.T923 + -8.8832 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl36__p_s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 --> p + s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.5526 + -92.4237 * tfactors.T9i + -26.7922 * tfactors.T913i + -1.83516 * tfactors.T913
                         + -2.03932 * tfactors.T9 + 0.322305 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.4237 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.7922 * tfactors.T943i + (1.0/3.0) * -1.83516 * tfactors.T923i
                              + -2.03932 + (5.0/3.0) * 0.322305 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl36__he4_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 --> he4 + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -95.0744 + -90.1599 * tfactors.T9i + -158.272 * tfactors.T913i + 281.836 * tfactors.T913
                         + -20.652 * tfactors.T9 + 1.28543 * tfactors.T953 + -111.225 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.1599 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -158.272 * tfactors.T943i + (1.0/3.0) * 281.836 * tfactors.T923i
                              + -20.652 + (5.0/3.0) * 1.28543 * tfactors.T923 + -111.225 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl37__n_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 --> n + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  38.6282 + -119.659 * tfactors.T9i + -0.17256 * tfactors.T913i + -0.577904 * tfactors.T913
                         + 0.229273 * tfactors.T9 + -0.0412624 * tfactors.T953 + 1.28554 * tfactors.lnT9;

    dln_set_rate_dT9 =  119.659 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.17256 * tfactors.T943i + (1.0/3.0) * -0.577904 * tfactors.T923i
                              + 0.229273 + (5.0/3.0) * -0.0412624 * tfactors.T923 + 1.28554 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl37__p_s36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 --> p + s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.2542 + -97.3203 * tfactors.T9i + -26.7991 * tfactors.T913i + 0.0770118 * tfactors.T913
                         + -1.71514 * tfactors.T9 + 0.205981 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  97.3203 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.7991 * tfactors.T943i + (1.0/3.0) * 0.0770118 * tfactors.T923i
                              + -1.71514 + (5.0/3.0) * 0.205981 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cl37__he4_p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 --> he4 + p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  75.154 + -94.4688 * tfactors.T9i + 21.2001 * tfactors.T913i + -84.0086 * tfactors.T913
                         + 1.39426 * tfactors.T9 + 0.0896178 * tfactors.T953 + 49.3178 * tfactors.lnT9;

    dln_set_rate_dT9 =  94.4688 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.2001 * tfactors.T943i + (1.0/3.0) * -84.0086 * tfactors.T923i
                              + 1.39426 + (5.0/3.0) * 0.0896178 * tfactors.T923 + 49.3178 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar36__p_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 --> p + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  60.7366 + -98.7191 * tfactors.T9i + -27.8971 * tfactors.T913i + -16.2304 * tfactors.T913
                         + 35.255 * tfactors.T9 + -25.8411 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.7191 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -27.8971 * tfactors.T943i + (1.0/3.0) * -16.2304 * tfactors.T923i
                              + 35.255 + (5.0/3.0) * -25.8411 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  17.2028 + -102.37 * tfactors.T9i + 18.0179 * tfactors.T913
                         + -2.86304 * tfactors.T9 + 0.250854 * tfactors.T953;

    dln_set_rate_dT9 =  102.37 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 18.0179 * tfactors.T923i
                              + -2.86304 + (5.0/3.0) * 0.250854 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  16.0169 + -100.729 * tfactors.T9i;

    dln_set_rate_dT9 =  100.729 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -17.4751 + -99.2838 * tfactors.T9i;

    dln_set_rate_dT9 =  99.2838 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar36__he4_s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 --> he4 + s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  73.8164 + -77.0627 * tfactors.T9i + -65.3709 * tfactors.T913i + 5.68294 * tfactors.T913
                         + -5.00388 * tfactors.T9 + 0.571407 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  77.0627 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -65.3709 * tfactors.T943i + (1.0/3.0) * 5.68294 * tfactors.T923i
                              + -5.00388 + (5.0/3.0) * 0.571407 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar37__n_ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 --> n + ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  34.2933 + -101.941 * tfactors.T9i + -3.1764 * tfactors.T913i + 5.13191 * tfactors.T913
                         + -0.00639688 * tfactors.T9 + -0.0292833 * tfactors.T953 + -1.24683 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.941 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.1764 * tfactors.T943i + (1.0/3.0) * 5.13191 * tfactors.T923i
                              + -0.00639688 + (5.0/3.0) * -0.0292833 * tfactors.T923 + -1.24683 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar37__p_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 --> p + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.9101 + -101.131 * tfactors.T9i + -27.9044 * tfactors.T913i + -0.481331 * tfactors.T913
                         + -1.50793 * tfactors.T9 + 0.182531 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.131 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -27.9044 * tfactors.T943i + (1.0/3.0) * -0.481331 * tfactors.T923i
                              + -1.50793 + (5.0/3.0) * 0.182531 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar37__he4_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 --> he4 + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  74.852 + -78.7549 * tfactors.T9i + -65.4446 * tfactors.T913i + 3.59607 * tfactors.T913
                         + -3.40501 * tfactors.T9 + 0.363961 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  78.7549 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -65.4446 * tfactors.T943i + (1.0/3.0) * 3.59607 * tfactors.T923i
                              + -3.40501 + (5.0/3.0) * 0.363961 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar38__n_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 --> n + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  39.8454 + -137.376 * tfactors.T9i + -0.825362 * tfactors.T913
                         + 0.336634 * tfactors.T9 + -0.0509617 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  137.376 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.825362 * tfactors.T923i
                              + 0.336634 + (5.0/3.0) * -0.0509617 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar38__p_cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 --> p + cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.0616 + -118.853 * tfactors.T9i + -27.9113 * tfactors.T913i + 0.282028 * tfactors.T913
                         + -1.80122 * tfactors.T9 + 0.21751 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  118.853 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -27.9113 * tfactors.T943i + (1.0/3.0) * 0.282028 * tfactors.T923i
                              + -1.80122 + (5.0/3.0) * 0.21751 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar38__he4_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 --> he4 + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cn18 
    ln_set_rate =  253.654 + -101.617 * tfactors.T9i + 635.332 * tfactors.T913i + -902.05 * tfactors.T913
                         + 42.5623 * tfactors.T9 + -2.08434 * tfactors.T953 + 478.85 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.617 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 635.332 * tfactors.T943i + (1.0/3.0) * -902.05 * tfactors.T923i
                              + 42.5623 + (5.0/3.0) * -2.08434 * tfactors.T923 + 478.85 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar39__n_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 --> n + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  36.3134 + -76.6032 * tfactors.T9i + 2.38837 * tfactors.T913i + -4.76536 * tfactors.T913
                         + 0.701311 * tfactors.T9 + -0.0705226 * tfactors.T953 + 3.30517 * tfactors.lnT9;

    dln_set_rate_dT9 =  76.6032 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.38837 * tfactors.T943i + (1.0/3.0) * -4.76536 * tfactors.T923i
                              + 0.701311 + (5.0/3.0) * -0.0705226 * tfactors.T923 + 3.30517 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar39__he4_s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 --> he4 + s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  74.3976 + -79.1493 * tfactors.T9i + -65.58 * tfactors.T913i + 0.163229 * tfactors.T913
                         + -2.20138 * tfactors.T9 + 0.232938 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  79.1493 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -65.58 * tfactors.T943i + (1.0/3.0) * 0.163229 * tfactors.T923i
                              + -2.20138 + (5.0/3.0) * 0.232938 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar40__n_ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar40 --> n + ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  41.5737 + -114.56 * tfactors.T9i + 2.09789 * tfactors.T913i + -4.77242 * tfactors.T913
                         + 0.64032 * tfactors.T9 + -0.0694485 * tfactors.T953 + 3.01561 * tfactors.lnT9;

    dln_set_rate_dT9 =  114.56 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.09789 * tfactors.T943i + (1.0/3.0) * -4.77242 * tfactors.T923i
                              + 0.64032 + (5.0/3.0) * -0.0694485 * tfactors.T923 + 3.01561 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ar40__he4_s36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar40 --> he4 + s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  74.9207 + -78.9192 * tfactors.T9i + -65.6425 * tfactors.T913i + 4.12861 * tfactors.T913
                         + -3.33119 * tfactors.T9 + 0.31889 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  78.9192 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -65.6425 * tfactors.T943i + (1.0/3.0) * 4.12861 * tfactors.T923i
                              + -3.33119 + (5.0/3.0) * 0.31889 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k37__p_ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k37 --> p + ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  26.976 + -25.1829 * tfactors.T9i;

    dln_set_rate_dT9 =  25.1829 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  25.4611 + -30.5381 * tfactors.T9i + 7.50962 * tfactors.T913
                         + -1.68675 * tfactors.T9 + 0.189725 * tfactors.T953;

    dln_set_rate_dT9 =  30.5381 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.50962 * tfactors.T923i
                              + -1.68675 + (5.0/3.0) * 0.189725 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  43.7706 + -21.5578 * tfactors.T9i + -28.9682 * tfactors.T913i
                         + -1.0 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  21.5578 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -28.9682 * tfactors.T943i
                              + (5.0/3.0) * -1.0 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k37__he4_cl33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k37 --> he4 + cl33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  71.6063 + -72.1995 * tfactors.T9i + -68.1442 * tfactors.T913i + -2.72746 * tfactors.T913
                         + -0.317537 * tfactors.T9 + 0.0162782 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  72.1995 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.1442 * tfactors.T943i + (1.0/3.0) * -2.72746 * tfactors.T923i
                              + -0.317537 + (5.0/3.0) * 0.0162782 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k38__n_k37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 --> n + k37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  32.0874 + -140.087 * tfactors.T9i + 0.538174 * tfactors.T913
                         + -0.0208079 * tfactors.T9 + -0.00404949 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  140.087 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.538174 * tfactors.T923i
                              + -0.0208079 + (5.0/3.0) * -0.00404949 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k38__p_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 --> p + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.8316 + -59.6703 * tfactors.T9i + -28.9954 * tfactors.T913i + -5.57966 * tfactors.T913
                         + -1.27516 * tfactors.T9 + 0.217568 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.6703 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -28.9954 * tfactors.T943i + (1.0/3.0) * -5.57966 * tfactors.T923i
                              + -1.27516 + (5.0/3.0) * 0.217568 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k38__he4_cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 --> he4 + cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  70.9382 + -78.7462 * tfactors.T9i + -68.2165 * tfactors.T913i + -2.18792 * tfactors.T913
                         + -1.25322 * tfactors.T9 + 0.140901 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  78.7462 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.2165 * tfactors.T943i + (1.0/3.0) * -2.18792 * tfactors.T923i
                              + -1.25322 + (5.0/3.0) * 0.140901 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k39__n_k38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 --> n + k38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.986 + -151.759 * tfactors.T9i + -0.161985 * tfactors.T913
                         + 0.187817 * tfactors.T9 + -0.0320464 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  151.759 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.161985 * tfactors.T923i
                              + 0.187817 + (5.0/3.0) * -0.0320464 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k39__p_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 --> p + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.5639 + -74.0533 * tfactors.T9i + -29.0021 * tfactors.T913i + -0.525968 * tfactors.T913
                         + -1.94216 * tfactors.T9 + 0.267346 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  74.0533 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -29.0021 * tfactors.T943i + (1.0/3.0) * -0.525968 * tfactors.T923i
                              + -1.94216 + (5.0/3.0) * 0.267346 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k39__he4_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 --> he4 + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  77.6477 + -83.7658 * tfactors.T9i + -68.2848 * tfactors.T913i + 0.0178545 * tfactors.T913
                         + -2.06783 * tfactors.T9 + 0.199659 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  83.7658 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.2848 * tfactors.T943i + (1.0/3.0) * 0.0178545 * tfactors.T923i
                              + -2.06783 + (5.0/3.0) * 0.199659 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k40__n_k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 --> n + k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  40.473 + -90.4754 * tfactors.T9i + -2.2227 * tfactors.T913i + -1.88579 * tfactors.T913
                         + 0.714904 * tfactors.T9 + -0.0774902 * tfactors.T953 + 0.640527 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.4754 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.2227 * tfactors.T943i + (1.0/3.0) * -1.88579 * tfactors.T923i
                              + 0.714904 + (5.0/3.0) * -0.0774902 * tfactors.T923 + 0.640527 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k40__p_ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 --> p + ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.5373 + -87.9872 * tfactors.T9i + -29.0085 * tfactors.T913i + -2.81753 * tfactors.T913
                         + -0.757962 * tfactors.T9 + 0.099462 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  87.9872 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -29.0085 * tfactors.T943i + (1.0/3.0) * -2.81753 * tfactors.T923i
                              + -0.757962 + (5.0/3.0) * 0.099462 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k40__he4_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 --> he4 + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  80.0619 + -74.7128 * tfactors.T9i + -68.3499 * tfactors.T913i + -4.69433 * tfactors.T913
                         + -1.24812 * tfactors.T9 + 0.169306 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  74.7128 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.3499 * tfactors.T943i + (1.0/3.0) * -4.69433 * tfactors.T923i
                              + -1.24812 + (5.0/3.0) * 0.169306 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k41__n_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 --> n + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  41.9339 + -117.19 * tfactors.T9i + 1.90527 * tfactors.T913i + -4.8523 * tfactors.T913
                         + 0.552061 * tfactors.T9 + -0.0570777 * tfactors.T953 + 2.96777 * tfactors.lnT9;

    dln_set_rate_dT9 =  117.19 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.90527 * tfactors.T943i + (1.0/3.0) * -4.8523 * tfactors.T923i
                              + 0.552061 + (5.0/3.0) * -0.0570777 * tfactors.T923 + 2.96777 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k41__p_ar40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 --> p + ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.6932 + -90.6097 * tfactors.T9i + -29.0146 * tfactors.T913i + 0.65181 * tfactors.T913
                         + -1.50557 * tfactors.T9 + 0.139974 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.6097 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -29.0146 * tfactors.T943i + (1.0/3.0) * 0.65181 * tfactors.T923i
                              + -1.50557 + (5.0/3.0) * 0.139974 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_k41__he4_cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 --> he4 + cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  76.1843 + -72.2085 * tfactors.T9i + -68.4116 * tfactors.T913i + 3.55194 * tfactors.T913
                         + -2.84942 * tfactors.T9 + 0.24958 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  72.2085 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.4116 * tfactors.T943i + (1.0/3.0) * 3.55194 * tfactors.T923i
                              + -2.84942 + (5.0/3.0) * 0.24958 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca40__p_k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 --> p + k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // lo18r
    ln_set_rate =  613.153 + -109.213 * tfactors.T9i + 641.844 * tfactors.T913i + -1248.49 * tfactors.T913
                         + 566.426 * tfactors.lnT9;

    dln_set_rate_dT9 =  109.213 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 641.844 * tfactors.T943i + (1.0/3.0) * -1248.49 * tfactors.T923i
                              + 566.426 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // lo18r
    ln_set_rate =  127.306 + -98.3134 * tfactors.T9i + 41.1723 * tfactors.T913i + -149.299 * tfactors.T913
                         + 10.5229 * tfactors.T9 + -0.68208 * tfactors.T953 + 60.7367 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.3134 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 41.1723 * tfactors.T943i + (1.0/3.0) * -149.299 * tfactors.T923i
                              + 10.5229 + (5.0/3.0) * -0.68208 * tfactors.T923 + 60.7367 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // lo18r
    ln_set_rate =  2786.44 + -101.871 * tfactors.T9i + 802.18 * tfactors.T913i + -4010.27 * tfactors.T913
                         + 1137.69 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.871 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 802.18 * tfactors.T943i + (1.0/3.0) * -4010.27 * tfactors.T923i
                              + 1137.69 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca40__he4_ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 --> he4 + ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  77.2826 + -81.6916 * tfactors.T9i + -71.0046 * tfactors.T913i + 4.0656 * tfactors.T913
                         + -5.26509 * tfactors.T9 + 0.683546 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  81.6916 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -71.0046 * tfactors.T943i + (1.0/3.0) * 4.0656 * tfactors.T923i
                              + -5.26509 + (5.0/3.0) * 0.683546 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca41__n_ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 --> n + ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  24.6353 + -96.9664 * tfactors.T9i + -9.18636 * tfactors.T913i + 21.0095 * tfactors.T913
                         + -1.33326 * tfactors.T9 + 0.0769347 * tfactors.T953 + -7.16245 * tfactors.lnT9;

    dln_set_rate_dT9 =  96.9664 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -9.18636 * tfactors.T943i + (1.0/3.0) * 21.0095 * tfactors.T923i
                              + -1.33326 + (5.0/3.0) * 0.0769347 * tfactors.T923 + -7.16245 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca41__p_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 --> p + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.8838 + -103.182 * tfactors.T9i + -30.0795 * tfactors.T913i + 0.0447475 * tfactors.T913
                         + -1.69565 * tfactors.T9 + 0.20173 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.182 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -30.0795 * tfactors.T943i + (1.0/3.0) * 0.0447475 * tfactors.T923i
                              + -1.69565 + (5.0/3.0) * 0.20173 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca41__he4_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 --> he4 + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  76.9971 + -76.764 * tfactors.T9i + -71.0688 * tfactors.T913i + 2.71847 * tfactors.T913
                         + -3.17333 * tfactors.T9 + 0.335323 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  76.764 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -71.0688 * tfactors.T943i + (1.0/3.0) * 2.71847 * tfactors.T923i
                              + -3.17333 + (5.0/3.0) * 0.335323 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca42__n_ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 --> n + ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  46.1952 + -133.264 * tfactors.T9i + 3.7037 * tfactors.T913i + -9.99246 * tfactors.T913
                         + 1.05894 * tfactors.T9 + -0.0978564 * tfactors.T953 + 4.93604 * tfactors.lnT9;

    dln_set_rate_dT9 =  133.264 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 3.7037 * tfactors.T943i + (1.0/3.0) * -9.99246 * tfactors.T923i
                              + 1.05894 + (5.0/3.0) * -0.0978564 * tfactors.T923 + 4.93604 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca42__p_k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 --> p + k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM86r
    ln_set_rate =  41.0777 + -131.259 * tfactors.T9i + -1.68317 * tfactors.T913
                         + 0.692171 * tfactors.T9 + -0.0831029 * tfactors.T953;

    dln_set_rate_dT9 =  131.259 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.68317 * tfactors.T923i
                              + 0.692171 + (5.0/3.0) * -0.0831029 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM86n
    ln_set_rate =  57.2573 + -119.259 * tfactors.T9i + -30.08 * tfactors.T913i + 2.93877 * tfactors.T913
                         + 2.77388 * tfactors.T9 + -4.8284 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  119.259 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -30.08 * tfactors.T943i + (1.0/3.0) * 2.93877 * tfactors.T923i
                              + 2.77388 + (5.0/3.0) * -4.8284 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca42__he4_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 --> he4 + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  77.5813 + -72.6145 * tfactors.T9i + -71.1296 * tfactors.T913i + 2.75299 * tfactors.T913
                         + -2.43406 * tfactors.T9 + 0.199511 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  72.6145 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -71.1296 * tfactors.T943i + (1.0/3.0) * 2.75299 * tfactors.T923i
                              + -2.43406 + (5.0/3.0) * 0.199511 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca43__n_ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 --> n + ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  37.587 + -92.0254 * tfactors.T9i + -2.75867 * tfactors.T913i + 0.860871 * tfactors.T913
                         + 0.583467 * tfactors.T9 + -0.094473 * tfactors.T953 + -0.09357 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.0254 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.75867 * tfactors.T943i + (1.0/3.0) * 0.860871 * tfactors.T923i
                              + 0.583467 + (5.0/3.0) * -0.094473 * tfactors.T923 + -0.09357 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca43__he4_ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 --> he4 + ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  77.9582 + -88.096 * tfactors.T9i + -71.1879 * tfactors.T913i + 2.58821 * tfactors.T913
                         + -3.67809 * tfactors.T9 + 0.431537 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  88.096 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -71.1879 * tfactors.T943i + (1.0/3.0) * 2.58821 * tfactors.T923i
                              + -3.67809 + (5.0/3.0) * 0.431537 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca44__n_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 --> n + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  36.4384 + -129.179 * tfactors.T9i + -1.26512 * tfactors.T913i + 6.74718 * tfactors.T913
                         + -0.673582 * tfactors.T9 + 0.0412245 * tfactors.T953 + -0.80362 * tfactors.lnT9;

    dln_set_rate_dT9 =  129.179 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.26512 * tfactors.T943i + (1.0/3.0) * 6.74718 * tfactors.T923i
                              + -0.673582 + (5.0/3.0) * 0.0412245 * tfactors.T923 + -0.80362 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca44__he4_ar40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 --> he4 + ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  76.1857 + -102.74 * tfactors.T9i + -71.2432 * tfactors.T913i + 6.75101 * tfactors.T913
                         + -5.53183 * tfactors.T9 + 0.667023 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  102.74 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -71.2432 * tfactors.T943i + (1.0/3.0) * 6.75101 * tfactors.T923i
                              + -5.53183 + (5.0/3.0) * 0.667023 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca45__n_ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 --> n + ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  23.6235 + -85.8488 * tfactors.T9i + -17.5809 * tfactors.T913i + 30.835 * tfactors.T913
                         + -1.52658 * tfactors.T9 + 0.0495163 * tfactors.T953 + -13.0794 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.8488 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -17.5809 * tfactors.T943i + (1.0/3.0) * 30.835 * tfactors.T923i
                              + -1.52658 + (5.0/3.0) * 0.0495163 * tfactors.T923 + -13.0794 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca46__n_ca45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca46 --> n + ca45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  48.3638 + -120.708 * tfactors.T9i + 5.01526 * tfactors.T913i + -14.4226 * tfactors.T913
                         + 1.37087 * tfactors.T9 + -0.111582 * tfactors.T953 + 6.37661 * tfactors.lnT9;

    dln_set_rate_dT9 =  120.708 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.01526 * tfactors.T943i + (1.0/3.0) * -14.4226 * tfactors.T923i
                              + 1.37087 + (5.0/3.0) * -0.111582 * tfactors.T923 + 6.37661 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca47__n_ca46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca47 --> n + ca46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  20.7079 + -84.2309 * tfactors.T9i + -19.7417 * tfactors.T913i + 35.2401 * tfactors.T913
                         + -1.61262 * tfactors.T9 + 0.0443701 * tfactors.T953 + -15.2507 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.2309 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -19.7417 * tfactors.T943i + (1.0/3.0) * 35.2401 * tfactors.T923i
                              + -1.61262 + (5.0/3.0) * 0.0443701 * tfactors.T923 + -15.2507 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ca48__n_ca47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca48 --> n + ca47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.9752 + -115.41 * tfactors.T9i + -2.88636 * tfactors.T913
                         + 0.79581 * tfactors.T9 + -0.0872236 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  115.41 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.88636 * tfactors.T923i
                              + 0.79581 + (5.0/3.0) * -0.0872236 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc43__p_ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 --> p + ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.4102 + -57.2082 * tfactors.T9i + -31.1381 * tfactors.T913i + -0.151667 * tfactors.T913
                         + -1.76926 * tfactors.T9 + 0.219569 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  57.2082 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.1381 * tfactors.T943i + (1.0/3.0) * -0.151667 * tfactors.T923i
                              + -1.76926 + (5.0/3.0) * 0.219569 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc43__he4_k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 --> he4 + k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  78.3727 + -55.7693 * tfactors.T9i + -73.8006 * tfactors.T913i + 1.87885 * tfactors.T913
                         + -2.75862 * tfactors.T9 + 0.279678 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  55.7693 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.8006 * tfactors.T943i + (1.0/3.0) * 1.87885 * tfactors.T923i
                              + -2.75862 + (5.0/3.0) * 0.279678 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc44__n_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 --> n + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  39.9046 + -112.558 * tfactors.T9i + -0.575865 * tfactors.T913
                         + 0.0565199 * tfactors.T9 + -0.0129886 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  112.558 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.575865 * tfactors.T923i
                              + 0.0565199 + (5.0/3.0) * -0.0129886 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc44__p_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 --> p + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.0796 + -77.7087 * tfactors.T9i + -31.1437 * tfactors.T913i + 1.02701 * tfactors.T913
                         + -1.81612 * tfactors.T9 + 0.197287 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  77.7087 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.1437 * tfactors.T943i + (1.0/3.0) * 1.02701 * tfactors.T923i
                              + -1.81612 + (5.0/3.0) * 0.197287 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc44__he4_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 --> he4 + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  81.5063 + -77.8175 * tfactors.T9i + -73.858 * tfactors.T913i + -1.10691 * tfactors.T913
                         + -2.42921 * tfactors.T9 + 0.294 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  77.8175 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.858 * tfactors.T943i + (1.0/3.0) * -1.10691 * tfactors.T923i
                              + -2.42921 + (5.0/3.0) * 0.294 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc45__n_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 --> n + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.2726 + -131.398 * tfactors.T9i + -1.31922 * tfactors.T913
                         + 0.167096 * tfactors.T9 + -0.0191676 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  131.398 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.31922 * tfactors.T923i
                              + 0.167096 + (5.0/3.0) * -0.0191676 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc45__p_ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 --> p + ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.5963 + -79.935 * tfactors.T9i + -31.1491 * tfactors.T913i + 0.402181 * tfactors.T913
                         + -1.30287 * tfactors.T9 + 0.135535 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  79.935 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.1491 * tfactors.T943i + (1.0/3.0) * 0.402181 * tfactors.T923i
                              + -1.30287 + (5.0/3.0) * 0.135535 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc45__he4_k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 --> he4 + k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  79.0608 + -92.0658 * tfactors.T9i + -73.9127 * tfactors.T913i + 0.81435 * tfactors.T913
                         + -2.90813 * tfactors.T9 + 0.335176 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.0658 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.9127 * tfactors.T943i + (1.0/3.0) * 0.81435 * tfactors.T923i
                              + -2.90813 + (5.0/3.0) * 0.335176 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc46__n_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 --> n + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  30.1819 + -101.612 * tfactors.T9i + -6.18502 * tfactors.T913i + 16.5806 * tfactors.T913
                         + -1.45949 * tfactors.T9 + 0.0995696 * tfactors.T953 + -5.03696 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.612 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -6.18502 * tfactors.T943i + (1.0/3.0) * 16.5806 * tfactors.T923i
                              + -1.45949 + (5.0/3.0) * 0.0995696 * tfactors.T923 + -5.03696 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc46__p_ca45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 --> p + ca45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.541 + -95.5531 * tfactors.T9i + -31.1543 * tfactors.T913i + -6.97397 * tfactors.T913
                         + -0.344025 * tfactors.T9 + 0.128258 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  95.5531 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.1543 * tfactors.T943i + (1.0/3.0) * -6.97397 * tfactors.T923i
                              + -0.344025 + (5.0/3.0) * 0.128258 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc47__n_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 --> n + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  41.5248 + -123.539 * tfactors.T9i + 1.157 * tfactors.T913i + -3.39674 * tfactors.T913
                         + 0.179575 * tfactors.T9 + -0.00780135 * tfactors.T953 + 2.28349 * tfactors.lnT9;

    dln_set_rate_dT9 =  123.539 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.157 * tfactors.T943i + (1.0/3.0) * -3.39674 * tfactors.T923i
                              + 0.179575 + (5.0/3.0) * -0.00780135 * tfactors.T923 + 2.28349 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc47__p_ca46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 --> p + ca46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.9566 + -98.4759 * tfactors.T9i + -31.1593 * tfactors.T913i + 0.979497 * tfactors.T913
                         + -1.14947 * tfactors.T9 + 0.064347 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.4759 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.1593 * tfactors.T943i + (1.0/3.0) * 0.979497 * tfactors.T923i
                              + -1.14947 + (5.0/3.0) * 0.064347 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc48__n_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 --> n + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  37.5173 + -95.5526 * tfactors.T9i + 0.297987 * tfactors.T913i + 0.438296 * tfactors.T913
                         + 0.0468739 * tfactors.T9 + -0.0255895 * tfactors.T953 + 1.27272 * tfactors.lnT9;

    dln_set_rate_dT9 =  95.5526 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.297987 * tfactors.T943i + (1.0/3.0) * 0.438296 * tfactors.T923i
                              + 0.0468739 + (5.0/3.0) * -0.0255895 * tfactors.T923 + 1.27272 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc48__p_ca47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 --> p + ca47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.7642 + -109.604 * tfactors.T9i + -31.164 * tfactors.T913i + -2.03245 * tfactors.T913
                         + 0.0494826 * tfactors.T9 + 0.00201831 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  109.604 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.164 * tfactors.T943i + (1.0/3.0) * -2.03245 * tfactors.T923i
                              + 0.0494826 + (5.0/3.0) * 0.00201831 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc49__n_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc49 --> n + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  41.8913 + -117.592 * tfactors.T9i + 2.32858 * tfactors.T913i + -6.44325 * tfactors.T913
                         + 0.608389 * tfactors.T9 + -0.0534156 * tfactors.T953 + 3.63196 * tfactors.lnT9;

    dln_set_rate_dT9 =  117.592 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.32858 * tfactors.T943i + (1.0/3.0) * -6.44325 * tfactors.T923i
                              + 0.608389 + (5.0/3.0) * -0.0534156 * tfactors.T923 + 3.63196 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_sc49__p_ca48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc49 --> p + ca48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.4528 + -111.719 * tfactors.T9i + -31.1685 * tfactors.T913i + 2.20987 * tfactors.T913
                         + -2.24347 * tfactors.T9 + 0.239302 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  111.719 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.1685 * tfactors.T943i + (1.0/3.0) * 2.20987 * tfactors.T923i
                              + -2.24347 + (5.0/3.0) * 0.239302 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti44__p_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 --> p + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.5939 + -100.373 * tfactors.T9i + -32.1734 * tfactors.T913i + -1.77078 * tfactors.T913
                         + -2.21706 * tfactors.T9 + 0.298499 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.373 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.1734 * tfactors.T943i + (1.0/3.0) * -1.77078 * tfactors.T923i
                              + -2.21706 + (5.0/3.0) * 0.298499 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti44__he4_ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 --> he4 + ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // chw0 
    ln_set_rate =  78.6991 + -59.4974 * tfactors.T9i + -76.4273 * tfactors.T913i + 3.87451 * tfactors.T913
                         + -3.61477 * tfactors.T9 + 0.367451 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.4974 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.4273 * tfactors.T943i + (1.0/3.0) * 3.87451 * tfactors.T923i
                              + -3.61477 + (5.0/3.0) * 0.367451 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti45__n_ti44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 --> n + ti44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.8432 + -110.575 * tfactors.T9i + 1.01203 * tfactors.T913
                         + -0.201174 * tfactors.T9 + 0.00360954 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  110.575 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.01203 * tfactors.T923i
                              + -0.201174 + (5.0/3.0) * 0.00360954 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti45__p_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 --> p + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.3467 + -98.3901 * tfactors.T9i + -32.179 * tfactors.T913i + 1.40668 * tfactors.T913
                         + -2.02828 * tfactors.T9 + 0.230326 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.3901 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.179 * tfactors.T943i + (1.0/3.0) * 1.40668 * tfactors.T923i
                              + -2.02828 + (5.0/3.0) * 0.230326 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti45__he4_ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 --> he4 + ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  79.5829 + -73.0258 * tfactors.T9i + -76.4839 * tfactors.T913i + 3.03748 * tfactors.T913
                         + -2.59814 * tfactors.T9 + 0.210582 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  73.0258 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.4839 * tfactors.T943i + (1.0/3.0) * 3.03748 * tfactors.T923i
                              + -2.59814 + (5.0/3.0) * 0.210582 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti46__n_ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 --> n + ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  42.8852 + -153.052 * tfactors.T9i + -1.55633 * tfactors.T913
                         + 0.300783 * tfactors.T9 + -0.0373696 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  153.052 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.55633 * tfactors.T923i
                              + 0.300783 + (5.0/3.0) * -0.0373696 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti46__p_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 --> p + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.5905 + -120.044 * tfactors.T9i + -32.1843 * tfactors.T913i + 1.38642 * tfactors.T913
                         + -1.64811 * tfactors.T9 + 0.157323 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  120.044 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.1843 * tfactors.T943i + (1.0/3.0) * 1.38642 * tfactors.T923i
                              + -1.64811 + (5.0/3.0) * 0.157323 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti46__he4_ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 --> he4 + ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  79.7886 + -92.8507 * tfactors.T9i + -76.5379 * tfactors.T913i + 2.80099 * tfactors.T913
                         + -2.34788 * tfactors.T9 + 0.150014 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.8507 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.5379 * tfactors.T943i + (1.0/3.0) * 2.80099 * tfactors.T923i
                              + -2.34788 + (5.0/3.0) * 0.150014 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti47__n_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 --> n + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  34.1579 + -102.963 * tfactors.T9i + -7.30817 * tfactors.T913i + 10.713 * tfactors.T913
                         + -0.537251 * tfactors.T9 + 0.0187304 * tfactors.T953 + -3.88893 * tfactors.lnT9;

    dln_set_rate_dT9 =  102.963 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -7.30817 * tfactors.T943i + (1.0/3.0) * 10.713 * tfactors.T923i
                              + -0.537251 + (5.0/3.0) * 0.0187304 * tfactors.T923 + -3.88893 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti47__p_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 --> p + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  158.586 + -126.911 * tfactors.T9i + 212.079 * tfactors.T913i + -358.599 * tfactors.T913
                         + 19.2793 * tfactors.T9 + -1.01913 * tfactors.T953 + 177.754 * tfactors.lnT9;

    dln_set_rate_dT9 =  126.911 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 212.079 * tfactors.T943i + (1.0/3.0) * -358.599 * tfactors.T923i
                              + 19.2793 + (5.0/3.0) * -1.01913 * tfactors.T923 + 177.754 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti47__he4_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 --> he4 + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  85.7166 + -103.845 * tfactors.T9i + -76.5897 * tfactors.T913i + -7.46117 * tfactors.T913
                         + -0.574977 * tfactors.T9 + 0.115742 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.845 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.5897 * tfactors.T943i + (1.0/3.0) * -7.46117 * tfactors.T923i
                              + -0.574977 + (5.0/3.0) * 0.115742 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti48__n_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 --> n + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  40.3394 + -134.911 * tfactors.T9i + -2.34945 * tfactors.T913i + 3.2238 * tfactors.T913
                         + -0.0455487 * tfactors.T9 + -0.0153771 * tfactors.T953 + -0.60785 * tfactors.lnT9;

    dln_set_rate_dT9 =  134.911 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.34945 * tfactors.T943i + (1.0/3.0) * 3.2238 * tfactors.T923i
                              + -0.0455487 + (5.0/3.0) * -0.0153771 * tfactors.T923 + -0.60785 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti48__p_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 --> p + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  76.1705 + -137.87 * tfactors.T9i + 155.189 * tfactors.T913i + -211.783 * tfactors.T913
                         + 9.70286 * tfactors.T9 + -0.48757 * tfactors.T953 + 118.807 * tfactors.lnT9;

    dln_set_rate_dT9 =  137.87 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 155.189 * tfactors.T943i + (1.0/3.0) * -211.783 * tfactors.T923i
                              + 9.70286 + (5.0/3.0) * -0.48757 * tfactors.T923 + 118.807 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti48__he4_ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 --> he4 + ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  80.8784 + -109.595 * tfactors.T9i + -76.6391 * tfactors.T913i + 2.70825 * tfactors.T913
                         + -4.48808 * tfactors.T9 + 0.582872 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  109.595 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.6391 * tfactors.T943i + (1.0/3.0) * 2.70825 * tfactors.T923i
                              + -4.48808 + (5.0/3.0) * 0.582872 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti49__n_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 --> n + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  4.8075 + -94.1668 * tfactors.T9i + -32.4895 * tfactors.T913i + 67.9234 * tfactors.T913
                         + -4.27126 * tfactors.T9 + 0.230364 * tfactors.T953 + -27.9521 * tfactors.lnT9;

    dln_set_rate_dT9 =  94.1668 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.4895 * tfactors.T943i + (1.0/3.0) * 67.9234 * tfactors.T923i
                              + -4.27126 + (5.0/3.0) * 0.230364 * tfactors.T923 + -27.9521 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti49__p_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 --> p + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  125.332 + -137.251 * tfactors.T9i + 198.826 * tfactors.T913i + -313.844 * tfactors.T913
                         + 17.0251 * tfactors.T9 + -0.945704 * tfactors.T953 + 160.904 * tfactors.lnT9;

    dln_set_rate_dT9 =  137.251 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 198.826 * tfactors.T943i + (1.0/3.0) * -313.844 * tfactors.T923i
                              + 17.0251 + (5.0/3.0) * -0.945704 * tfactors.T923 + 160.904 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti49__he4_ca45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 --> he4 + ca45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  82.6247 + -118.039 * tfactors.T9i + -76.6866 * tfactors.T913i + -9.95306 * tfactors.T913
                         + 1.72367 * tfactors.T9 + -0.226004 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  118.039 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.6866 * tfactors.T943i + (1.0/3.0) * -9.95306 * tfactors.T923i
                              + 1.72367 + (5.0/3.0) * -0.226004 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti50__n_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 --> n + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  39.3875 + -126.916 * tfactors.T9i + -2.8384 * tfactors.T913i + 4.10103 * tfactors.T913
                         + -0.0325714 * tfactors.T9 + -0.0305035 * tfactors.T953 + -0.8012 * tfactors.lnT9;

    dln_set_rate_dT9 =  126.916 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.8384 * tfactors.T943i + (1.0/3.0) * 4.10103 * tfactors.T923i
                              + -0.0325714 + (5.0/3.0) * -0.0305035 * tfactors.T923 + -0.8012 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti50__p_sc49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 --> p + sc49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  132.698 + -146.58 * tfactors.T9i + 195.561 * tfactors.T913i + -317.373 * tfactors.T913
                         + 17.5352 * tfactors.T9 + -0.999861 * tfactors.T953 + 160.884 * tfactors.lnT9;

    dln_set_rate_dT9 =  146.58 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 195.561 * tfactors.T943i + (1.0/3.0) * -317.373 * tfactors.T923i
                              + 17.5352 + (5.0/3.0) * -0.999861 * tfactors.T923 + 160.884 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti50__he4_ca46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 --> he4 + ca46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  87.8722 + -124.36 * tfactors.T9i + -76.732 * tfactors.T913i + -13.6546 * tfactors.T913
                         + 1.61796 * tfactors.T9 + -0.159 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  124.36 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.732 * tfactors.T943i + (1.0/3.0) * -13.6546 * tfactors.T923i
                              + 1.61796 + (5.0/3.0) * -0.159 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti51__n_ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 --> n + ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  62.6945 + -73.9572 * tfactors.T9i + 7.07296 * tfactors.T913i + -37.8514 * tfactors.T913
                         + 4.03187 * tfactors.T9 + -0.339274 * tfactors.T953 + 12.9094 * tfactors.lnT9;

    dln_set_rate_dT9 =  73.9572 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.07296 * tfactors.T943i + (1.0/3.0) * -37.8514 * tfactors.T923i
                              + 4.03187 + (5.0/3.0) * -0.339274 * tfactors.T923 + 12.9094 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ti51__he4_ca47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 --> he4 + ca47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  76.3409 + -113.871 * tfactors.T9i + -76.7758 * tfactors.T913i + -1.97823 * tfactors.T913
                         + -0.552991 * tfactors.T9 + 0.0318371 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  113.871 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.7758 * tfactors.T943i + (1.0/3.0) * -1.97823 * tfactors.T923i
                              + -0.552991 + (5.0/3.0) * 0.0318371 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v46__p_ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v46 --> p + ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.199 + -62.1566 * tfactors.T9i + -33.1981 * tfactors.T913i + -1.66837 * tfactors.T913
                         + -2.50285 * tfactors.T9 + 0.349152 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  62.1566 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.1981 * tfactors.T943i + (1.0/3.0) * -1.66837 * tfactors.T923i
                              + -2.50285 + (5.0/3.0) * 0.349152 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v47__n_v46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 --> n + v46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  38.0277 + -150.863 * tfactors.T9i + -0.692996 * tfactors.T913
                         + 0.316873 * tfactors.T9 + -0.0417235 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  150.863 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.692996 * tfactors.T923i
                              + 0.316873 + (5.0/3.0) * -0.0417235 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v47__p_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 --> p + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.0555 + -59.9674 * tfactors.T9i + -33.2034 * tfactors.T913i + 0.505619 * tfactors.T913
                         + -1.73654 * tfactors.T9 + 0.207342 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.9674 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.2034 * tfactors.T943i + (1.0/3.0) * 0.505619 * tfactors.T923i
                              + -1.73654 + (5.0/3.0) * 0.207342 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v47__he4_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 --> he4 + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  84.6713 + -95.6099 * tfactors.T9i + -79.122 * tfactors.T913i + -7.07006 * tfactors.T913
                         + 0.424183 * tfactors.T9 + -0.0665231 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  95.6099 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -79.122 * tfactors.T943i + (1.0/3.0) * -7.07006 * tfactors.T923i
                              + 0.424183 + (5.0/3.0) * -0.0665231 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v48__n_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 --> n + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.4146 + -122.366 * tfactors.T9i + -2.40159 * tfactors.T913
                         + 0.594573 * tfactors.T9 + -0.0682896 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  122.366 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.40159 * tfactors.T923i
                              + 0.594573 + (5.0/3.0) * -0.0682896 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v48__p_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 --> p + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.4638 + -79.2815 * tfactors.T9i + -33.2084 * tfactors.T913i + 1.06738 * tfactors.T913
                         + -1.55342 * tfactors.T9 + 0.159225 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  79.2815 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.2084 * tfactors.T943i + (1.0/3.0) * 1.06738 * tfactors.T923i
                              + -1.55342 + (5.0/3.0) * 0.159225 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v48__he4_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 --> he4 + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  81.006 + -105.418 * tfactors.T9i + -79.1731 * tfactors.T913i + -4.22583 * tfactors.T913
                         + -0.427863 * tfactors.T9 + 0.0235817 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  105.418 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -79.1731 * tfactors.T943i + (1.0/3.0) * -4.22583 * tfactors.T923i
                              + -0.427863 + (5.0/3.0) * 0.0235817 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v49__n_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 --> n + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.6761 + -134.066 * tfactors.T9i + -0.917026 * tfactors.T913
                         + -0.109162 * tfactors.T9 + 0.0127488 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  134.066 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.917026 * tfactors.T923i
                              + -0.109162 + (5.0/3.0) * 0.0127488 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v49__p_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 --> p + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.8861 + -78.4254 * tfactors.T9i + -33.2133 * tfactors.T913i + 0.564373 * tfactors.T913
                         + -1.18789 * tfactors.T9 + 0.110892 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  78.4254 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.2133 * tfactors.T943i + (1.0/3.0) * 0.564373 * tfactors.T923i
                              + -1.18789 + (5.0/3.0) * 0.110892 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v49__he4_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 --> he4 + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  85.107 + -108.085 * tfactors.T9i + -79.222 * tfactors.T913i + -5.31022 * tfactors.T913
                         + -1.37323 * tfactors.T9 + 0.21679 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  108.085 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -79.222 * tfactors.T943i + (1.0/3.0) * -5.31022 * tfactors.T923i
                              + -1.37323 + (5.0/3.0) * 0.21679 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v50__n_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 --> n + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.7345 + -108.339 * tfactors.T9i + -1.8725 * tfactors.T913
                         + 0.291609 * tfactors.T9 + -0.0370216 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  108.339 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.8725 * tfactors.T923i
                              + 0.291609 + (5.0/3.0) * -0.0370216 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v50__p_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 --> p + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.1941 + -92.2758 * tfactors.T9i + -33.2179 * tfactors.T913i + 3.05321 * tfactors.T913
                         + -2.48884 * tfactors.T9 + 0.254524 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.2758 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.2179 * tfactors.T943i + (1.0/3.0) * 3.05321 * tfactors.T923i
                              + -2.48884 + (5.0/3.0) * 0.254524 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v50__he4_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 --> he4 + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -928.723 + -98.9689 * tfactors.T9i + -1681.31 * tfactors.T913i + 2743.27 * tfactors.T913
                         + -162.405 * tfactors.T9 + 9.24681 * tfactors.T953 + -1291.28 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.9689 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1681.31 * tfactors.T943i + (1.0/3.0) * 2743.27 * tfactors.T923i
                              + -162.405 + (5.0/3.0) * 9.24681 * tfactors.T923 + -1291.28 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v51__n_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 --> n + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  50.6387 + -128.363 * tfactors.T9i + 10.9535 * tfactors.T913i + -23.1254 * tfactors.T913
                         + 1.53091 * tfactors.T9 + -0.0992995 * tfactors.T953 + 11.122 * tfactors.lnT9;

    dln_set_rate_dT9 =  128.363 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 10.9535 * tfactors.T943i + (1.0/3.0) * -23.1254 * tfactors.T923i
                              + 1.53091 + (5.0/3.0) * -0.0992995 * tfactors.T923 + 11.122 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v51__p_ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 --> p + ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.7227 + -93.575 * tfactors.T9i + -33.2224 * tfactors.T913i + 0.579407 * tfactors.T913
                         + -0.949378 * tfactors.T9 + 0.0567069 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  93.575 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.2224 * tfactors.T943i + (1.0/3.0) * 0.579407 * tfactors.T923i
                              + -0.949378 + (5.0/3.0) * 0.0567069 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v51__he4_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 --> he4 + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -1013.09 + -104.128 * tfactors.T9i + -1682.84 * tfactors.T913i + 2838.54 * tfactors.T913
                         + -171.874 * tfactors.T9 + 9.93236 * tfactors.T953 + -1315.92 * tfactors.lnT9;

    dln_set_rate_dT9 =  104.128 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1682.84 * tfactors.T943i + (1.0/3.0) * 2838.54 * tfactors.T923i
                              + -171.874 + (5.0/3.0) * 9.93236 * tfactors.T923 + -1315.92 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v52__n_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 --> n + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  27.2469 + -84.8349 * tfactors.T9i + -4.14102 * tfactors.T913i + 17.4073 * tfactors.T913
                         + -1.59715 * tfactors.T9 + 0.114181 * tfactors.T953 + -4.43987 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.8349 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -4.14102 * tfactors.T943i + (1.0/3.0) * 17.4073 * tfactors.T923i
                              + -1.59715 + (5.0/3.0) * 0.114181 * tfactors.T923 + -4.43987 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v52__p_ti51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 --> p + ti51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  153.463 + -110.28 * tfactors.T9i + 220.953 * tfactors.T913i + -370.119 * tfactors.T913
                         + 21.0839 * tfactors.T9 + -1.22336 * tfactors.T953 + 183.832 * tfactors.lnT9;

    dln_set_rate_dT9 =  110.28 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 220.953 * tfactors.T943i + (1.0/3.0) * -370.119 * tfactors.T923i
                              + 21.0839 + (5.0/3.0) * -1.22336 * tfactors.T923 + 183.832 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_v52__he4_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 --> he4 + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -931.725 + -93.6357 * tfactors.T9i + -1642.74 * tfactors.T913i + 2707.58 * tfactors.T913
                         + -162.101 * tfactors.T9 + 9.30824 * tfactors.T953 + -1266.77 * tfactors.lnT9;

    dln_set_rate_dT9 =  93.6357 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1642.74 * tfactors.T943i + (1.0/3.0) * 2707.58 * tfactors.T923i
                              + -162.101 + (5.0/3.0) * 9.30824 * tfactors.T923 + -1266.77 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr48__p_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 --> p + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  65.6231 + -94.5854 * tfactors.T9i + -110.655 * tfactors.T913i + 83.0232 * tfactors.T913
                         + -19.7762 * tfactors.T9 + 3.03961 * tfactors.T953 + -47.9742 * tfactors.lnT9;

    dln_set_rate_dT9 =  94.5854 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -110.655 * tfactors.T943i + (1.0/3.0) * 83.0232 * tfactors.T923i
                              + -19.7762 + (5.0/3.0) * 3.03961 * tfactors.T923 + -47.9742 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  67.7403 + -100.13 * tfactors.T9i + -34.0548 * tfactors.T913i + -3.41973 * tfactors.T913
                         + 1.16501 * tfactors.T9 + -0.105543 * tfactors.T953 + -6.20886 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.13 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.0548 * tfactors.T943i + (1.0/3.0) * -3.41973 * tfactors.T923i
                              + 1.16501 + (5.0/3.0) * -0.105543 * tfactors.T923 + -6.20886 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  536.523 + -99.3659 * tfactors.T9i + 317.171 * tfactors.T913i + -911.679 * tfactors.T913
                         + 94.4245 * tfactors.T9 + -10.1973 * tfactors.T953 + 332.227 * tfactors.lnT9;

    dln_set_rate_dT9 =  99.3659 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 317.171 * tfactors.T943i + (1.0/3.0) * -911.679 * tfactors.T923i
                              + 94.4245 + (5.0/3.0) * -10.1973 * tfactors.T923 + 332.227 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  48.892 + -93.8243 * tfactors.T9i + -45.9868 * tfactors.T913i + 13.6822 * tfactors.T913
                         + -0.376902 * tfactors.T9 + -0.0194875 * tfactors.T953 + -6.92325 * tfactors.lnT9;

    dln_set_rate_dT9 =  93.8243 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -45.9868 * tfactors.T943i + (1.0/3.0) * 13.6822 * tfactors.T923i
                              + -0.376902 + (5.0/3.0) * -0.0194875 * tfactors.T923 + -6.92325 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr48__he4_ti44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 --> he4 + ti44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.7573 + -89.3041 * tfactors.T9i + -81.667 * tfactors.T913i + -10.6333 * tfactors.T913
                         + -0.672613 * tfactors.T9 + 0.161209 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  89.3041 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.667 * tfactors.T943i + (1.0/3.0) * -10.6333 * tfactors.T923i
                              + -0.672613 + (5.0/3.0) * 0.161209 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr49__n_cr48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 --> n + cr48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.7375 + -122.806 * tfactors.T9i + -0.000452357 * tfactors.T913
                         + 0.0412838 * tfactors.T9 + -0.0160865 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  122.806 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.000452357 * tfactors.T923i
                              + 0.0412838 + (5.0/3.0) * -0.0160865 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr49__p_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 --> p + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.5971 + -94.5079 * tfactors.T9i + -34.2123 * tfactors.T913i + 2.51264 * tfactors.T913
                         + -2.09211 * tfactors.T9 + 0.219444 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  94.5079 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.2123 * tfactors.T943i + (1.0/3.0) * 2.51264 * tfactors.T923i
                              + -2.09211 + (5.0/3.0) * 0.219444 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr49__he4_ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 --> he4 + ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.275 + -101.535 * tfactors.T9i + -81.7175 * tfactors.T913i + -10.1755 * tfactors.T913
                         + 0.364167 * tfactors.T9 + -0.000317666 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.535 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.7175 * tfactors.T943i + (1.0/3.0) * -10.1755 * tfactors.T923i
                              + 0.364167 + (5.0/3.0) * -0.000317666 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr50__n_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 --> n + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  43.3027 + -150.862 * tfactors.T9i + -1.98927 * tfactors.T913
                         + 0.465124 * tfactors.T9 + -0.0582249 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  150.862 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.98927 * tfactors.T923i
                              + 0.465124 + (5.0/3.0) * -0.0582249 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr50__p_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 --> p + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.9884 + -111.305 * tfactors.T9i + -34.217 * tfactors.T913i + 1.28258 * tfactors.T913
                         + -1.5098 * tfactors.T9 + 0.142011 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  111.305 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.217 * tfactors.T943i + (1.0/3.0) * 1.28258 * tfactors.T923i
                              + -1.5098 + (5.0/3.0) * 0.142011 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr50__he4_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 --> he4 + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  82.0042 + -99.346 * tfactors.T9i + -81.7658 * tfactors.T913i + 3.48637 * tfactors.T913
                         + -3.9188 * tfactors.T9 + 0.440356 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  99.346 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.7658 * tfactors.T943i + (1.0/3.0) * 3.48637 * tfactors.T923i
                              + -3.9188 + (5.0/3.0) * 0.440356 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr51__n_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 --> n + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  36.7032 + -107.484 * tfactors.T9i + 0.815037 * tfactors.T913i + -0.708732 * tfactors.T913
                         + 0.386295 * tfactors.T9 + -0.0615661 * tfactors.T953 + 1.54546 * tfactors.lnT9;

    dln_set_rate_dT9 =  107.484 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.815037 * tfactors.T943i + (1.0/3.0) * -0.708732 * tfactors.T923i
                              + 0.386295 + (5.0/3.0) * -0.0615661 * tfactors.T923 + 1.54546 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr51__p_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 --> p + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.751 + -110.431 * tfactors.T9i + -34.2216 * tfactors.T913i + 2.39774 * tfactors.T913
                         + -2.15306 * tfactors.T9 + 0.232283 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  110.431 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.2216 * tfactors.T943i + (1.0/3.0) * 2.39774 * tfactors.T923i
                              + -2.15306 + (5.0/3.0) * 0.232283 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr51__he4_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 --> he4 + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  88.0149 + -103.76 * tfactors.T9i + -81.8123 * tfactors.T913i + -8.91821 * tfactors.T913
                         + -0.0329369 * tfactors.T9 + 0.039179 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.76 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.8123 * tfactors.T943i + (1.0/3.0) * -8.91821 * tfactors.T923i
                              + -0.0329369 + (5.0/3.0) * 0.039179 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr52__n_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 --> n + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  45.8814 + -139.784 * tfactors.T9i + 6.95563 * tfactors.T913i + -11.4485 * tfactors.T913
                         + 0.736956 * tfactors.T9 + -0.0695323 * tfactors.T953 + 6.81244 * tfactors.lnT9;

    dln_set_rate_dT9 =  139.784 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 6.95563 * tfactors.T943i + (1.0/3.0) * -11.4485 * tfactors.T923i
                              + 0.736956 + (5.0/3.0) * -0.0695323 * tfactors.T923 + 6.81244 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr52__p_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 --> p + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.9066 + -121.899 * tfactors.T9i + -34.2261 * tfactors.T913i + 3.30454 * tfactors.T913
                         + -2.61654 * tfactors.T9 + 0.283602 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  121.899 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.2261 * tfactors.T943i + (1.0/3.0) * 3.30454 * tfactors.T923i
                              + -2.61654 + (5.0/3.0) * 0.283602 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr52__he4_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 --> he4 + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  81.6507 + -108.55 * tfactors.T9i + -81.8569 * tfactors.T913i + 4.92305 * tfactors.T913
                         + -5.04112 * tfactors.T9 + 0.6175 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  108.55 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.8569 * tfactors.T943i + (1.0/3.0) * 4.92305 * tfactors.T923i
                              + -5.04112 + (5.0/3.0) * 0.6175 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr53__n_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 --> n + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  49.6092 + -92.163 * tfactors.T9i + 5.71728 * tfactors.T913i + -20.4149 * tfactors.T913
                         + 1.95304 * tfactors.T9 + -0.175538 * tfactors.T953 + 8.68293 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.163 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.71728 * tfactors.T943i + (1.0/3.0) * -20.4149 * tfactors.T923i
                              + 1.95304 + (5.0/3.0) * -0.175538 * tfactors.T923 + 8.68293 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr53__p_v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 --> p + v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  153.532 + -135.214 * tfactors.T9i + 224.733 * tfactors.T913i + -373.356 * tfactors.T913
                         + 21.346 * tfactors.T9 + -1.24075 * tfactors.T953 + 186.049 * tfactors.lnT9;

    dln_set_rate_dT9 =  135.214 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 224.733 * tfactors.T943i + (1.0/3.0) * -373.356 * tfactors.T923i
                              + 21.346 + (5.0/3.0) * -1.24075 * tfactors.T923 + 186.049 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr53__he4_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 --> he4 + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  91.1363 + -106.191 * tfactors.T9i + -81.8999 * tfactors.T913i + -15.3695 * tfactors.T913
                         + 2.51758 * tfactors.T9 + -0.283455 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  106.191 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.8999 * tfactors.T943i + (1.0/3.0) * -15.3695 * tfactors.T923i
                              + 2.51758 + (5.0/3.0) * -0.283455 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr54__n_cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 --> n + cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  35.9433 + -112.797 * tfactors.T9i + -1.26805 * tfactors.T913i + 6.34126 * tfactors.T913
                         + -0.39287 * tfactors.T9 + 0.000487041 * tfactors.T953 + -0.96456 * tfactors.lnT9;

    dln_set_rate_dT9 =  112.797 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.26805 * tfactors.T943i + (1.0/3.0) * 6.34126 * tfactors.T923i
                              + -0.39287 + (5.0/3.0) * 0.000487041 * tfactors.T923 + -0.96456 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cr54__he4_ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 --> he4 + ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  88.401 + -92.0329 * tfactors.T9i + -81.9411 * tfactors.T913i + -6.28155 * tfactors.T913
                         + -2.0416 * tfactors.T9 + 0.332085 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.0329 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.9411 * tfactors.T943i + (1.0/3.0) * -6.28155 * tfactors.T923i
                              + -2.0416 + (5.0/3.0) * 0.332085 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn50__p_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 --> p + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.8556 + -53.2101 * tfactors.T9i + -35.2018 * tfactors.T913i + 0.168579 * tfactors.T913
                         + -2.87983 * tfactors.T9 + 0.378768 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  53.2101 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.2018 * tfactors.T943i + (1.0/3.0) * 0.168579 * tfactors.T923i
                              + -2.87983 + (5.0/3.0) * 0.378768 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn50__he4_v46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 --> he4 + v46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  79.278 + -92.5891 * tfactors.T9i + -84.2255 * tfactors.T913i + -4.85634 * tfactors.T913
                         + 0.0528515 * tfactors.T9 + -0.0425496 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.5891 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.2255 * tfactors.T943i + (1.0/3.0) * -4.85634 * tfactors.T923i
                              + 0.0528515 + (5.0/3.0) * -0.0425496 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn51__n_mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 --> n + mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.3277 + -158.817 * tfactors.T9i + -0.538879 * tfactors.T913
                         + 0.284528 * tfactors.T9 + -0.0459849 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  158.817 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.538879 * tfactors.T923i
                              + 0.284528 + (5.0/3.0) * -0.0459849 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn51__p_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 --> p + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.7375 + -61.1651 * tfactors.T9i + -35.2065 * tfactors.T913i + 0.884621 * tfactors.T913
                         + -1.76421 * tfactors.T9 + 0.202494 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  61.1651 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.2065 * tfactors.T943i + (1.0/3.0) * 0.884621 * tfactors.T923i
                              + -1.76421 + (5.0/3.0) * 0.202494 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn51__he4_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 --> he4 + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  81.4259 + -100.544 * tfactors.T9i + -84.2732 * tfactors.T913i + -2.98061 * tfactors.T913
                         + -0.531361 * tfactors.T9 + 0.023612 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.544 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.2732 * tfactors.T943i + (1.0/3.0) * -2.98061 * tfactors.T923i
                              + -0.531361 + (5.0/3.0) * 0.023612 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn52__n_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 --> n + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.109 + -122.258 * tfactors.T9i + -1.83611 * tfactors.T913
                         + 0.460384 * tfactors.T9 + -0.0584947 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  122.258 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.83611 * tfactors.T923i
                              + 0.460384 + (5.0/3.0) * -0.0584947 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn52__p_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 --> p + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.4561 + -75.9585 * tfactors.T9i + -35.2111 * tfactors.T913i + 1.49375 * tfactors.T913
                         + -1.48209 * tfactors.T9 + 0.131902 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  75.9585 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.2111 * tfactors.T943i + (1.0/3.0) * 1.49375 * tfactors.T923i
                              + -1.48209 + (5.0/3.0) * 0.131902 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn52__he4_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 --> he4 + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  87.1966 + -100.437 * tfactors.T9i + -84.3192 * tfactors.T913i + -8.32959 * tfactors.T913
                         + 0.33994 * tfactors.T9 + -0.0359909 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.437 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.3192 * tfactors.T943i + (1.0/3.0) * -8.32959 * tfactors.T923i
                              + 0.33994 + (5.0/3.0) * -0.0359909 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn53__n_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 --> n + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.2568 + -139.878 * tfactors.T9i + -0.91084 * tfactors.T913
                         + 0.162511 * tfactors.T9 + -0.0279619 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  139.878 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.91084 * tfactors.T923i
                              + 0.162511 + (5.0/3.0) * -0.0279619 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn53__p_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 --> p + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.2932 + -76.1248 * tfactors.T9i + -35.2154 * tfactors.T913i + 0.73019 * tfactors.T913
                         + -1.26018 * tfactors.T9 + 0.121141 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  76.1248 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.2154 * tfactors.T943i + (1.0/3.0) * 0.73019 * tfactors.T923i
                              + -1.26018 + (5.0/3.0) * 0.121141 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn53__he4_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 --> he4 + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  87.4299 + -106.249 * tfactors.T9i + -84.3633 * tfactors.T913i + -5.28933 * tfactors.T913
                         + -1.3103 * tfactors.T9 + 0.187088 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  106.249 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.3633 * tfactors.T943i + (1.0/3.0) * -5.28933 * tfactors.T923i
                              + -1.3103 + (5.0/3.0) * 0.187088 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn54__n_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 --> n + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.1614 + -103.73 * tfactors.T9i + -1.70171 * tfactors.T913
                         + 0.386422 * tfactors.T9 + -0.0536858 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.73 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.70171 * tfactors.T923i
                              + 0.386422 + (5.0/3.0) * -0.0536858 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn54__p_cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 --> p + cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.3213 + -87.7254 * tfactors.T9i + -35.2197 * tfactors.T913i + 3.74805 * tfactors.T913
                         + -2.77987 * tfactors.T9 + 0.296885 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  87.7254 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.2197 * tfactors.T943i + (1.0/3.0) * 3.74805 * tfactors.T923i
                              + -2.77987 + (5.0/3.0) * 0.296885 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn54__he4_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 --> he4 + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  88.9113 + -101.641 * tfactors.T9i + -84.4058 * tfactors.T913i + -6.25173 * tfactors.T913
                         + -1.31339 * tfactors.T9 + 0.208695 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  101.641 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.4058 * tfactors.T943i + (1.0/3.0) * -6.25173 * tfactors.T923i
                              + -1.31339 + (5.0/3.0) * 0.208695 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn55__n_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 --> n + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  42.3029 + -118.673 * tfactors.T9i + -2.56572 * tfactors.T913
                         + 0.352447 * tfactors.T9 + -0.0375878 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  118.673 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.56572 * tfactors.T923i
                              + 0.352447 + (5.0/3.0) * -0.0375878 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn55__p_cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 --> p + cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.8219 + -93.6136 * tfactors.T9i + -35.2237 * tfactors.T913i + 2.60768 * tfactors.T913
                         + -1.7864 * tfactors.T9 + 0.134189 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  93.6136 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.2237 * tfactors.T943i + (1.0/3.0) * 2.60768 * tfactors.T923i
                              + -1.7864 + (5.0/3.0) * 0.134189 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_mn55__he4_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 --> he4 + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  86.8796 + -92.0714 * tfactors.T9i + -84.4467 * tfactors.T913i + -1.29542 * tfactors.T913
                         + -3.56909 * tfactors.T9 + 0.513926 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.0714 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.4467 * tfactors.T943i + (1.0/3.0) * -1.29542 * tfactors.T923i
                              + -3.56909 + (5.0/3.0) * 0.513926 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe52__p_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 --> p + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.728 + -85.6325 * tfactors.T9i + -36.1825 * tfactors.T913i + 0.873042 * tfactors.T913
                         + -2.89731 * tfactors.T9 + 0.364394 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.6325 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.1825 * tfactors.T943i + (1.0/3.0) * 0.873042 * tfactors.T923i
                              + -2.89731 + (5.0/3.0) * 0.364394 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe52__he4_cr48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 --> he4 + cr48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  90.1474 + -92.109 * tfactors.T9i + -86.7459 * tfactors.T913i + -9.79373 * tfactors.T913
                         + -0.772169 * tfactors.T9 + 0.155883 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.109 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.7459 * tfactors.T943i + (1.0/3.0) * -9.79373 * tfactors.T923i
                              + -0.772169 + (5.0/3.0) * 0.155883 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe53__n_fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 --> n + fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.4863 + -123.994 * tfactors.T9i + -0.344319 * tfactors.T913
                         + 0.178277 * tfactors.T9 + -0.0334326 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  123.994 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.344319 * tfactors.T923i
                              + 0.178277 + (5.0/3.0) * -0.0334326 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe53__p_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 --> p + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.5946 + -87.3685 * tfactors.T9i + -36.187 * tfactors.T913i + 1.79171 * tfactors.T913
                         + -1.77786 * tfactors.T9 + 0.179936 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  87.3685 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.187 * tfactors.T943i + (1.0/3.0) * 1.79171 * tfactors.T923i
                              + -1.77786 + (5.0/3.0) * 0.179936 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe53__he4_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 --> he4 + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.8334 + -93.2974 * tfactors.T9i + -86.7913 * tfactors.T913i + -6.51572 * tfactors.T913
                         + -1.21249 * tfactors.T9 + 0.185473 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  93.2974 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.7913 * tfactors.T943i + (1.0/3.0) * -6.51572 * tfactors.T923i
                              + -1.21249 + (5.0/3.0) * 0.185473 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe54__n_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 --> n + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  42.2106 + -155.251 * tfactors.T9i + -1.10421 * tfactors.T913
                         + 0.379905 * tfactors.T9 + -0.0581878 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  155.251 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.10421 * tfactors.T923i
                              + 0.379905 + (5.0/3.0) * -0.0581878 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe54__p_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 --> p + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.3432 + -102.741 * tfactors.T9i + -36.1913 * tfactors.T913i + 1.44056 * tfactors.T913
                         + -1.50734 * tfactors.T9 + 0.142124 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  102.741 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.1913 * tfactors.T943i + (1.0/3.0) * 1.44056 * tfactors.T923i
                              + -1.50734 + (5.0/3.0) * 0.142124 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe54__he4_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 --> he4 + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  84.6959 + -97.6852 * tfactors.T9i + -86.8349 * tfactors.T913i + 2.37343 * tfactors.T913
                         + -3.65677 * tfactors.T9 + 0.412128 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  97.6852 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.8349 * tfactors.T943i + (1.0/3.0) * 2.37343 * tfactors.T923i
                              + -3.65677 + (5.0/3.0) * 0.412128 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe55__n_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 --> n + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  21.4833 + -107.843 * tfactors.T9i + -8.66617 * tfactors.T913i + 26.4472 * tfactors.T913
                         + -1.9222 * tfactors.T9 + 0.0986404 * tfactors.T953 + -8.28317 * tfactors.lnT9;

    dln_set_rate_dT9 =  107.843 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.66617 * tfactors.T943i + (1.0/3.0) * 26.4472 * tfactors.T923i
                              + -1.9222 + (5.0/3.0) * 0.0986404 * tfactors.T923 + -8.28317 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe55__p_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 --> p + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.7879 + -106.912 * tfactors.T9i + -36.1955 * tfactors.T913i + 1.08481 * tfactors.T913
                         + -1.46703 * tfactors.T9 + 0.13789 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  106.912 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.1955 * tfactors.T943i + (1.0/3.0) * 1.08481 * tfactors.T923i
                              + -1.46703 + (5.0/3.0) * 0.13789 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe55__he4_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 --> he4 + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  87.2804 + -98.1216 * tfactors.T9i + -86.8771 * tfactors.T913i + -0.0873902 * tfactors.T913
                         + -3.40716 * tfactors.T9 + 0.441679 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  98.1216 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.8771 * tfactors.T943i + (1.0/3.0) * -0.0873902 * tfactors.T923i
                              + -3.40716 + (5.0/3.0) * 0.441679 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe56__n_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 --> n + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  46.7852 + -130.023 * tfactors.T9i + 8.06062 * tfactors.T913i + -14.4809 * tfactors.T913
                         + 0.94252 * tfactors.T9 + -0.0776007 * tfactors.T953 + 7.97093 * tfactors.lnT9;

    dln_set_rate_dT9 =  130.023 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 8.06062 * tfactors.T943i + (1.0/3.0) * -14.4809 * tfactors.T923i
                              + 0.94252 + (5.0/3.0) * -0.0776007 * tfactors.T923 + 7.97093 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe56__p_mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 --> p + mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.6593 + -118.177 * tfactors.T9i + -36.1995 * tfactors.T913i + 1.15346 * tfactors.T913
                         + -1.94437 * tfactors.T9 + 0.218429 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  118.177 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.1995 * tfactors.T943i + (1.0/3.0) * 1.15346 * tfactors.T923i
                              + -1.94437 + (5.0/3.0) * 0.218429 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe56__he4_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 --> he4 + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  82.9955 + -88.349 * tfactors.T9i + -86.9175 * tfactors.T913i + 5.655 * tfactors.T913
                         + -4.53625 * tfactors.T9 + 0.479806 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  88.349 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.9175 * tfactors.T943i + (1.0/3.0) * 5.655 * tfactors.T923i
                              + -4.53625 + (5.0/3.0) * 0.479806 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe57__n_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 --> n + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  58.8201 + -88.7916 * tfactors.T9i + 9.79414 * tfactors.T913i + -33.7366 * tfactors.T913
                         + 2.97173 * tfactors.T9 + -0.236498 * tfactors.T953 + 13.3711 * tfactors.lnT9;

    dln_set_rate_dT9 =  88.7916 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.79414 * tfactors.T943i + (1.0/3.0) * -33.7366 * tfactors.T923i
                              + 2.97173 + (5.0/3.0) * -0.236498 * tfactors.T923 + 13.3711 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe57__he4_cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 --> he4 + cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  91.6261 + -84.9485 * tfactors.T9i + -86.9567 * tfactors.T913i + -12.0579 * tfactors.T913
                         + 1.33466 * tfactors.T9 + -0.14709 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.9485 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.9567 * tfactors.T943i + (1.0/3.0) * -12.0579 * tfactors.T923i
                              + 1.33466 + (5.0/3.0) * -0.14709 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe58__n_fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe58 --> n + fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  44.6221 + -116.581 * tfactors.T9i + 2.1643 * tfactors.T913i + -7.49584 * tfactors.T913
                         + 0.656354 * tfactors.T9 + -0.0549855 * tfactors.T953 + 3.88149 * tfactors.lnT9;

    dln_set_rate_dT9 =  116.581 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.1643 * tfactors.T943i + (1.0/3.0) * -7.49584 * tfactors.T923i
                              + 0.656354 + (5.0/3.0) * -0.0549855 * tfactors.T923 + 3.88149 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_fe58__he4_cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe58 --> he4 + cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  88.2775 + -88.7256 * tfactors.T9i + -86.9945 * tfactors.T913i + -1.05674 * tfactors.T913
                         + -4.13443 * tfactors.T9 + 0.599141 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  88.7256 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.9945 * tfactors.T943i + (1.0/3.0) * -1.05674 * tfactors.T923i
                              + -4.13443 + (5.0/3.0) * 0.599141 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co53__p_fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co53 --> p + fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.8857 + -18.5925 * tfactors.T9i + -37.1457 * tfactors.T913i + -5.67417 * tfactors.T913
                         + -0.559644 * tfactors.T9 + 0.102768 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.5925 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.1457 * tfactors.T943i + (1.0/3.0) * -5.67417 * tfactors.T923i
                              + -0.559644 + (5.0/3.0) * 0.102768 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co54__n_co53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 --> n + co53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.9609 + -155.918 * tfactors.T9i + -1.14795 * tfactors.T913
                         + 0.413083 * tfactors.T9 + -0.0515627 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  155.918 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.14795 * tfactors.T923i
                              + 0.413083 + (5.0/3.0) * -0.0515627 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co54__p_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 --> p + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.6311 + -50.5166 * tfactors.T9i + -37.1501 * tfactors.T913i + 0.211459 * tfactors.T913
                         + -2.79493 * tfactors.T9 + 0.358657 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  50.5166 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.1501 * tfactors.T943i + (1.0/3.0) * 0.211459 * tfactors.T923i
                              + -2.79493 + (5.0/3.0) * 0.358657 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co54__he4_mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 --> he4 + mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  79.294 + -90.6038 * tfactors.T9i + -89.2309 * tfactors.T913i + -1.30702 * tfactors.T913
                         + -1.30543 * tfactors.T9 + 0.141679 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.6038 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.2309 * tfactors.T943i + (1.0/3.0) * -1.30702 * tfactors.T923i
                              + -1.30543 + (5.0/3.0) * 0.141679 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co55__n_co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 --> n + co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.9749 + -163.499 * tfactors.T9i + 0.433187 * tfactors.T913
                         + 0.0888642 * tfactors.T9 + -0.0315521 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  163.499 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.433187 * tfactors.T923i
                              + 0.0888642 + (5.0/3.0) * -0.0315521 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co55__p_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 --> p + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.8292 + -58.766 * tfactors.T9i + -37.1544 * tfactors.T913i + 0.950364 * tfactors.T913
                         + -1.77529 * tfactors.T9 + 0.198562 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  58.766 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.1544 * tfactors.T943i + (1.0/3.0) * 0.950364 * tfactors.T923i
                              + -1.77529 + (5.0/3.0) * 0.198562 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co55__he4_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 --> he4 + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  90.613 + -95.2861 * tfactors.T9i + -89.274 * tfactors.T913i + -10.4373 * tfactors.T913
                         + 1.00492 * tfactors.T9 + -0.125548 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  95.2861 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.274 * tfactors.T943i + (1.0/3.0) * -10.4373 * tfactors.T923i
                              + 1.00492 + (5.0/3.0) * -0.125548 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co56__n_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 --> n + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.626 + -117.009 * tfactors.T9i + -1.86357 * tfactors.T913
                         + 0.616591 * tfactors.T9 + -0.0839313 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  117.009 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.86357 * tfactors.T923i
                              + 0.616591 + (5.0/3.0) * -0.0839313 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co56__p_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 --> p + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.6011 + -67.8743 * tfactors.T9i + -37.1585 * tfactors.T913i + 1.66198 * tfactors.T913
                         + -1.60842 * tfactors.T9 + 0.148916 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  67.8743 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.1585 * tfactors.T943i + (1.0/3.0) * 1.66198 * tfactors.T923i
                              + -1.60842 + (5.0/3.0) * 0.148916 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co56__he4_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 --> he4 + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  88.9143 + -90.0372 * tfactors.T9i + -89.3157 * tfactors.T913i + -1.95982 * tfactors.T913
                         + -2.45671 * tfactors.T9 + 0.296095 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.0372 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.3157 * tfactors.T943i + (1.0/3.0) * -1.95982 * tfactors.T923i
                              + -2.45671 + (5.0/3.0) * 0.296095 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co57__n_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 --> n + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.1522 + -132.015 * tfactors.T9i + -1.37855 * tfactors.T913
                         + 0.299896 * tfactors.T9 + -0.04382 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  132.015 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.37855 * tfactors.T923i
                              + 0.299896 + (5.0/3.0) * -0.04382 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co57__p_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 --> p + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.6663 + -69.9498 * tfactors.T9i + -37.1625 * tfactors.T913i + 1.06776 * tfactors.T913
                         + -1.31689 * tfactors.T9 + 0.122089 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  69.9498 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.1625 * tfactors.T943i + (1.0/3.0) * 1.06776 * tfactors.T923i
                              + -1.31689 + (5.0/3.0) * 0.122089 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co57__he4_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 --> he4 + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  87.0081 + -82.174 * tfactors.T9i + -89.3558 * tfactors.T913i + 0.000882861 * tfactors.T913
                         + -2.79327 * tfactors.T9 + 0.309057 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  82.174 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.3558 * tfactors.T943i + (1.0/3.0) * 0.000882861 * tfactors.T923i
                              + -2.79327 + (5.0/3.0) * 0.309057 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co58__n_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 --> n + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.1458 + -99.4851 * tfactors.T9i + -1.03654 * tfactors.T913
                         + 0.342218 * tfactors.T9 + -0.0638367 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  99.4851 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.03654 * tfactors.T923i
                              + 0.342218 + (5.0/3.0) * -0.0638367 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co58__p_fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 --> p + fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.0324 + -80.7059 * tfactors.T9i + -37.1663 * tfactors.T913i + 3.48503 * tfactors.T913
                         + -2.56204 * tfactors.T9 + 0.272972 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  80.7059 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.1663 * tfactors.T943i + (1.0/3.0) * 3.48503 * tfactors.T923i
                              + -2.56204 + (5.0/3.0) * 0.272972 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co58__he4_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 --> he4 + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  92.9296 + -77.929 * tfactors.T9i + -89.3946 * tfactors.T913i + -8.26476 * tfactors.T913
                         + -0.766622 * tfactors.T9 + 0.135181 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  77.929 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.3946 * tfactors.T943i + (1.0/3.0) * -8.26476 * tfactors.T923i
                              + -0.766622 + (5.0/3.0) * 0.135181 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co59__n_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 --> n + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.4007 + -121.312 * tfactors.T9i + -2.18418 * tfactors.T913
                         + 0.328629 * tfactors.T9 + -0.0407234 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  121.312 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.18418 * tfactors.T923i
                              + 0.328629 + (5.0/3.0) * -0.0407234 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co59__p_fe58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 --> p + fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.8189 + -85.4551 * tfactors.T9i + -37.17 * tfactors.T913i + 1.63285 * tfactors.T913
                         + -1.16636 * tfactors.T9 + 0.0508619 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.4551 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.17 * tfactors.T943i + (1.0/3.0) * 1.63285 * tfactors.T923i
                              + -1.16636 + (5.0/3.0) * 0.0508619 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_co59__he4_mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 --> he4 + mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  84.7829 + -80.5671 * tfactors.T9i + -89.432 * tfactors.T913i + 5.33428 * tfactors.T913
                         + -5.11461 * tfactors.T9 + 0.613808 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  80.5671 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.432 * tfactors.T943i + (1.0/3.0) * 5.33428 * tfactors.T923i
                              + -5.11461 + (5.0/3.0) * 0.613808 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni56__p_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 --> p + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.1318 + -83.1473 * tfactors.T9i + -38.1053 * tfactors.T913i + -0.210947 * tfactors.T913
                         + -2.68377 * tfactors.T9 + 0.355814 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  83.1473 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1053 * tfactors.T943i + (1.0/3.0) * -0.210947 * tfactors.T923i
                              + -2.68377 + (5.0/3.0) * 0.355814 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni56__he4_fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 --> he4 + fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  91.6226 + -92.801 * tfactors.T9i + -91.6819 * tfactors.T913i + -9.51885 * tfactors.T913
                         + -0.533014 * tfactors.T9 + 0.0892607 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.801 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.6819 * tfactors.T943i + (1.0/3.0) * -9.51885 * tfactors.T923i
                              + -0.533014 + (5.0/3.0) * 0.0892607 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni57__n_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 --> n + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  38.3694 + -118.941 * tfactors.T9i + -1.19665 * tfactors.T913
                         + 0.507179 * tfactors.T9 + -0.074604 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  118.941 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.19665 * tfactors.T923i
                              + 0.507179 + (5.0/3.0) * -0.074604 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni57__p_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 --> p + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.0839 + -85.0794 * tfactors.T9i + -38.1094 * tfactors.T913i + 2.57091 * tfactors.T913
                         + -2.07795 * tfactors.T9 + 0.20757 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.0794 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1094 * tfactors.T943i + (1.0/3.0) * 2.57091 * tfactors.T923i
                              + -2.07795 + (5.0/3.0) * 0.20757 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni57__he4_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 --> he4 + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  94.7397 + -87.7481 * tfactors.T9i + -91.7231 * tfactors.T913i + -10.1816 * tfactors.T913
                         + -0.0406303 * tfactors.T9 + 0.0345056 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  87.7481 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.7231 * tfactors.T943i + (1.0/3.0) * -10.1816 * tfactors.T923i
                              + -0.0406303 + (5.0/3.0) * 0.0345056 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni58__n_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 --> n + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  42.3391 + -141.772 * tfactors.T9i + -1.90814 * tfactors.T913
                         + 0.493188 * tfactors.T9 + -0.0684633 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  141.772 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.90814 * tfactors.T923i
                              + 0.493188 + (5.0/3.0) * -0.0684633 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni58__p_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 --> p + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.775 + -94.8373 * tfactors.T9i + -38.1133 * tfactors.T913i + 1.77414 * tfactors.T913
                         + -1.48268 * tfactors.T9 + 0.121073 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  94.8373 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1133 * tfactors.T943i + (1.0/3.0) * 1.77414 * tfactors.T923i
                              + -1.48268 + (5.0/3.0) * 0.121073 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni58__he4_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 --> he4 + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  85.2327 + -74.2705 * tfactors.T9i + -91.7628 * tfactors.T913i + 4.23027 * tfactors.T913
                         + -3.31305 * tfactors.T9 + 0.271293 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  74.2705 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.7628 * tfactors.T943i + (1.0/3.0) * 4.23027 * tfactors.T923i
                              + -3.31305 + (5.0/3.0) * 0.271293 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni59__n_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 --> n + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  30.9258 + -104.3 * tfactors.T9i + -11.785 * tfactors.T913i + 19.5347 * tfactors.T913
                         + -0.857179 * tfactors.T9 + 0.00111653 * tfactors.T953 + -7.85642 * tfactors.lnT9;

    dln_set_rate_dT9 =  104.3 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -11.785 * tfactors.T943i + (1.0/3.0) * 19.5347 * tfactors.T923i
                              + -0.857179 + (5.0/3.0) * 0.00111653 * tfactors.T923 + -7.85642 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni59__p_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 --> p + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.0091 + -99.7842 * tfactors.T9i + -38.1171 * tfactors.T913i + 1.68645 * tfactors.T913
                         + -1.51404 * tfactors.T9 + 0.126766 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  99.7842 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1171 * tfactors.T943i + (1.0/3.0) * 1.68645 * tfactors.T923i
                              + -1.51404 + (5.0/3.0) * 0.126766 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni59__he4_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 --> he4 + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  85.76 + -70.8014 * tfactors.T9i + -91.8012 * tfactors.T913i + 4.12067 * tfactors.T913
                         + -4.13271 * tfactors.T9 + 0.450006 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  70.8014 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.8012 * tfactors.T943i + (1.0/3.0) * 4.12067 * tfactors.T923i
                              + -4.13271 + (5.0/3.0) * 0.450006 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni60__n_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 --> n + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  50.6431 + -132.266 * tfactors.T9i + 9.92411 * tfactors.T913i + -20.503 * tfactors.T913
                         + 1.39981 * tfactors.T9 + -0.101641 * tfactors.T953 + 10.082 * tfactors.lnT9;

    dln_set_rate_dT9 =  132.266 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.92411 * tfactors.T943i + (1.0/3.0) * -20.503 * tfactors.T923i
                              + 1.39981 + (5.0/3.0) * -0.101641 * tfactors.T923 + 10.082 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni60__p_co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 --> p + co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.717 + -110.622 * tfactors.T9i + -38.1208 * tfactors.T913i + 2.42609 * tfactors.T913
                         + -1.5885 * tfactors.T9 + 0.110313 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  110.622 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1208 * tfactors.T943i + (1.0/3.0) * 2.42609 * tfactors.T923i
                              + -1.5885 + (5.0/3.0) * 0.110313 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni60__he4_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 --> he4 + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  85.6559 + -73.0113 * tfactors.T9i + -91.8383 * tfactors.T913i + 3.63237 * tfactors.T913
                         + -2.73367 * tfactors.T9 + 0.179684 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  73.0113 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.8383 * tfactors.T943i + (1.0/3.0) * 3.63237 * tfactors.T923i
                              + -2.73367 + (5.0/3.0) * 0.179684 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni61__n_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 --> n + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  27.8859 + -90.6506 * tfactors.T9i + -9.46323 * tfactors.T913i + 19.9252 * tfactors.T913
                         + -0.985724 * tfactors.T9 + 0.0164222 * tfactors.T953 + -7.25824 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.6506 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -9.46323 * tfactors.T943i + (1.0/3.0) * 19.9252 * tfactors.T923i
                              + -0.985724 + (5.0/3.0) * 0.0164222 * tfactors.T923 + -7.25824 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni61__he4_fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 --> he4 + fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  90.4812 + -75.031 * tfactors.T9i + -91.8742 * tfactors.T913i + -4.07595 * tfactors.T913
                         + -1.93027 * tfactors.T9 + 0.240619 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  75.031 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.8742 * tfactors.T943i + (1.0/3.0) * -4.07595 * tfactors.T923i
                              + -1.93027 + (5.0/3.0) * 0.240619 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni62__n_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 --> n + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  36.808 + -122.947 * tfactors.T9i + -2.82482 * tfactors.T913i + 7.69552 * tfactors.T913
                         + -0.605244 * tfactors.T9 + 0.0243914 * tfactors.T953 + -1.62147 * tfactors.lnT9;

    dln_set_rate_dT9 =  122.947 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.82482 * tfactors.T943i + (1.0/3.0) * 7.69552 * tfactors.T923i
                              + -0.605244 + (5.0/3.0) * 0.0243914 * tfactors.T923 + -1.62147 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni62__he4_fe58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 --> he4 + fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  84.385 + -81.4356 * tfactors.T9i + -91.9089 * tfactors.T913i + 8.18581 * tfactors.T913
                         + -6.00824 * tfactors.T9 + 0.693434 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  81.4356 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.9089 * tfactors.T943i + (1.0/3.0) * 8.18581 * tfactors.T923i
                              + -6.00824 + (5.0/3.0) * 0.693434 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni63__n_ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni63 --> n + ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  28.7618 + -79.3664 * tfactors.T9i + -1.2799 * tfactors.T913i + 10.7874 * tfactors.T913
                         + -0.552819 * tfactors.T9 + -0.0106439 * tfactors.T953 + -2.03486 * tfactors.lnT9;

    dln_set_rate_dT9 =  79.3664 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.2799 * tfactors.T943i + (1.0/3.0) * 10.7874 * tfactors.T923i
                              + -0.552819 + (5.0/3.0) * -0.0106439 * tfactors.T923 + -2.03486 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ni64__n_ni63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni64 --> n + ni63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  53.9025 + -112.129 * tfactors.T9i + 7.01558 * tfactors.T913i + -23.8529 * tfactors.T913
                         + 2.50513 * tfactors.T9 + -0.227209 * tfactors.T953 + 9.15703 * tfactors.lnT9;

    dln_set_rate_dT9 =  112.129 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.01558 * tfactors.T943i + (1.0/3.0) * -23.8529 * tfactors.T923i
                              + 2.50513 + (5.0/3.0) * -0.227209 * tfactors.T923 + 9.15703 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu57__p_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu57 --> p + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wienn
    ln_set_rate =  43.8092 + -8.05352 * tfactors.T9i + -39.3 * tfactors.T913i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.05352 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.3 * tfactors.T943i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienr
    ln_set_rate =  30.7567 + -29.2535 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953;

    dln_set_rate_dT9 =  29.2535 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienr
    ln_set_rate =  30.9323 + -27.8535 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953;

    dln_set_rate_dT9 =  27.8535 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienr
    ln_set_rate =  18.6884 + -12.8235 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953;

    dln_set_rate_dT9 =  12.8235 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienr
    ln_set_rate =  9.42903 + -11.9135 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953;

    dln_set_rate_dT9 =  11.9135 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu57__he4_co53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu57 --> he4 + co53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  82.608 + -82.2721 * tfactors.T9i + -94.0605 * tfactors.T913i + -2.61232 * tfactors.T913
                         + -0.4397 * tfactors.T9 + -0.00420698 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  82.2721 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.0605 * tfactors.T943i + (1.0/3.0) * -2.61232 * tfactors.T923i
                              + -0.4397 + (5.0/3.0) * -0.00420698 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu58__n_cu57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 --> n + cu57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.7381 + -144.172 * tfactors.T9i + -0.954817 * tfactors.T913
                         + 0.394641 * tfactors.T9 + -0.0489206 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  144.172 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.954817 * tfactors.T923i
                              + 0.394641 + (5.0/3.0) * -0.0489206 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu58__p_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 --> p + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.6936 + -33.294 * tfactors.T9i + -39.0487 * tfactors.T913i + -0.339241 * tfactors.T913
                         + -2.87307 * tfactors.T9 + 0.382369 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  33.294 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0487 * tfactors.T943i + (1.0/3.0) * -0.339241 * tfactors.T923i
                              + -2.87307 + (5.0/3.0) * 0.382369 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu58__he4_co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 --> he4 + co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  79.5762 + -70.5255 * tfactors.T9i + -94.1012 * tfactors.T913i + 7.09095 * tfactors.T913
                         + -5.85934 * tfactors.T9 + 0.728369 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  70.5255 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.1012 * tfactors.T943i + (1.0/3.0) * 7.09095 * tfactors.T923i
                              + -5.85934 + (5.0/3.0) * 0.728369 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu59__n_cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 --> n + cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.1783 + -148.149 * tfactors.T9i + -0.307504 * tfactors.T913
                         + 0.342948 * tfactors.T9 + -0.0507762 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  148.149 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.307504 * tfactors.T923i
                              + 0.342948 + (5.0/3.0) * -0.0507762 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu59__p_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 --> p + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  58.96 + -39.67 * tfactors.T9i + -39.0526 * tfactors.T913i + 1.0436 * tfactors.T913
                         + -2.10834 * tfactors.T9 + 0.239559 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.67 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0526 * tfactors.T943i + (1.0/3.0) * 1.0436 * tfactors.T923i
                              + -2.10834 + (5.0/3.0) * 0.239559 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu59__he4_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 --> he4 + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  90.972 + -55.1745 * tfactors.T9i + -94.1404 * tfactors.T913i + -2.62786 * tfactors.T913
                         + -2.12066 * tfactors.T9 + 0.237999 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  55.1745 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.1404 * tfactors.T943i + (1.0/3.0) * -2.62786 * tfactors.T923i
                              + -2.12066 + (5.0/3.0) * 0.237999 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu60__n_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 --> n + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  38.1923 + -116.72 * tfactors.T9i + -0.952104 * tfactors.T913
                         + 0.520444 * tfactors.T9 + -0.0746175 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  116.72 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.952104 * tfactors.T923i
                              + 0.520444 + (5.0/3.0) * -0.0746175 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu60__p_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 --> p + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.5059 + -51.9582 * tfactors.T9i + -39.0563 * tfactors.T913i + 2.1481 * tfactors.T913
                         + -1.76507 * tfactors.T9 + 0.1629 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  51.9582 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0563 * tfactors.T943i + (1.0/3.0) * 2.1481 * tfactors.T923i
                              + -1.76507 + (5.0/3.0) * 0.1629 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu60__he4_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 --> he4 + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  91.0538 + -54.8853 * tfactors.T9i + -94.1784 * tfactors.T913i + -1.94118 * tfactors.T913
                         + -2.35306 * tfactors.T9 + 0.265186 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  54.8853 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.1784 * tfactors.T943i + (1.0/3.0) * -1.94118 * tfactors.T923i
                              + -2.35306 + (5.0/3.0) * 0.265186 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu61__n_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 --> n + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  39.249 + -135.899 * tfactors.T9i + -0.586034 * tfactors.T913
                         + 0.320768 * tfactors.T9 + -0.0484658 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  135.899 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.586034 * tfactors.T923i
                              + 0.320768 + (5.0/3.0) * -0.0484658 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu61__p_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 --> p + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  59.2863 + -55.7078 * tfactors.T9i + -39.06 * tfactors.T913i + 1.28239 * tfactors.T913
                         + -1.76356 * tfactors.T9 + 0.18327 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  55.7078 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.06 * tfactors.T943i + (1.0/3.0) * 1.28239 * tfactors.T923i
                              + -1.76356 + (5.0/3.0) * 0.18327 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu61__he4_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 --> he4 + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.2903 + -58.7692 * tfactors.T9i + -94.2152 * tfactors.T913i + 0.976269 * tfactors.T913
                         + -2.37283 * tfactors.T9 + 0.195501 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  58.7692 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.2152 * tfactors.T943i + (1.0/3.0) * 0.976269 * tfactors.T923i
                              + -2.37283 + (5.0/3.0) * 0.195501 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu62__n_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 --> n + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.3353 + -103.112 * tfactors.T9i + -0.404348 * tfactors.T913
                         + 0.218353 * tfactors.T9 + -0.0562018 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.112 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.404348 * tfactors.T923i
                              + 0.218353 + (5.0/3.0) * -0.0562018 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu62__p_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 --> p + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  61.0341 + -68.0711 * tfactors.T9i + -39.0635 * tfactors.T913i + 2.03251 * tfactors.T913
                         + -1.66085 * tfactors.T9 + 0.123527 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  68.0711 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0635 * tfactors.T943i + (1.0/3.0) * 2.03251 * tfactors.T923i
                              + -1.66085 + (5.0/3.0) * 0.123527 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu62__he4_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 --> he4 + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.2108 + -62.396 * tfactors.T9i + -94.2508 * tfactors.T913i + 1.47146 * tfactors.T913
                         + -2.87996 * tfactors.T9 + 0.26554 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  62.396 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.2508 * tfactors.T943i + (1.0/3.0) * 1.47146 * tfactors.T923i
                              + -2.87996 + (5.0/3.0) * 0.26554 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu63__n_cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 --> n + cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.4014 + -125.944 * tfactors.T9i + -0.723484 * tfactors.T913
                         + 0.215177 * tfactors.T9 + -0.0473749 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  125.944 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.723484 * tfactors.T923i
                              + 0.215177 + (5.0/3.0) * -0.0473749 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu63__p_ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 --> p + ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  59.8332 + -71.0475 * tfactors.T9i + -39.0669 * tfactors.T913i + 1.33156 * tfactors.T913
                         + -1.30043 * tfactors.T9 + 0.0961101 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  71.0475 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0669 * tfactors.T943i + (1.0/3.0) * 1.33156 * tfactors.T923i
                              + -1.30043 + (5.0/3.0) * 0.0961101 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu63__he4_co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 --> he4 + co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.1118 + -67.0281 * tfactors.T9i + -94.2852 * tfactors.T913i + 1.64751 * tfactors.T913
                         + -2.1637 * tfactors.T9 + 0.119598 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  67.0281 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.2852 * tfactors.T943i + (1.0/3.0) * 1.64751 * tfactors.T923i
                              + -2.1637 + (5.0/3.0) * 0.119598 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu64__n_cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 --> n + cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  51.3753 + -91.9819 * tfactors.T9i + 11.3982 * tfactors.T913i + -24.4222 * tfactors.T913
                         + 1.95364 * tfactors.T9 + -0.18693 * tfactors.T953 + 11.7458 * tfactors.lnT9;

    dln_set_rate_dT9 =  91.9819 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 11.3982 * tfactors.T943i + (1.0/3.0) * -24.4222 * tfactors.T923i
                              + 1.95364 + (5.0/3.0) * -0.18693 * tfactors.T923 + 11.7458 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu64__p_ni63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 --> p + ni63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.5721 + -83.5601 * tfactors.T9i + -39.0703 * tfactors.T913i + -4.4238 * tfactors.T913
                         + -0.152239 * tfactors.T9 + 0.0171937 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  83.5601 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0703 * tfactors.T943i + (1.0/3.0) * -4.4238 * tfactors.T923i
                              + -0.152239 + (5.0/3.0) * 0.0171937 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu65__n_cu64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu65 --> n + cu64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  42.2436 + -115.009 * tfactors.T9i + -2.31276 * tfactors.T913
                         + 0.434599 * tfactors.T9 + -0.0715678 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  115.009 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.31276 * tfactors.T923i
                              + 0.434599 + (5.0/3.0) * -0.0715678 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_cu65__p_ni64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu65 --> p + ni64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  59.9637 + -86.4924 * tfactors.T9i + -39.0735 * tfactors.T913i + 1.76823 * tfactors.T913
                         + -1.38855 * tfactors.T9 + 0.0515179 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  86.4924 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0735 * tfactors.T943i + (1.0/3.0) * 1.76823 * tfactors.T923i
                              + -1.38855 + (5.0/3.0) * 0.0515179 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn59__p_cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 --> p + cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  58.3404 + -31.0762 * tfactors.T9i + -209.408 * tfactors.T913i + 176.007 * tfactors.T913
                         + -6.98867 * tfactors.T9 + 0.295678 * tfactors.T953 + -109.048 * tfactors.lnT9;

    dln_set_rate_dT9 =  31.0762 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -209.408 * tfactors.T943i + (1.0/3.0) * 176.007 * tfactors.T923i
                              + -6.98867 + (5.0/3.0) * 0.295678 * tfactors.T923 + -109.048 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  16.5896 + -32.4274 * tfactors.T9i + -142.882 * tfactors.T913i + 138.901 * tfactors.T913
                         + -5.7482 * tfactors.T9 + 0.223571 * tfactors.T953 + -83.1553 * tfactors.lnT9;

    dln_set_rate_dT9 =  32.4274 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -142.882 * tfactors.T943i + (1.0/3.0) * 138.901 * tfactors.T923i
                              + -5.7482 + (5.0/3.0) * 0.223571 * tfactors.T923 + -83.1553 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  56.5341 + -33.5916 * tfactors.T9i + -36.2109 * tfactors.T913i + -10.0201 * tfactors.T913
                         + 0.882265 * tfactors.T9 + -0.0954725 * tfactors.T953 + 4.78794 * tfactors.lnT9;

    dln_set_rate_dT9 =  33.5916 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.2109 * tfactors.T943i + (1.0/3.0) * -10.0201 * tfactors.T923i
                              + 0.882265 + (5.0/3.0) * -0.0954725 * tfactors.T923 + 4.78794 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn59__p_ni58__weak__wc12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 --> p + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wc12w
    ln_set_rate =  -5.57052;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn60__n_zn59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 --> n + zn59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  33.8125 + -174.051 * tfactors.T9i + 0.65324 * tfactors.T913
                         + -0.0259697 * tfactors.T9 + -0.00407906 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  174.051 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.65324 * tfactors.T923i
                              + -0.0259697 + (5.0/3.0) * -0.00407906 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn60__p_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 --> p + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.2929 + -59.4094 * tfactors.T9i + -39.9808 * tfactors.T913i + 1.17311 * tfactors.T913
                         + -2.90486 * tfactors.T9 + 0.339644 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.4094 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9808 * tfactors.T943i + (1.0/3.0) * 1.17311 * tfactors.T923i
                              + -2.90486 + (5.0/3.0) * 0.339644 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn60__he4_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 --> he4 + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  86.0619 + -31.4367 * tfactors.T9i + -96.4898 * tfactors.T913i + 6.47209 * tfactors.T913
                         + -5.2029 * tfactors.T9 + 0.533391 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  31.4367 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -96.4898 * tfactors.T943i + (1.0/3.0) * 6.47209 * tfactors.T923i
                              + -5.2029 + (5.0/3.0) * 0.533391 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn61__n_zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 --> n + zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.7839 + -118.702 * tfactors.T9i + 0.0559751 * tfactors.T913
                         + 0.208641 * tfactors.T9 + -0.0357451 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  118.702 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.0559751 * tfactors.T923i
                              + 0.208641 + (5.0/3.0) * -0.0357451 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn61__p_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 --> p + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.9142 + -61.3919 * tfactors.T9i + -39.9846 * tfactors.T913i + 3.2392 * tfactors.T913
                         + -2.37211 * tfactors.T9 + 0.239391 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  61.3919 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9846 * tfactors.T943i + (1.0/3.0) * 3.2392 * tfactors.T923i
                              + -2.37211 + (5.0/3.0) * 0.239391 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn61__he4_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 --> he4 + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  86.4776 + -31.1979 * tfactors.T9i + -96.5275 * tfactors.T913i + 5.42001 * tfactors.T913
                         + -3.93988 * tfactors.T9 + 0.358068 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  31.1979 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -96.5275 * tfactors.T943i + (1.0/3.0) * 5.42001 * tfactors.T923i
                              + -3.93988 + (5.0/3.0) * 0.358068 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn62__n_zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 --> n + zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  38.7699 + -149.667 * tfactors.T9i + 0.174908 * tfactors.T913
                         + 0.222207 * tfactors.T9 + -0.0495297 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  149.667 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.174908 * tfactors.T923i
                              + 0.222207 + (5.0/3.0) * -0.0495297 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn62__p_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 --> p + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.6372 + -75.1596 * tfactors.T9i + -39.9882 * tfactors.T913i + 2.26956 * tfactors.T913
                         + -1.69006 * tfactors.T9 + 0.132363 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  75.1596 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9882 * tfactors.T943i + (1.0/3.0) * 2.26956 * tfactors.T923i
                              + -1.69006 + (5.0/3.0) * 0.132363 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn62__he4_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 --> he4 + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  87.8504 + -39.0915 * tfactors.T9i + -96.5638 * tfactors.T913i + 2.81593 * tfactors.T913
                         + -2.43398 * tfactors.T9 + 0.140051 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.0915 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -96.5638 * tfactors.T943i + (1.0/3.0) * 2.81593 * tfactors.T923i
                              + -2.43398 + (5.0/3.0) * 0.140051 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn63__n_zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 --> n + zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  38.7908 + -105.751 * tfactors.T9i + -0.365196 * tfactors.T913
                         + 0.230327 * tfactors.T9 + -0.0605553 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  105.751 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.365196 * tfactors.T923i
                              + 0.230327 + (5.0/3.0) * -0.0605553 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn63__p_cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 --> p + cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.9432 + -77.7984 * tfactors.T9i + -39.9917 * tfactors.T913i + 2.6186 * tfactors.T913
                         + -1.69105 * tfactors.T9 + 0.132898 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  77.7984 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9917 * tfactors.T943i + (1.0/3.0) * 2.6186 * tfactors.T923i
                              + -1.69105 + (5.0/3.0) * 0.132898 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn63__he4_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 --> he4 + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  88.047 + -40.4102 * tfactors.T9i + -96.5991 * tfactors.T913i + 2.66136 * tfactors.T913
                         + -2.36841 * tfactors.T9 + 0.148474 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  40.4102 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -96.5991 * tfactors.T943i + (1.0/3.0) * 2.66136 * tfactors.T923i
                              + -2.36841 + (5.0/3.0) * 0.148474 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn64__n_zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 --> n + zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.3222 + -137.651 * tfactors.T9i + -0.526805 * tfactors.T913
                         + 0.294653 * tfactors.T9 + -0.0660418 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  137.651 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.526805 * tfactors.T923i
                              + 0.294653 + (5.0/3.0) * -0.0660418 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn64__p_cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 --> p + cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.194 + -89.5055 * tfactors.T9i + -39.995 * tfactors.T913i + 1.69705 * tfactors.T913
                         + -1.11391 * tfactors.T9 + 0.0416287 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  89.5055 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.995 * tfactors.T943i + (1.0/3.0) * 1.69705 * tfactors.T923i
                              + -1.11391 + (5.0/3.0) * 0.0416287 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn64__he4_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 --> he4 + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.0883 + -45.912 * tfactors.T9i + -96.6332 * tfactors.T913i + 1.06508 * tfactors.T913
                         + -1.52905 * tfactors.T9 + 0.0316173 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  45.912 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -96.6332 * tfactors.T943i + (1.0/3.0) * 1.06508 * tfactors.T923i
                              + -1.52905 + (5.0/3.0) * 0.0316173 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn65__n_zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 --> n + zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  34.9923 + -92.5665 * tfactors.T9i + -3.1973 * tfactors.T913i + 6.0545 * tfactors.T913
                         + 0.171155 * tfactors.T9 + -0.0905702 * tfactors.T953 + -1.39286 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.5665 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.1973 * tfactors.T943i + (1.0/3.0) * 6.0545 * tfactors.T923i
                              + 0.171155 + (5.0/3.0) * -0.0905702 * tfactors.T923 + -1.39286 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn65__p_cu64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 --> p + cu64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.97 + -90.2404 * tfactors.T9i + -39.9983 * tfactors.T913i + -2.9846 * tfactors.T913
                         + 0.0709769 * tfactors.T9 + -0.0519569 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.2404 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9983 * tfactors.T943i + (1.0/3.0) * -2.9846 * tfactors.T923i
                              + 0.0709769 + (5.0/3.0) * -0.0519569 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn65__he4_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 --> he4 + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  88.4751 + -47.7597 * tfactors.T9i + -96.6663 * tfactors.T913i + 2.54794 * tfactors.T913
                         + -2.65791 * tfactors.T9 + 0.204247 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  47.7597 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -96.6663 * tfactors.T943i + (1.0/3.0) * 2.54794 * tfactors.T923i
                              + -2.65791 + (5.0/3.0) * 0.204247 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn66__n_zn65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn66 --> n + zn65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  53.0981 + -128.372 * tfactors.T9i + 5.38411 * tfactors.T913i + -18.0063 * tfactors.T913
                         + 1.89109 * tfactors.T9 + -0.191482 * tfactors.T953 + 7.34419 * tfactors.lnT9;

    dln_set_rate_dT9 =  128.372 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.38411 * tfactors.T943i + (1.0/3.0) * -18.0063 * tfactors.T923i
                              + 1.89109 + (5.0/3.0) * -0.191482 * tfactors.T923 + 7.34419 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn66__p_cu65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn66 --> p + cu65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.9444 + -103.567 * tfactors.T9i + -40.0015 * tfactors.T913i + 2.89473 * tfactors.T913
                         + -1.70171 * tfactors.T9 + 0.092664 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  103.567 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.0015 * tfactors.T943i + (1.0/3.0) * 2.89473 * tfactors.T923i
                              + -1.70171 + (5.0/3.0) * 0.092664 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_zn66__he4_ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn66 --> he4 + ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  89.663 + -53.1283 * tfactors.T9i + -96.6983 * tfactors.T913i + 0.80536 * tfactors.T913
                         + -1.39385 * tfactors.T9 + 0.000644409 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  53.1283 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -96.6983 * tfactors.T943i + (1.0/3.0) * 0.80536 * tfactors.T923i
                              + -1.39385 + (5.0/3.0) * 0.000644409 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga62__p_zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 --> p + zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  5.18997 + -48.9859 * tfactors.T9i + 207.487 * tfactors.T913i + -181.718 * tfactors.T913
                         + 5.86358 * tfactors.T9 + -0.221479 * tfactors.T953 + 121.305 * tfactors.lnT9;

    dln_set_rate_dT9 =  48.9859 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 207.487 * tfactors.T943i + (1.0/3.0) * -181.718 * tfactors.T923i
                              + 5.86358 + (5.0/3.0) * -0.221479 * tfactors.T923 + 121.305 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  11301.2 + -125.341 * tfactors.T9i + 6932.15 * tfactors.T913i + -20433.4 * tfactors.T913
                         + 2726.25 * tfactors.T9 + -416.477 * tfactors.T953 + 7005.24 * tfactors.lnT9;

    dln_set_rate_dT9 =  125.341 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 6932.15 * tfactors.T943i + (1.0/3.0) * -20433.4 * tfactors.T923i
                              + 2726.25 + (5.0/3.0) * -416.477 * tfactors.T923 + 7005.24 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  60.6455 + -34.2325 * tfactors.T9i + -36.9213 * tfactors.T913i + -12.8434 * tfactors.T913
                         + 1.30735 * tfactors.T9 + -0.136745 * tfactors.T953 + 5.41008 * tfactors.lnT9;

    dln_set_rate_dT9 =  34.2325 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.9213 * tfactors.T943i + (1.0/3.0) * -12.8434 * tfactors.T923i
                              + 1.30735 + (5.0/3.0) * -0.136745 * tfactors.T923 + 5.41008 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga62__he4_cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 --> he4 + cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  103.952 + -32.0666 * tfactors.T9i + -98.8498 * tfactors.T913i + -21.411 * tfactors.T913
                         + 1.84489 * tfactors.T9 + -0.142549 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  32.0666 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -98.8498 * tfactors.T943i + (1.0/3.0) * -21.411 * tfactors.T923i
                              + 1.84489 + (5.0/3.0) * -0.142549 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga63__n_ga62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 --> n + ga62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.9806 + -146.426 * tfactors.T9i + -0.413123 * tfactors.T913
                         + 0.505609 * tfactors.T9 + -0.0792987 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  146.426 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.413123 * tfactors.T923i
                              + 0.505609 + (5.0/3.0) * -0.0792987 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga63__p_zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 --> p + zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  -16.133 + -52.7571 * tfactors.T9i + 181.058 * tfactors.T913i + -128.039 * tfactors.T913
                         + 5.3613 * tfactors.T9 + -0.329542 * tfactors.T953 + 88.9371 * tfactors.lnT9;

    dln_set_rate_dT9 =  52.7571 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 181.058 * tfactors.T943i + (1.0/3.0) * -128.039 * tfactors.T923i
                              + 5.3613 + (5.0/3.0) * -0.329542 * tfactors.T923 + 88.9371 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  59.4822 + -31.1177 * tfactors.T9i + -31.4331 * tfactors.T913i + -19.7752 * tfactors.T913
                         + 1.69239 * tfactors.T9 + -0.16473 * tfactors.T953 + 9.1608 * tfactors.lnT9;

    dln_set_rate_dT9 =  31.1177 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.4331 * tfactors.T943i + (1.0/3.0) * -19.7752 * tfactors.T923i
                              + 1.69239 + (5.0/3.0) * -0.16473 * tfactors.T923 + 9.1608 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  7911.23 + -90.8719 * tfactors.T9i + 4643.34 * tfactors.T913i + -14105.9 * tfactors.T913
                         + 1925.65 * tfactors.T9 + -299.872 * tfactors.T953 + 4770.14 * tfactors.lnT9;

    dln_set_rate_dT9 =  90.8719 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4643.34 * tfactors.T943i + (1.0/3.0) * -14105.9 * tfactors.T923i
                              + 1925.65 + (5.0/3.0) * -299.872 * tfactors.T923 + 4770.14 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  69.6876 + -52.939 * tfactors.T9i + 516.062 * tfactors.T913i + -567.538 * tfactors.T913
                         + 23.7454 * tfactors.T9 + -1.02526 * tfactors.T953 + 329.36 * tfactors.lnT9;

    dln_set_rate_dT9 =  52.939 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 516.062 * tfactors.T943i + (1.0/3.0) * -567.538 * tfactors.T923i
                              + 23.7454 + (5.0/3.0) * -1.02526 * tfactors.T923 + 329.36 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga63__he4_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 --> he4 + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  93.0086 + -30.3432 * tfactors.T9i + -98.8858 * tfactors.T913i + -2.92113 * tfactors.T913
                         + -2.38226 * tfactors.T9 + 0.272994 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  30.3432 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -98.8858 * tfactors.T943i + (1.0/3.0) * -2.92113 * tfactors.T923i
                              + -2.38226 + (5.0/3.0) * 0.272994 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga64__n_ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 --> n + ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.8755 + -120.206 * tfactors.T9i + 1.0342 * tfactors.T913
                         + 0.0882306 * tfactors.T9 + -0.0437444 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  120.206 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.0342 * tfactors.T923i
                              + 0.0882306 + (5.0/3.0) * -0.0437444 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga64__p_zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 --> p + zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.9074 + -45.3767 * tfactors.T9i + -40.9093 * tfactors.T913i + 2.88162 * tfactors.T913
                         + -2.11741 * tfactors.T9 + 0.191601 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  45.3767 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.9093 * tfactors.T943i + (1.0/3.0) * 2.88162 * tfactors.T923i
                              + -2.11741 + (5.0/3.0) * 0.191601 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ga64__he4_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 --> he4 + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  92.8863 + -33.8287 * tfactors.T9i + -98.9207 * tfactors.T913i + 0.933671 * tfactors.T913
                         + -3.79958 * tfactors.T9 + 0.446216 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  33.8287 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -98.9207 * tfactors.T943i + (1.0/3.0) * 0.933671 * tfactors.T923i
                              + -3.79958 + (5.0/3.0) * 0.446216 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ge63__p_ga62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge63 --> p + ga62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  45.3582 + -27.0759 * tfactors.T9i + -107.856 * tfactors.T913i + 80.6244 * tfactors.T913
                         + -2.84514 * tfactors.T9 + 0.087641 * tfactors.T953 + -55.0078 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.0759 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -107.856 * tfactors.T943i + (1.0/3.0) * 80.6244 * tfactors.T923i
                              + -2.84514 + (5.0/3.0) * 0.087641 * tfactors.T923 + -55.0078 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  76.0205 + -30.5116 * tfactors.T9i + 11.0703 * tfactors.T913i + -66.0297 * tfactors.T913
                         + 2.89115 * tfactors.T9 + -0.129107 * tfactors.T953 + 30.8214 * tfactors.lnT9;

    dln_set_rate_dT9 =  30.5116 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 11.0703 * tfactors.T943i + (1.0/3.0) * -66.0297 * tfactors.T923i
                              + 2.89115 + (5.0/3.0) * -0.129107 * tfactors.T923 + 30.8214 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  9653.53 + -138.896 * tfactors.T9i + 6926.61 * tfactors.T913i + -18459.0 * tfactors.T913
                         + 2374.61 * tfactors.T9 + -366.508 * tfactors.T953 + 6588.46 * tfactors.lnT9;

    dln_set_rate_dT9 =  138.896 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 6926.61 * tfactors.T943i + (1.0/3.0) * -18459.0 * tfactors.T923i
                              + 2374.61 + (5.0/3.0) * -366.508 * tfactors.T923 + 6588.46 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  52.0997 + -25.9182 * tfactors.T9i + -45.5057 * tfactors.T913i + 1.9831 * tfactors.T913
                         + -0.147339 * tfactors.T9 + -0.0169469 * tfactors.T953 + -0.96033 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.9182 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -45.5057 * tfactors.T943i + (1.0/3.0) * 1.9831 * tfactors.T923i
                              + -0.147339 + (5.0/3.0) * -0.0169469 * tfactors.T923 + -0.96033 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  290.665 + -26.1495 * tfactors.T9i + -8.15451 * tfactors.T913i + -301.681 * tfactors.T913
                         + 33.0147 * tfactors.T9 + -2.8672 * tfactors.T953 + 72.2354 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.1495 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.15451 * tfactors.T943i + (1.0/3.0) * -301.681 * tfactors.T923i
                              + 33.0147 + (5.0/3.0) * -2.8672 * tfactors.T923 + 72.2354 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ge63__he4_zn59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge63 --> he4 + zn59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  101.382 + -24.5389 * tfactors.T9i + -101.146 * tfactors.T913i + -14.3723 * tfactors.T913
                         + 0.893059 * tfactors.T9 + -0.0564743 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  24.5389 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -101.146 * tfactors.T943i + (1.0/3.0) * -14.3723 * tfactors.T923i
                              + 0.893059 + (5.0/3.0) * -0.0564743 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ge64__n_ge63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge64 --> n + ge63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  33.4278 + -179.145 * tfactors.T9i + 0.20987 * tfactors.T913
                         + 0.182208 * tfactors.T9 + -0.0339886 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  179.145 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.20987 * tfactors.T923i
                              + 0.182208 + (5.0/3.0) * -0.0339886 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ge64__p_ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge64 --> p + ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.0475 + -58.6907 * tfactors.T9i + -41.8134 * tfactors.T913i + 1.45084 * tfactors.T913
                         + -3.1328 * tfactors.T9 + 0.353318 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  58.6907 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -41.8134 * tfactors.T943i + (1.0/3.0) * 1.45084 * tfactors.T923i
                              + -3.1328 + (5.0/3.0) * 0.353318 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_ge64__he4_zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge64 --> he4 + zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  86.1182 + -29.6245 * tfactors.T9i + -101.182 * tfactors.T913i + 10.4963 * tfactors.T913
                         + -7.04215 * tfactors.T9 + 0.732883 * tfactors.T953 + 0.833333 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.6245 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -101.182 * tfactors.T943i + (1.0/3.0) * 10.4963 * tfactors.T923i
                              + -7.04215 + (5.0/3.0) * 0.732883 * tfactors.T923 + 0.833333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_li6__n_p_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 --> n + p + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  33.4196 + -62.2896 * tfactors.T9i + 1.44987 * tfactors.T913i + -1.42759 * tfactors.T913
                         + 0.0454035 * tfactors.T9 + 0.00471161 * tfactors.T953 + 2.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  62.2896 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.44987 * tfactors.T943i + (1.0/3.0) * -1.42759 * tfactors.T923i
                              + 0.0454035 + (5.0/3.0) * 0.00471161 * tfactors.T923 + 2.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_be9__n_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be9 --> n + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ac12r
    ln_set_rate =  38.6902 + -19.2792 * tfactors.T9i + -1.56673 * tfactors.T913i + -5.43497 * tfactors.T913
                         + 0.673807 * tfactors.T9 + -0.041014 * tfactors.T953 + 1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.2792 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.56673 * tfactors.T943i + (1.0/3.0) * -5.43497 * tfactors.T923i
                              + 0.673807 + (5.0/3.0) * -0.041014 * tfactors.T923 + 1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ac12n
    ln_set_rate =  37.273 + -18.2597 * tfactors.T9i + -13.3317 * tfactors.T913i + 13.2237 * tfactors.T913
                         + -9.06339 * tfactors.T9 + 2.33333 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.2597 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -13.3317 * tfactors.T943i + (1.0/3.0) * 13.2237 * tfactors.T923i
                              + -9.06339 + 2.33333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12__he4_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 --> he4 + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // fy05n
    ln_set_rate =  45.7734 + -84.4227 * tfactors.T9i + -37.06 * tfactors.T913i + 29.3493 * tfactors.T913
                         + -115.507 * tfactors.T9 + -10.0 * tfactors.T953 + 1.66667 * tfactors.lnT9;

    dln_set_rate_dT9 =  84.4227 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.06 * tfactors.T943i + (1.0/3.0) * 29.3493 * tfactors.T923i
                              + -115.507 + (5.0/3.0) * -10.0 * tfactors.T923 + 1.66667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // fy05r
    ln_set_rate =  22.394 + -88.5493 * tfactors.T9i + -13.49 * tfactors.T913i + 21.4259 * tfactors.T913
                         + -1.34769 * tfactors.T9 + 0.0879816 * tfactors.T953 + -10.1653 * tfactors.lnT9;

    dln_set_rate_dT9 =  88.5493 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -13.49 * tfactors.T943i + (1.0/3.0) * 21.4259 * tfactors.T923i
                              + -1.34769 + (5.0/3.0) * 0.0879816 * tfactors.T923 + -10.1653 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // fy05r
    ln_set_rate =  34.9561 + -85.4472 * tfactors.T9i + -23.57 * tfactors.T913i + 20.4886 * tfactors.T913
                         + -12.9882 * tfactors.T9 + -20.0 * tfactors.T953 + 0.83333 * tfactors.lnT9;

    dln_set_rate_dT9 =  85.4472 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.57 * tfactors.T943i + (1.0/3.0) * 20.4886 * tfactors.T923i
                              + -12.9882 + (5.0/3.0) * -20.0 * tfactors.T923 + 0.83333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p__d(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n + p --> d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // an06n
    ln_set_rate =  12.3687 + -2.70618 * tfactors.T913
                         + 0.11718 * tfactors.T9 + -0.00312788 * tfactors.T953 + 0.469127 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.70618 * tfactors.T923i
                              + 0.11718 + (5.0/3.0) * -0.00312788 * tfactors.T923 + 0.469127 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // an06n
    ln_set_rate =  10.7548 + -2.30472 * tfactors.T913
                         + -0.887862 * tfactors.T9 + 0.137663 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.30472 * tfactors.T923i
                              + -0.887862 + (5.0/3.0) * 0.137663 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // an06n
    ln_set_rate =  8.84688 + -0.0102082 * tfactors.T913
                         + -0.0893959 * tfactors.T9 + 0.00696704 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.0102082 * tfactors.T923i
                              + -0.0893959 + (5.0/3.0) * 0.00696704 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p__d__weak__bet_pos_(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p + p --> d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bet+w
    ln_set_rate =  -34.7863 + -3.51193 * tfactors.T913i + 3.10086 * tfactors.T913
                         + -0.198314 * tfactors.T9 + 0.0126251 * tfactors.T953 + -1.02517 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -3.51193 * tfactors.T943i + (1.0/3.0) * 3.10086 * tfactors.T923i
                              + -0.198314 + (5.0/3.0) * 0.0126251 * tfactors.T923 + -1.02517 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p__d__weak__electron_capture(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p + p --> d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //   ecw
    ln_set_rate =  -43.6499 + -0.00246064 * tfactors.T9i + -2.7507 * tfactors.T913i + -0.424877 * tfactors.T913
                         + 0.015987 * tfactors.T9 + -0.000690875 * tfactors.T953 + -0.207625 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00246064 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.7507 * tfactors.T943i + (1.0/3.0) * -0.424877 * tfactors.T923i
                              + 0.015987 + (5.0/3.0) * -0.000690875 * tfactors.T923 + -0.207625 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_d__he3(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // d + p --> he3

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de04 
    ln_set_rate =  8.93525 + -3.7208 * tfactors.T913i + 0.198654 * tfactors.T913
                         + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -3.7208 * tfactors.T943i + (1.0/3.0) * 0.198654 * tfactors.T923i
                              + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04n
    ln_set_rate =  7.52898 + -3.7208 * tfactors.T913i + 0.871782 * tfactors.T913
                         + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -3.7208 * tfactors.T943i + (1.0/3.0) * 0.871782 * tfactors.T923i
                              + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_d__he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // d + d --> he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  3.78177 + -4.26166 * tfactors.T913i + -0.119233 * tfactors.T913
                         + 0.778829 * tfactors.T9 + -0.0925203 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -4.26166 * tfactors.T943i + (1.0/3.0) * -0.119233 * tfactors.T923i
                              + 0.778829 + (5.0/3.0) * -0.0925203 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_d__li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // d + he4 --> li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // tu19r
    ln_set_rate =  4.12313 + -7.889 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.889 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // tu19n
    ln_set_rate =  -0.676485 + 6.3911e-05 * tfactors.T9i + -7.55198 * tfactors.T913i + 5.77546 * tfactors.T913
                         + -0.487854 * tfactors.T9 + 0.032833 * tfactors.T953 + -1.12305 * tfactors.lnT9;

    dln_set_rate_dT9 =  -6.3911e-05 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -7.55198 * tfactors.T943i + (1.0/3.0) * 5.77546 * tfactors.T923i
                              + -0.487854 + (5.0/3.0) * 0.032833 * tfactors.T923 + -1.12305 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_he3__he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 + n --> he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02n
    ln_set_rate =  9.04572 + -1.50147 * tfactors.T913
                         + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.50147 * tfactors.T923i
                              + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02n
    ln_set_rate =  5.51711;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_he3__he4__weak__bet_pos_(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 + p --> he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bet+w
    ln_set_rate =  -27.7611 + -4.30107e-12 * tfactors.T9i + -6.141 * tfactors.T913i + -1.93473e-09 * tfactors.T913
                         + 2.04145e-10 * tfactors.T9 + -1.80372e-11 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.30107e-12 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -6.141 * tfactors.T943i + (1.0/3.0) * -1.93473e-09 * tfactors.T923i
                              + 2.04145e-10 + (5.0/3.0) * -1.80372e-11 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_he3__be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 + he4 --> be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cd08n
    ln_set_rate =  17.7075 + -12.8271 * tfactors.T913i + -3.8126 * tfactors.T913
                         + 0.0942285 * tfactors.T9 + -0.00301018 * tfactors.T953 + 1.33333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.8271 * tfactors.T943i + (1.0/3.0) * -3.8126 * tfactors.T923i
                              + 0.0942285 + (5.0/3.0) * -0.00301018 * tfactors.T923 + 1.33333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cd08n
    ln_set_rate =  15.6099 + -12.8271 * tfactors.T913i + -0.0308225 * tfactors.T913
                         + -0.654685 * tfactors.T9 + 0.0896331 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.8271 * tfactors.T943i + (1.0/3.0) * -0.0308225 * tfactors.T923i
                              + -0.654685 + (5.0/3.0) * 0.0896331 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_li6__li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 + n --> li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // jz10n
    ln_set_rate =  9.04782;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_li6__be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 + p --> be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  14.2792 + -8.4372 * tfactors.T913i + -0.515473 * tfactors.T913
                         + 0.0285578 * tfactors.T9 + 0.00879731 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -8.4372 * tfactors.T943i + (1.0/3.0) * -0.515473 * tfactors.T923i
                              + 0.0285578 + (5.0/3.0) * 0.00879731 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_li6__b10(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 + he4 --> b10

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  1.04267 + -3.71313 * tfactors.T9i + 3.33334 * tfactors.T913i + 3.25335 * tfactors.T913
                         + 0.374434 * tfactors.T9 + -0.0706244 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.71313 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 3.33334 * tfactors.T943i + (1.0/3.0) * 3.25335 * tfactors.T923i
                              + 0.374434 + (5.0/3.0) * -0.0706244 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  15.2167 + -18.79 * tfactors.T913i + 0.234225 * tfactors.T913
                         + 3.23344 * tfactors.T9 + -1.14529 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -18.79 * tfactors.T943i + (1.0/3.0) * 0.234225 * tfactors.T923i
                              + 3.23344 + (5.0/3.0) * -1.14529 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_li7__b11(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 + he4 --> b11

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  10.6937 + -6.44203 * tfactors.T9i
                         + 0.190698 * tfactors.T9 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.44203 * tfactors.T9i * tfactors.T9i
                              + 0.190698 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  5.81084 + -2.95915 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.95915 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  18.4284 + -19.163 * tfactors.T913i + 0.0587651 * tfactors.T913
                         + 0.773338 * tfactors.T9 + -0.201519 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -19.163 * tfactors.T943i + (1.0/3.0) * 0.0587651 * tfactors.T923i
                              + 0.773338 + (5.0/3.0) * -0.201519 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_be7__b8(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 + p --> b8

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  12.5315 + -10.264 * tfactors.T913i + -0.203472 * tfactors.T913
                         + 0.121083 * tfactors.T9 + -0.00700063 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -10.264 * tfactors.T943i + (1.0/3.0) * -0.203472 * tfactors.T923i
                              + 0.121083 + (5.0/3.0) * -0.00700063 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  7.73399 + -7.345 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.345 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_be9__b10(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be9 + p --> b10

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  14.9657 + -11.5391 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.5391 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  7.68698 + -2.59506 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.59506 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  16.2908 + -10.361 * tfactors.T913i + 0.695179 * tfactors.T913
                         + 0.342365 * tfactors.T9 + -0.356569 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -10.361 * tfactors.T943i + (1.0/3.0) * 0.695179 * tfactors.T923i
                              + 0.342365 + (5.0/3.0) * -0.356569 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_b10__b11(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b10 + n --> b11

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  11.1004 + -1.9027e-12 * tfactors.T9i + 2.65756e-10 * tfactors.T913i + -9.63588e-10 * tfactors.T913
                         + 1.07466e-10 * tfactors.T9 + -9.87569e-12 * tfactors.T953 + 3.12603e-10 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.9027e-12 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.65756e-10 * tfactors.T943i + (1.0/3.0) * -9.63588e-10 * tfactors.T923i
                              + 1.07466e-10 + (5.0/3.0) * -9.87569e-12 * tfactors.T923 + 3.12603e-10 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_b11__c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b11 + p --> c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nw00r
    ln_set_rate =  8.67352 + -1.71197 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.71197 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nw00n
    ln_set_rate =  25.5647 + -12.095 * tfactors.T913i + -6.68421 * tfactors.T913
                         + -0.0148736 * tfactors.T9 + 0.0364288 * tfactors.T953 + 1.33333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.095 * tfactors.T943i + (1.0/3.0) * -6.68421 * tfactors.T923i
                              + -0.0148736 + (5.0/3.0) * 0.0364288 * tfactors.T923 + 1.33333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nw00n
    ln_set_rate =  18.6165 + -12.095 * tfactors.T913i + -1.95046 * tfactors.T913
                         + 9.56928 * tfactors.T9 + -10.0637 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.095 * tfactors.T943i + (1.0/3.0) * -1.95046 * tfactors.T923i
                              + 9.56928 + (5.0/3.0) * -10.0637 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_c12__c13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + n --> c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  7.98821 + -0.00836732 * tfactors.T9i + 1.49573 * tfactors.T913i + -0.841102 * tfactors.T913
                         + 0.0340543 * tfactors.T9 + -0.0026392 * tfactors.T953 + 1.6662 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00836732 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.49573 * tfactors.T943i + (1.0/3.0) * -0.841102 * tfactors.T923i
                              + 0.0340543 + (5.0/3.0) * -0.0026392 * tfactors.T923 + 1.6662 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_c12__n13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + p --> n13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ls09n
    ln_set_rate =  17.1482 + -13.692 * tfactors.T913i + -0.230881 * tfactors.T913
                         + 4.44362 * tfactors.T9 + -3.15898 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -13.692 * tfactors.T943i + (1.0/3.0) * -0.230881 * tfactors.T923i
                              + 4.44362 + (5.0/3.0) * -3.15898 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ls09r
    ln_set_rate =  17.5428 + -3.77849 * tfactors.T9i + -5.10735 * tfactors.T913i + -2.24111 * tfactors.T913
                         + 0.148883 * tfactors.T9 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.77849 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -5.10735 * tfactors.T943i + (1.0/3.0) * -2.24111 * tfactors.T923i
                              + 0.148883 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_c12__o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + he4 --> o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nac2 
    ln_set_rate =  254.634 + -1.84097 * tfactors.T9i + 103.411 * tfactors.T913i + -420.567 * tfactors.T913
                         + 64.0874 * tfactors.T9 + -12.4624 * tfactors.T953 + 137.303 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.84097 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 103.411 * tfactors.T943i + (1.0/3.0) * -420.567 * tfactors.T923i
                              + 64.0874 + (5.0/3.0) * -12.4624 * tfactors.T923 + 137.303 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nac2 
    ln_set_rate =  69.6526 + -1.39254 * tfactors.T9i + 58.9128 * tfactors.T913i + -148.273 * tfactors.T913
                         + 9.08324 * tfactors.T9 + -0.541041 * tfactors.T953 + 70.3554 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.39254 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 58.9128 * tfactors.T943i + (1.0/3.0) * -148.273 * tfactors.T923i
                              + 9.08324 + (5.0/3.0) * -0.541041 * tfactors.T923 + 70.3554 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_c13__c14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c13 + n --> c14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  35.3048 + -0.133687 * tfactors.T9i + 18.3578 * tfactors.T913i + -46.5786 * tfactors.T913
                         + 2.58472 * tfactors.T9 + -0.118622 * tfactors.T953 + 19.9142 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.133687 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 18.3578 * tfactors.T943i + (1.0/3.0) * -46.5786 * tfactors.T923i
                              + 2.58472 + (5.0/3.0) * -0.118622 * tfactors.T923 + 19.9142 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_c13__n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c13 + p --> n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  15.1825 + -13.5543 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.5543 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  18.5155 + -13.72 * tfactors.T913i + -0.450018 * tfactors.T913
                         + 3.70823 * tfactors.T9 + -1.70545 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -13.72 * tfactors.T943i + (1.0/3.0) * -0.450018 * tfactors.T923i
                              + 3.70823 + (5.0/3.0) * -1.70545 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  13.9637 + -5.78147 * tfactors.T9i + -0.196703 * tfactors.T913
                         + 0.142126 * tfactors.T9 + -0.0238912 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.78147 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.196703 * tfactors.T923i
                              + 0.142126 + (5.0/3.0) * -0.0238912 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_c14__n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 + p --> n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  20.119 + -13.9619 * tfactors.T913i + -4.34315 * tfactors.T913
                         + 6.64922 * tfactors.T9 + -3.22592 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -13.9619 * tfactors.T943i + (1.0/3.0) * -4.34315 * tfactors.T923i
                              + 6.64922 + (5.0/3.0) * -3.22592 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  17.1024 + -1.52341 * tfactors.T9i + -10.658 * tfactors.T913i + 1.73644 * tfactors.T913
                         + -0.350498 * tfactors.T9 + 0.0279902 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.52341 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.658 * tfactors.T943i + (1.0/3.0) * 1.73644 * tfactors.T923i
                              + -0.350498 + (5.0/3.0) * 0.0279902 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_c14__o18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 + he4 --> o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  11.8309 + -10.3983 * tfactors.T9i + -3.83188 * tfactors.T913
                         + 1.64358 * tfactors.T9 + -0.177785 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.3983 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -3.83188 * tfactors.T923i
                              + 1.64358 + (5.0/3.0) * -0.177785 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -23.805 + -2.06876 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.06876 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  18.4877 + -31.7222 * tfactors.T913i + 11.3923 * tfactors.T913
                         + -9.92249 * tfactors.T9 + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.7222 * tfactors.T943i + (1.0/3.0) * 11.3923 * tfactors.T923i
                              + -9.92249 + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n13__n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n13 + n --> n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wiesr
    ln_set_rate =  -3.63074 + -2.99547 * tfactors.T9i + 9.44873e-10 * tfactors.T913i + -2.33713e-09 * tfactors.T913
                         + 1.97507e-10 * tfactors.T9 + -1.49747e-11 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.99547 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.44873e-10 * tfactors.T943i + (1.0/3.0) * -2.33713e-09 * tfactors.T923i
                              + 1.97507e-10 + (5.0/3.0) * -1.49747e-11 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wiesn
    ln_set_rate =  13.9377 + -0.0054652 * tfactors.T9i + 1.72241e-10 * tfactors.T913i + -5.62522e-10 * tfactors.T913
                         + 5.59212e-11 * tfactors.T9 + -4.6549e-12 * tfactors.T953;

    dln_set_rate_dT9 =  0.0054652 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.72241e-10 * tfactors.T943i + (1.0/3.0) * -5.62522e-10 * tfactors.T923i
                              + 5.59212e-11 + (5.0/3.0) * -4.6549e-12 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_n13__o14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n13 + p --> o14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // lg06r
    ln_set_rate =  10.9971 + -6.12602 * tfactors.T9i + 1.57122 * tfactors.T913i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.12602 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.57122 * tfactors.T943i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // lg06n
    ln_set_rate =  18.1356 + -15.1676 * tfactors.T913i + 0.0955166 * tfactors.T913
                         + 3.0659 * tfactors.T9 + -0.507339 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -15.1676 * tfactors.T943i + (1.0/3.0) * 0.0955166 * tfactors.T923i
                              + 3.0659 + (5.0/3.0) * -0.507339 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n14__n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + n --> n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  10.1651 + -0.0114078 * tfactors.T9i + 1.396 * tfactors.T913i + -3.47552 * tfactors.T913
                         + 0.351773 * tfactors.T9 + -0.0229344 * tfactors.T953 + 1.02161 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0114078 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.396 * tfactors.T943i + (1.0/3.0) * -3.47552 * tfactors.T923i
                              + 0.351773 + (5.0/3.0) * -0.0229344 * tfactors.T923 + 1.02161 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_n14__o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + p --> o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // im05n
    ln_set_rate =  17.01 + -15.193 * tfactors.T913i + -0.161954 * tfactors.T913
                         + -7.52123 * tfactors.T9 + -0.987565 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -15.193 * tfactors.T943i + (1.0/3.0) * -0.161954 * tfactors.T923i
                              + -7.52123 + (5.0/3.0) * -0.987565 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // im05r
    ln_set_rate =  6.73578 + -4.891 * tfactors.T9i
                         + 0.0682 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.891 * tfactors.T9i * tfactors.T9i
                              + 0.0682 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // im05r
    ln_set_rate =  7.65444 + -2.998 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.998 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // im05n
    ln_set_rate =  20.1169 + -15.193 * tfactors.T913i + -4.63975 * tfactors.T913
                         + 9.73458 * tfactors.T9 + -9.55051 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -15.193 * tfactors.T943i + (1.0/3.0) * -4.63975 * tfactors.T923i
                              + 9.73458 + (5.0/3.0) * -9.55051 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_n14__f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + he4 --> f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  21.5339 + -36.2504 * tfactors.T913i
                         + -5.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.2504 * tfactors.T943i
                              + (5.0/3.0) * -5.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  13.8995 + -10.9656 * tfactors.T9i + -5.6227 * tfactors.T913i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.9656 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -5.6227 * tfactors.T943i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  0.196838 + -5.16034 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.16034 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_n15__o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 + p --> o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // li10n
    ln_set_rate =  20.0176 + -15.24 * tfactors.T913i + 0.334926 * tfactors.T913
                         + 4.59088 * tfactors.T9 + -4.78468 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -15.24 * tfactors.T943i + (1.0/3.0) * 0.334926 * tfactors.T923i
                              + 4.59088 + (5.0/3.0) * -4.78468 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li10r
    ln_set_rate =  14.5444 + -10.2295 * tfactors.T9i
                         + 0.0459037 * tfactors.T9 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.2295 * tfactors.T9i * tfactors.T9i
                              + 0.0459037 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li10r
    ln_set_rate =  6.59056 + -2.92315 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.92315 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_n15__f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 + he4 --> f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -9.41892 + -4.17795 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.17795 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  25.3916 + -36.2324 * tfactors.T913i
                         + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.2324 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -28.7989 + -4.19986 * tfactors.T9i + 35.4292 * tfactors.T913
                         + -5.5767 * tfactors.T9 + 0.441293 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.19986 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.4292 * tfactors.T923i
                              + -5.5767 + (5.0/3.0) * 0.441293 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  3.5342 + -6.98462 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.98462 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o14__o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o14 + n --> o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  9.87196 + 0.0160481 * tfactors.T9i + -1.38986 * tfactors.T913i + 1.74662 * tfactors.T913
                         + -0.0276897 * tfactors.T9 + 0.00321014 * tfactors.T953 + -1.06122 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0160481 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.38986 * tfactors.T943i + (1.0/3.0) * 1.74662 * tfactors.T923i
                              + -0.0276897 + (5.0/3.0) * 0.00321014 * tfactors.T923 + -1.06122 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o14__ne18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o14 + he4 --> ne18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wh87r
    ln_set_rate =  -4.69948 + -12.159 * tfactors.T9i
                         + 5.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.159 * tfactors.T9i * tfactors.T9i
                              + 5.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wh87r
    ln_set_rate =  3.52636 + -22.61 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.61 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wh87r
    ln_set_rate =  -2.15417 + -11.73 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.73 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wh87n
    ln_set_rate =  26.4429 + -39.38 * tfactors.T913i + -0.0772187 * tfactors.T913
                         + -0.635361 * tfactors.T9 + 0.106236 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.38 * tfactors.T943i + (1.0/3.0) * -0.0772187 * tfactors.T923i
                              + -0.635361 + (5.0/3.0) * 0.106236 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o15__o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 + n --> o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  8.08476 + 0.0135346 * tfactors.T9i + -1.11761 * tfactors.T913i + 1.0167 * tfactors.T913
                         + 0.0449976 * tfactors.T9 + -0.00204682 * tfactors.T953 + -0.789217 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0135346 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.11761 * tfactors.T943i + (1.0/3.0) * 1.0167 * tfactors.T923i
                              + 0.0449976 + (5.0/3.0) * -0.00204682 * tfactors.T923 + -0.789217 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o15__ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 + he4 --> ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // dc11r
    ln_set_rate =  -32.2496 + -4.20439 * tfactors.T9i + -3.24609 * tfactors.T913i + 44.4647 * tfactors.T913
                         + -9.79962 * tfactors.T9 + 0.841782 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.20439 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.24609 * tfactors.T943i + (1.0/3.0) * 44.4647 * tfactors.T923i
                              + -9.79962 + (5.0/3.0) * 0.841782 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // dc11r
    ln_set_rate =  -0.0452465 + -5.88439 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.88439 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // dc11n
    ln_set_rate =  26.2914 + -39.578 * tfactors.T913i
                         + -3.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.578 * tfactors.T943i
                              + (5.0/3.0) * -3.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o16__o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + n --> o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  7.21546 + 0.0235015 * tfactors.T9i + -2.11246 * tfactors.T913i + 4.87742 * tfactors.T913
                         + -0.314426 * tfactors.T9 + 0.0169515 * tfactors.T953 + -0.984784 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0235015 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.11246 * tfactors.T943i + (1.0/3.0) * 4.87742 * tfactors.T923i
                              + -0.314426 + (5.0/3.0) * 0.0169515 * tfactors.T923 + -0.984784 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o16__f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + p --> f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ia08n
    ln_set_rate =  19.0904 + -16.696 * tfactors.T913i + -1.16252 * tfactors.T913
                         + 0.267703 * tfactors.T9 + -0.0338411 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -16.696 * tfactors.T943i + (1.0/3.0) * -1.16252 * tfactors.T923i
                              + 0.267703 + (5.0/3.0) * -0.0338411 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o16__ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + he4 --> ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // co10r
    ln_set_rate =  9.50848 + -12.7643 * tfactors.T9i + -3.65925 * tfactors.T913
                         + 0.714224 * tfactors.T9 + -0.00107508 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.7643 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -3.65925 * tfactors.T923i
                              + 0.714224 + (5.0/3.0) * -0.00107508 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // co10r
    ln_set_rate =  3.88571 + -10.3585 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.3585 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // co10n
    ln_set_rate =  23.903 + -39.7262 * tfactors.T913i + -0.210799 * tfactors.T913
                         + 0.442879 * tfactors.T9 + -0.0797753 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.7262 * tfactors.T943i + (1.0/3.0) * -0.210799 * tfactors.T923i
                              + 0.442879 + (5.0/3.0) * -0.0797753 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o17__o18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 + n --> o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bb92n
    ln_set_rate =  4.27026 + -5.69067e-13 * tfactors.T9i + 7.48144e-11 * tfactors.T913i + -2.47239e-10 * tfactors.T913
                         + 2.48052e-11 * tfactors.T9 + -2.07736e-12 * tfactors.T953 + 8.43048e-11 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.69067e-13 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.48144e-11 * tfactors.T943i + (1.0/3.0) * -2.47239e-10 * tfactors.T923i
                              + 2.48052e-11 + (5.0/3.0) * -2.07736e-12 * tfactors.T923 + 8.43048e-11 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92r
    ln_set_rate =  20.1798 + -2.12961 * tfactors.T9i + 16.8052 * tfactors.T913i + -30.138 * tfactors.T913
                         + 1.14711 * tfactors.T9 + -0.0220312 * tfactors.T953 + 13.7452 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.12961 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 16.8052 * tfactors.T943i + (1.0/3.0) * -30.138 * tfactors.T923i
                              + 1.14711 + (5.0/3.0) * -0.0220312 * tfactors.T923 + 13.7452 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o17__f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 + p --> f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  15.8929 + -16.4035 * tfactors.T913i + 4.31885 * tfactors.T913
                         + -0.709921 * tfactors.T9 + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -16.4035 * tfactors.T943i + (1.0/3.0) * 4.31885 * tfactors.T923i
                              + -0.709921 + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  9.39048 + -6.22828 * tfactors.T9i + 2.31435 * tfactors.T913
                         + -0.302835 * tfactors.T9 + 0.020133 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.22828 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.31435 * tfactors.T923i
                              + -0.302835 + (5.0/3.0) * 0.020133 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -13.077 + -0.746296 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.746296 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o17__ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 + he4 --> ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // be13r
    ln_set_rate =  -25.0898 + -5.50926 * tfactors.T9i + 123.363 * tfactors.T913i + -87.4351 * tfactors.T913
                         + -3.40974e-06 * tfactors.T9 + -57.0469 * tfactors.T953 + 82.2218 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.50926 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 123.363 * tfactors.T943i + (1.0/3.0) * -87.4351 * tfactors.T923i
                              + -3.40974e-06 + (5.0/3.0) * -57.0469 * tfactors.T923 + 82.2218 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // be13r
    ln_set_rate =  -117.134 + -13.6759 * tfactors.T9i + 3.31162e-08 * tfactors.T913i + 130.258 * tfactors.T913
                         + -7.92551e-05 * tfactors.T9 + -4.13772 * tfactors.T953 + -42.7753 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.6759 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 3.31162e-08 * tfactors.T943i + (1.0/3.0) * 130.258 * tfactors.T923i
                              + -7.92551e-05 + (5.0/3.0) * -4.13772 * tfactors.T923 + -42.7753 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // be13r
    ln_set_rate =  2.14 + -5.99952 * tfactors.T9i + 2.87641 * tfactors.T913i + -3.54489 * tfactors.T913
                         + -2.11222e-08 * tfactors.T9 + -3.90649e-09 * tfactors.T953 + 4.75778 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.99952 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.87641 * tfactors.T943i + (1.0/3.0) * -3.54489 * tfactors.T923i
                              + -2.11222e-08 + (5.0/3.0) * -3.90649e-09 * tfactors.T923 + 4.75778 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o18__f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o18 + p --> f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -35.0079 + -0.244743 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.244743 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  19.917 + -16.7246 * tfactors.T913i
                         + -3.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -16.7246 * tfactors.T943i
                              + (5.0/3.0) * -3.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  7.26876 + -6.7253 * tfactors.T9i + 3.99059 * tfactors.T913
                         + -0.593127 * tfactors.T9 + 0.0877534 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.7253 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 3.99059 * tfactors.T923i
                              + -0.593127 + (5.0/3.0) * 0.0877534 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  5.07648 + -1.65681 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.65681 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o18__ne22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o18 + he4 --> ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -81.3036 + -0.676112 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.676112 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  14.9748 + -31.0468 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  31.0468 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  82.2053 + -1.58534 * tfactors.T9i + -44.3823 * tfactors.T913i + -46.6617 * tfactors.T913
                         + 7.88059 * tfactors.T9 + -0.590829 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.58534 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -44.3823 * tfactors.T943i + (1.0/3.0) * -46.6617 * tfactors.T923i
                              + 7.88059 + (5.0/3.0) * -0.590829 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -31.9126 + -2.00306 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.00306 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_f17__f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 + n --> f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  3.42798 + 0.0273799 * tfactors.T9i + -2.71353 * tfactors.T913i + 6.19871 * tfactors.T913
                         + -0.26836 * tfactors.T9 + 0.0115489 * tfactors.T953 + -2.52002 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0273799 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.71353 * tfactors.T943i + (1.0/3.0) * 6.19871 * tfactors.T923i
                              + -0.26836 + (5.0/3.0) * 0.0115489 * tfactors.T923 + -2.52002 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f17__ne18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 + p --> ne18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cb09 
    ln_set_rate =  -7.84708 + -0.0323504 * tfactors.T9i + -14.2191 * tfactors.T913i + 34.0647 * tfactors.T913
                         + -16.5698 * tfactors.T9 + 2.48116 * tfactors.T953 + -2.13376 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0323504 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -14.2191 * tfactors.T943i + (1.0/3.0) * 34.0647 * tfactors.T923i
                              + -16.5698 + (5.0/3.0) * 2.48116 * tfactors.T923 + -2.13376 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cb09 
    ln_set_rate =  27.5778 + -4.95969 * tfactors.T9i + -21.3249 * tfactors.T913i + -0.230774 * tfactors.T913
                         + 0.917931 * tfactors.T9 + -0.0440377 * tfactors.T953 + -7.36014 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.95969 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -21.3249 * tfactors.T943i + (1.0/3.0) * -0.230774 * tfactors.T923i
                              + 0.917931 + (5.0/3.0) * -0.0440377 * tfactors.T923 + -7.36014 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f17__na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 + he4 --> na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  41.1529 + -1.72817 * tfactors.T9i + 15.559 * tfactors.T913i + -68.3231 * tfactors.T913
                         + 2.54275 * tfactors.T9 + -0.0989207 * tfactors.T953 + 36.8877 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.72817 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 15.559 * tfactors.T943i + (1.0/3.0) * -68.3231 * tfactors.T923i
                              + 2.54275 + (5.0/3.0) * -0.0989207 * tfactors.T923 + 36.8877 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_f18__f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + n --> f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  0.814964 + 0.0604483 * tfactors.T9i + -6.65988 * tfactors.T913i + 18.3243 * tfactors.T913
                         + -1.47263 * tfactors.T9 + 0.0955082 * tfactors.T953 + -6.75505 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0604483 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -6.65988 * tfactors.T943i + (1.0/3.0) * 18.3243 * tfactors.T923i
                              + -1.47263 + (5.0/3.0) * 0.0955082 * tfactors.T923 + -6.75505 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f18__ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + p --> ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  57.4084 + -21.4023 * tfactors.T913i + -93.766 * tfactors.T913
                         + 179.258 * tfactors.T9 + -202.561 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -21.4023 * tfactors.T943i + (1.0/3.0) * -93.766 * tfactors.T923i
                              + 179.258 + (5.0/3.0) * -202.561 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -5.85727 + -2.89147 * tfactors.T9i + 13.1683 * tfactors.T913
                         + -1.92023 * tfactors.T9 + 0.16901 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.89147 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 13.1683 * tfactors.T923i
                              + -1.92023 + (5.0/3.0) * 0.16901 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -29.449 + -0.39895 * tfactors.T9i + 22.4903 * tfactors.T913
                         + 0.307872 * tfactors.T9 + -0.296226 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.39895 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 22.4903 * tfactors.T923i
                              + 0.307872 + (5.0/3.0) * -0.296226 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f18__na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + he4 --> na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  35.3786 + -1.82957 * tfactors.T9i + 18.8956 * tfactors.T913i + -65.6134 * tfactors.T913
                         + 1.71114 * tfactors.T9 + -0.0260999 * tfactors.T953 + 37.8396 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.82957 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 18.8956 * tfactors.T943i + (1.0/3.0) * -65.6134 * tfactors.T923i
                              + 1.71114 + (5.0/3.0) * -0.0260999 * tfactors.T923 + 37.8396 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f19__ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 + p --> ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  -5.63093 + -7.74414 * tfactors.T9i + 31.6442 * tfactors.T913i + -58.6563 * tfactors.T913
                         + 67.7365 * tfactors.T9 + -22.9721 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.74414 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 31.6442 * tfactors.T943i + (1.0/3.0) * -58.6563 * tfactors.T923i
                              + 67.7365 + (5.0/3.0) * -22.9721 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  12.3816 + -1.71383 * tfactors.T9i + -11.3832 * tfactors.T913i + 5.47872 * tfactors.T913
                         + -1.07203 * tfactors.T9 + 0.11196 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.71383 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -11.3832 * tfactors.T943i + (1.0/3.0) * 5.47872 * tfactors.T923i
                              + -1.07203 + (5.0/3.0) * 0.11196 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  18.2807 + -18.116 * tfactors.T913i + -1.4622 * tfactors.T913
                         + 6.95113 * tfactors.T9 + -2.90366 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -18.116 * tfactors.T943i + (1.0/3.0) * -1.4622 * tfactors.T923i
                              + 6.95113 + (5.0/3.0) * -2.90366 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f19__na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 + he4 --> na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  52.7856 + -2.11408 * tfactors.T9i + 39.7219 * tfactors.T913i + -100.401 * tfactors.T913
                         + 3.15808 * tfactors.T9 + -0.0629822 * tfactors.T953 + 54.4823 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.11408 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 39.7219 * tfactors.T943i + (1.0/3.0) * -100.401 * tfactors.T923i
                              + 3.15808 + (5.0/3.0) * -0.0629822 * tfactors.T923 + 54.4823 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne18__ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne18 + n --> ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  9.249 + 0.937162 * tfactors.T913
                         + -0.0221952 * tfactors.T9 + -0.00101206 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.937162 * tfactors.T923i
                              + -0.0221952 + (5.0/3.0) * -0.00101206 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne19__ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 + n --> ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  6.40633 + 1.57592 * tfactors.T913
                         + -0.11175 * tfactors.T9 + 0.00226473 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.57592 * tfactors.T923i
                              + -0.11175 + (5.0/3.0) * 0.00226473 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne19__mg23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 + he4 --> mg23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.1998 + -46.6346 * tfactors.T913i + -1.1007 * tfactors.T913
                         + -0.794097 * tfactors.T9 + 0.0813036 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -46.6346 * tfactors.T943i + (1.0/3.0) * -1.1007 * tfactors.T923i
                              + -0.794097 + (5.0/3.0) * 0.0813036 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne20__ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + n --> ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02r
    ln_set_rate =  12.7344 + -1.70393 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.70393 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02n
    ln_set_rate =  8.57651;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne20__na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + p --> na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ly18 
    ln_set_rate =  230.019 + -4.45358 * tfactors.T9i + 258.57 * tfactors.T913i + -506.387 * tfactors.T913
                         + 22.1576 * tfactors.T9 + -0.721182 * tfactors.T953 + 230.288 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.45358 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 258.57 * tfactors.T943i + (1.0/3.0) * -506.387 * tfactors.T923i
                              + 22.1576 + (5.0/3.0) * -0.721182 * tfactors.T923 + 230.288 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ly18 
    ln_set_rate =  195297.0 + -61.14 * tfactors.T9i + 21894.7 * tfactors.T913i + -319153.0 * tfactors.T913
                         + 224369.0 * tfactors.T9 + -188049.0 * tfactors.T953 + 48703.4 * tfactors.lnT9;

    dln_set_rate_dT9 =  61.14 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21894.7 * tfactors.T943i + (1.0/3.0) * -319153.0 * tfactors.T923i
                              + 224369.0 + (5.0/3.0) * -188049.0 * tfactors.T923 + 48703.4 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ly18 
    ln_set_rate =  207.877 + -0.152711 * tfactors.T9i + 15.325 * tfactors.T913i + -294.859 * tfactors.T913
                         + 107.692 * tfactors.T9 + -46.2072 * tfactors.T953 + 57.8398 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.152711 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 15.325 * tfactors.T943i + (1.0/3.0) * -294.859 * tfactors.T923i
                              + 107.692 + (5.0/3.0) * -46.2072 * tfactors.T923 + 57.8398 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ly18 
    ln_set_rate =  5.83103 + -8.838 * tfactors.T9i + 20.5893 * tfactors.T913i + -17.5841 * tfactors.T913
                         + 0.243226 * tfactors.T9 + -0.000231418 * tfactors.T953 + 12.8398 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.838 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 20.5893 * tfactors.T943i + (1.0/3.0) * -17.5841 * tfactors.T923i
                              + 0.243226 + (5.0/3.0) * -0.000231418 * tfactors.T923 + 12.8398 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne20__mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + he4 --> mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -38.7055 + -2.50605 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.50605 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  24.5058 + -46.2525 * tfactors.T913i + 5.58901 * tfactors.T913
                         + 7.61843 * tfactors.T9 + -3.683 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -46.2525 * tfactors.T943i + (1.0/3.0) * 5.58901 * tfactors.T923i
                              + 7.61843 + (5.0/3.0) * -3.683 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -8.79827 + -12.7809 * tfactors.T9i + 16.9229 * tfactors.T913
                         + -2.57325 * tfactors.T9 + 0.208997 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.7809 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 16.9229 * tfactors.T923i
                              + -2.57325 + (5.0/3.0) * 0.208997 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  1.98307 + -9.22026 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  9.22026 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne21__ne22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 + n --> ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  23.5205 + 0.0482005 * tfactors.T9i + -0.238173 * tfactors.T913i + -12.2336 * tfactors.T913
                         + 1.14968 * tfactors.T9 + -0.0768882 * tfactors.T953 + 2.63636 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0482005 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.238173 * tfactors.T943i + (1.0/3.0) * -12.2336 * tfactors.T923i
                              + 1.14968 + (5.0/3.0) * -0.0768882 * tfactors.T923 + 2.63636 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne21__na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 + p --> na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -47.6554 + -0.19618 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.19618 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  19.0696 + -19.2096 * tfactors.T913i
                         + -1.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -19.2096 * tfactors.T943i
                              + (5.0/3.0) * -1.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -39.4862 + -4.21385 * tfactors.T9i + 21.1176 * tfactors.T913i + 34.0411 * tfactors.T913
                         + -4.45593 * tfactors.T9 + 0.328613 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.21385 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.1176 * tfactors.T943i + (1.0/3.0) * 34.0411 * tfactors.T923i
                              + -4.45593 + (5.0/3.0) * 0.328613 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  1.75704 + -1.39957 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.39957 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne21__mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 + he4 --> mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  26.2429 + -22.049 * tfactors.T9i + -29.4583 * tfactors.T913
                         + 14.6328 * tfactors.T9 + -3.47392 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.049 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -29.4583 * tfactors.T923i
                              + 14.6328 + (5.0/3.0) * -3.47392 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  36.6927 + -46.89 * tfactors.T913i + -0.72642 * tfactors.T913
                         + -0.76406 * tfactors.T9 + 0.0797483 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -46.89 * tfactors.T943i + (1.0/3.0) * -0.72642 * tfactors.T923i
                              + -0.76406 + (5.0/3.0) * 0.0797483 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne22__na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne22 + p --> na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ke17r
    ln_set_rate =  -4.00597 + -2.6179 * tfactors.T9i
                         + -4.29964 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.6179 * tfactors.T9i * tfactors.T9i
                              + -4.29964 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  -0.599331 + -1.72007 * tfactors.T9i
                         + -0.310765 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.72007 * tfactors.T9i * tfactors.T9i
                              + -0.310765 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  -21.4345 + -0.410962 * tfactors.T9i
                         + -1.49019 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.410962 * tfactors.T9i * tfactors.T9i
                              + -1.49019 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  -4.09035 + -0.799756 * tfactors.T9i
                         + 3.23558 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.799756 * tfactors.T9i * tfactors.T9i
                              + 3.23558 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  14.0373 + -8.72377 * tfactors.T9i
                         + -0.767467 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.72377 * tfactors.T9i * tfactors.T9i
                              + -0.767467 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ke17r
    ln_set_rate =  11.6408 + -4.59936 * tfactors.T9i
                         + 0.156226 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.59936 * tfactors.T9i * tfactors.T9i
                              + 0.156226 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne22__mg26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne22 + he4 --> mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // li12r
    ln_set_rate =  -23.7527 + -3.88217 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.88217 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -42.864 + -2.22115 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.22115 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -92.4077 + -0.910477 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.910477 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -34.7254 + -6.36421 * tfactors.T9i + 35.9878 * tfactors.T913
                         + -4.10684 * tfactors.T9 + 0.259345 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.36421 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.9878 * tfactors.T923i
                              + -4.10684 + (5.0/3.0) * 0.259345 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -29.3146 + -6.44772 * tfactors.T9i + 43.2654 * tfactors.T913
                         + -18.5982 * tfactors.T9 + 2.80101 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.44772 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 43.2654 * tfactors.T923i
                              + -18.5982 + (5.0/3.0) * 2.80101 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_na21__na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 + n --> na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.58321 + 1.31089 * tfactors.T913
                         + -0.164931 * tfactors.T9 + 0.00903374 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.31089 * tfactors.T923i
                              + -0.164931 + (5.0/3.0) * 0.00903374 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na21__al25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 + he4 --> al25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.3006 + -49.9709 * tfactors.T913i + 1.63835 * tfactors.T913
                         + -1.18562 * tfactors.T9 + 0.101965 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -49.9709 * tfactors.T943i + (1.0/3.0) * 1.63835 * tfactors.T923i
                              + -1.18562 + (5.0/3.0) * 0.101965 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_na22__na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + n --> na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.8678 + 1.02148 * tfactors.T913
                         + -0.334638 * tfactors.T9 + 0.0258708 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.02148 * tfactors.T923i
                              + -0.334638 + (5.0/3.0) * 0.0258708 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_na22__mg23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + p --> mg23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -11.2731 + -2.42669 * tfactors.T9i + 4.86658 * tfactors.T913i + 16.4592 * tfactors.T913
                         + -1.95129 * tfactors.T9 + 0.132972 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.42669 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4.86658 * tfactors.T943i + (1.0/3.0) * 16.4592 * tfactors.T923i
                              + -1.95129 + (5.0/3.0) * 0.132972 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -16.2423 + -0.777841 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.777841 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -25.2739 + -0.499888 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.499888 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na22__al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + he4 --> al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.3797 + -50.0924 * tfactors.T913i + -0.390826 * tfactors.T913
                         + -0.99531 * tfactors.T9 + 0.101354 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -50.0924 * tfactors.T943i + (1.0/3.0) * -0.390826 * tfactors.T923i
                              + -0.99531 + (5.0/3.0) * 0.101354 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_na23__mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 + p --> mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  18.9075 + -20.6428 * tfactors.T913i + 1.52954 * tfactors.T913
                         + 2.7487 * tfactors.T9 + -1.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -20.6428 * tfactors.T943i + (1.0/3.0) * 1.52954 * tfactors.T923i
                              + 2.7487 + (5.0/3.0) * -1.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  9.0594 + -3.28029 * tfactors.T9i + -0.360588 * tfactors.T913
                         + 1.4187 * tfactors.T9 + -0.184061 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.28029 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.360588 * tfactors.T923i
                              + 1.4187 + (5.0/3.0) * -0.184061 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -5.02585 + -1.61219 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.61219 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na23__al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 + he4 --> al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  44.7724 + -50.2042 * tfactors.T913i + -1.64239 * tfactors.T913
                         + -1.59995 * tfactors.T9 + 0.184933 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -50.2042 * tfactors.T943i + (1.0/3.0) * -1.64239 * tfactors.T923i
                              + -1.59995 + (5.0/3.0) * 0.184933 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg23__mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 + n --> mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.00613 + 2.66964 * tfactors.T913
                         + -0.448904 * tfactors.T9 + 0.0326505 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.66964 * tfactors.T923i
                              + -0.448904 + (5.0/3.0) * 0.0326505 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg24__mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 + n --> mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  64.622 + 0.161296 * tfactors.T9i + -0.142939 * tfactors.T913i + -57.7499 * tfactors.T913
                         + 7.01981 * tfactors.T9 + -0.582057 * tfactors.T953 + 12.8133 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.161296 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.142939 * tfactors.T943i + (1.0/3.0) * -57.7499 * tfactors.T923i
                              + 7.01981 + (5.0/3.0) * -0.582057 * tfactors.T923 + 12.8133 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg24__al25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 + p --> al25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  8.24021 + -2.48451 * tfactors.T9i + -1.57811 * tfactors.T913
                         + 1.52232 * tfactors.T9 + -0.183001 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.48451 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.57811 * tfactors.T923i
                              + 1.52232 + (5.0/3.0) * -0.183001 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  19.8966 + -22.0227 * tfactors.T913i + 0.361297 * tfactors.T913
                         + 2.61292 * tfactors.T9 + -1.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -22.0227 * tfactors.T943i + (1.0/3.0) * 0.361297 * tfactors.T923i
                              + 2.61292 + (5.0/3.0) * -1.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg24__si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 + he4 --> si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // st08r
    ln_set_rate =  -50.5494 + -12.8332 * tfactors.T9i + 21.3721 * tfactors.T913i + 37.7649 * tfactors.T913
                         + -4.10635 * tfactors.T9 + 0.249618 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.8332 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.3721 * tfactors.T943i + (1.0/3.0) * 37.7649 * tfactors.T923i
                              + -4.10635 + (5.0/3.0) * 0.249618 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // st08r
    ln_set_rate =  8.03977 + -15.629 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  15.629 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg25__mg26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 + n --> mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  38.34 + -0.0457591 * tfactors.T9i + 9.392 * tfactors.T913i + -36.6784 * tfactors.T913
                         + 3.09567 * tfactors.T9 + -0.223882 * tfactors.T953 + 12.3852 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0457591 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.392 * tfactors.T943i + (1.0/3.0) * -36.6784 * tfactors.T923i
                              + 3.09567 + (5.0/3.0) * -0.223882 * tfactors.T923 + 12.3852 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg25__al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 + p --> al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  2.22778 + -3.22353 * tfactors.T9i + 8.46334 * tfactors.T913
                         + -0.907024 * tfactors.T9 + 0.0642981 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.22353 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 8.46334 * tfactors.T923i
                              + -0.907024 + (5.0/3.0) * 0.0642981 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  4.21826 + -0.71983 * tfactors.T9i + -88.9297 * tfactors.T913
                         + 302.948 * tfactors.T9 + -346.461 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.71983 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -88.9297 * tfactors.T923i
                              + 302.948 + (5.0/3.0) * -346.461 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -37.1963 + -0.429366 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.429366 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg25__si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 + he4 --> si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  40.3715 + -53.41 * tfactors.T913i + -1.83266 * tfactors.T913
                         + -0.573073 * tfactors.T9 + 0.0462678 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -53.41 * tfactors.T943i + (1.0/3.0) * -1.83266 * tfactors.T923i
                              + -0.573073 + (5.0/3.0) * 0.0462678 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg26__al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg26 + p --> al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  5.26056 + -3.35921 * tfactors.T9i + 6.78105 * tfactors.T913
                         + -1.25771 * tfactors.T9 + 0.140754 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.35921 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.78105 * tfactors.T923i
                              + -1.25771 + (5.0/3.0) * 0.140754 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -27.2168 + -0.888689 * tfactors.T9i + 35.6312 * tfactors.T913
                         + -5.27265 * tfactors.T9 + 0.392932 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.888689 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.6312 * tfactors.T923i
                              + -5.27265 + (5.0/3.0) * 0.392932 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -84.493 + -0.469464 * tfactors.T9i + 251.281 * tfactors.T913
                         + -730.009 * tfactors.T9 + -224.016 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.469464 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 251.281 * tfactors.T923i
                              + -730.009 + (5.0/3.0) * -224.016 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg26__si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg26 + he4 --> si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  1.32941 + -18.7164 * tfactors.T9i + -1.87411 * tfactors.T913
                         + 3.41299 * tfactors.T9 + -0.43226 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.7164 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.87411 * tfactors.T923i
                              + 3.41299 + (5.0/3.0) * -0.43226 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  45.8787 + -53.7518 * tfactors.T913i + -4.8647 * tfactors.T913
                         + -1.51467 * tfactors.T9 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -53.7518 * tfactors.T943i + (1.0/3.0) * -4.8647 * tfactors.T923i
                              + -1.51467 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_al25__al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 + n --> al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.92587 + 1.17141 * tfactors.T913
                         + -0.162515 * tfactors.T9 + 0.0126275 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.17141 * tfactors.T923i
                              + -0.162515 + (5.0/3.0) * 0.0126275 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al25__p29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 + he4 --> p29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.9099 + -56.3424 * tfactors.T913i + 0.542998 * tfactors.T913
                         + -0.721716 * tfactors.T9 + 0.0469712 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -56.3424 * tfactors.T943i + (1.0/3.0) * 0.542998 * tfactors.T923i
                              + -0.721716 + (5.0/3.0) * 0.0469712 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_al26__al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 + n --> al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  14.7625 + 0.00350938 * tfactors.T9i + -0.171158 * tfactors.T913i + -1.77283 * tfactors.T913
                         + 0.206192 * tfactors.T9 + -0.0191705 * tfactors.T953 + 0.139609 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.00350938 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.171158 * tfactors.T943i + (1.0/3.0) * -1.77283 * tfactors.T923i
                              + 0.206192 + (5.0/3.0) * -0.0191705 * tfactors.T923 + 0.139609 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al26__p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 + he4 --> p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  42.9778 + -56.4422 * tfactors.T913i + -2.44848 * tfactors.T913
                         + -1.17578 * tfactors.T9 + 0.150757 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -56.4422 * tfactors.T943i + (1.0/3.0) * -2.44848 * tfactors.T923i
                              + -1.17578 + (5.0/3.0) * 0.150757 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_al27__si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 + p --> si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -13.6664 + -1.90396 * tfactors.T9i + 23.8634 * tfactors.T913
                         + -3.70135 * tfactors.T9 + 0.28964 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.90396 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 23.8634 * tfactors.T923i
                              + -3.70135 + (5.0/3.0) * 0.28964 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  86.0234 + -0.387313 * tfactors.T9i + -26.8327 * tfactors.T913i + -116.137 * tfactors.T913
                         + 0.00950567 * tfactors.T9 + 0.00999755 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.387313 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.8327 * tfactors.T943i + (1.0/3.0) * -116.137 * tfactors.T923i
                              + 0.00950567 + (5.0/3.0) * 0.00999755 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  21.1065 + -23.2205 * tfactors.T913i
                         + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -23.2205 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al27__p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 + he4 --> p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.2333 + -56.5351 * tfactors.T913i + -0.896208 * tfactors.T913
                         + -1.72024 * tfactors.T9 + 0.185409 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -56.5351 * tfactors.T943i + (1.0/3.0) * -0.896208 * tfactors.T923i
                              + -1.72024 + (5.0/3.0) * 0.185409 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_si28__si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + n --> si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02r
    ln_set_rate =  6.9158 + -0.38 * tfactors.T9i + 7.68863 * tfactors.T913
                         + -1.7991 * tfactors.T9 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.38 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.68863 * tfactors.T923i
                              + -1.7991 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02 
    ln_set_rate =  8.77553;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si28__p29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + p --> p29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  16.1779 + -23.8173 * tfactors.T913i + 7.08203 * tfactors.T913
                         + -1.44753 * tfactors.T9 + 0.0804296 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -23.8173 * tfactors.T943i + (1.0/3.0) * 7.08203 * tfactors.T923i
                              + -1.44753 + (5.0/3.0) * 0.0804296 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  5.73975 + -4.14232 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.14232 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si28__s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + he4 --> s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.9212 + -59.4896 * tfactors.T913i + 4.47205 * tfactors.T913
                         + -4.78989 * tfactors.T9 + 0.557201 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -59.4896 * tfactors.T943i + (1.0/3.0) * 4.47205 * tfactors.T923i
                              + -4.78989 + (5.0/3.0) * 0.557201 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_si29__si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + n --> si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02r
    ln_set_rate =  9.60115 + -0.179366 * tfactors.T9i + 5.50678 * tfactors.T913
                         + -2.85656 * tfactors.T9 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.179366 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.50678 * tfactors.T923i
                              + -2.85656 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02n
    ln_set_rate =  11.8023 + 0.650904 * tfactors.T913;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.650904 * tfactors.T923i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si29__p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + p --> p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  16.5182 + -23.9101 * tfactors.T913i + 10.7796 * tfactors.T913
                         + -3.04181 * tfactors.T9 + 0.274565 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -23.9101 * tfactors.T943i + (1.0/3.0) * 10.7796 * tfactors.T923i
                              + -3.04181 + (5.0/3.0) * 0.274565 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -1.24791 + -3.33929 * tfactors.T9i + 14.0921 * tfactors.T913
                         + -3.92096 * tfactors.T9 + 0.447706 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.33929 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 14.0921 * tfactors.T923i
                              + -3.92096 + (5.0/3.0) * 0.447706 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -13.4701 + -1.25026 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.25026 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si29__s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + he4 --> s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  49.5657 + -59.5755 * tfactors.T913i + 1.06274 * tfactors.T913
                         + -3.07529 * tfactors.T9 + 0.372011 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -59.5755 * tfactors.T943i + (1.0/3.0) * 1.06274 * tfactors.T923i
                              + -3.07529 + (5.0/3.0) * 0.372011 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_si30__si31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 + n --> si31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  -9.19438 + 0.0685821 * tfactors.T9i + -12.3502 * tfactors.T913i + 34.6486 * tfactors.T913
                         + -1.89409 * tfactors.T9 + 0.0781979 * tfactors.T953 + -14.4601 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0685821 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.3502 * tfactors.T943i + (1.0/3.0) * 34.6486 * tfactors.T923i
                              + -1.89409 + (5.0/3.0) * 0.0781979 * tfactors.T923 + -14.4601 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si30__p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 + p --> p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de20r
    ln_set_rate =  9.96544 + -5.58963 * tfactors.T9i
                         + -1.57082 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.58963 * tfactors.T9i * tfactors.T9i
                              + -1.57082 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -34.8594 + -0.592934 * tfactors.T9i
                         + -1.62839 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.592934 * tfactors.T9i * tfactors.T9i
                              + -1.62839 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  12.3695 + -6.64105 * tfactors.T9i
                         + -1.1191 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.64105 * tfactors.T9i * tfactors.T9i
                              + -1.1191 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  8.79766 + -5.18231 * tfactors.T9i
                         + 1.2883 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.18231 * tfactors.T9i * tfactors.T9i
                              + 1.2883 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -334.266 + -1.13327 * tfactors.T9i
                         + -78.547 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.13327 * tfactors.T9i * tfactors.T9i
                              + -78.547 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -4.24208 + -1.25174 * tfactors.T9i
                         + 4.99034 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.25174 * tfactors.T9i * tfactors.T9i
                              + 4.99034 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -18.9198 + -0.945261 * tfactors.T9i
                         + 1.30331 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.945261 * tfactors.T9i * tfactors.T9i
                              + 1.30331 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de20r
    ln_set_rate =  -1138.34 + -95.8769 * tfactors.T9i
                         + -896.758 * tfactors.lnT9;

    dln_set_rate_dT9 =  95.8769 * tfactors.T9i * tfactors.T9i
                              + -896.758 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si30__s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 + he4 --> s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.5008 + -59.6559 * tfactors.T913i + 3.70141 * tfactors.T913
                         + -3.12537 * tfactors.T9 + 0.307626 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -59.6559 * tfactors.T943i + (1.0/3.0) * 3.70141 * tfactors.T923i
                              + -3.12537 + (5.0/3.0) * 0.307626 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_si31__si32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si31 + n --> si32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  11.9451 + -0.0144696 * tfactors.T9i + 0.154735 * tfactors.T913i + 0.304696 * tfactors.T913
                         + 0.0236238 * tfactors.T9 + -0.00396359 * tfactors.T953 + -0.432171 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0144696 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.154735 * tfactors.T943i + (1.0/3.0) * 0.304696 * tfactors.T923i
                              + 0.0236238 + (5.0/3.0) * -0.00396359 * tfactors.T923 + -0.432171 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si31__p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si31 + p --> p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  100.968 + -3.38247 * tfactors.T9i + 123.4 * tfactors.T913i + -231.734 * tfactors.T913
                         + 14.2724 * tfactors.T9 + -0.867645 * tfactors.T953 + 108.469 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.38247 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 123.4 * tfactors.T943i + (1.0/3.0) * -231.734 * tfactors.T923i
                              + 14.2724 + (5.0/3.0) * -0.867645 * tfactors.T923 + 108.469 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si31__s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si31 + he4 --> s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -73.2581 + -1.94072 * tfactors.T9i + -98.5176 * tfactors.T913i + 171.207 * tfactors.T913
                         + -14.3839 * tfactors.T9 + 0.960708 * tfactors.T953 + -61.9936 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.94072 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -98.5176 * tfactors.T943i + (1.0/3.0) * 171.207 * tfactors.T923i
                              + -14.3839 + (5.0/3.0) * 0.960708 * tfactors.T923 + -61.9936 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si32__p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si32 + p --> p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  178.753 + -3.87095 * tfactors.T9i + 174.94 * tfactors.T913i + -365.37 * tfactors.T913
                         + 23.1636 * tfactors.T9 + -1.3429 * tfactors.T953 + 160.075 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.87095 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 174.94 * tfactors.T943i + (1.0/3.0) * -365.37 * tfactors.T923i
                              + 23.1636 + (5.0/3.0) * -1.3429 * tfactors.T923 + 160.075 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si32__s36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si32 + he4 --> s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -152.93 + -0.462221 * tfactors.T9i + -232.306 * tfactors.T913i + 393.438 * tfactors.T913
                         + -25.2071 * tfactors.T9 + 1.4457 * tfactors.T953 + -171.471 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.462221 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -232.306 * tfactors.T943i + (1.0/3.0) * 393.438 * tfactors.T923i
                              + -25.2071 + (5.0/3.0) * 1.4457 * tfactors.T923 + -171.471 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p29__p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 + n --> p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.78841 + 0.15555 * tfactors.T913
                         + 0.155359 * tfactors.T9 + -0.0208019 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.15555 * tfactors.T923i
                              + 0.155359 + (5.0/3.0) * -0.0208019 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p29__cl33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 + he4 --> cl33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  41.9979 + -62.3802 * tfactors.T913i + 0.593062 * tfactors.T913
                         + -1.14226 * tfactors.T9 + 0.0934776 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -62.3802 * tfactors.T943i + (1.0/3.0) * 0.593062 * tfactors.T923i
                              + -1.14226 + (5.0/3.0) * 0.0934776 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p30__p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 + n --> p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.8187 + 0.909911 * tfactors.T913
                         + -0.162367 * tfactors.T9 + 0.00668293 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.909911 * tfactors.T923i
                              + -0.162367 + (5.0/3.0) * 0.00668293 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p30__cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 + he4 --> cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  45.3321 + -62.4643 * tfactors.T913i + -3.19028 * tfactors.T913
                         + -0.832633 * tfactors.T9 + 0.0987525 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -62.4643 * tfactors.T943i + (1.0/3.0) * -3.19028 * tfactors.T923i
                              + -0.832633 + (5.0/3.0) * 0.0987525 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p31__p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + n --> p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ka02n
    ln_set_rate =  12.5332 + 0.327031 * tfactors.T913
                         + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.327031 * tfactors.T923i
                              + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ka02r
    ln_set_rate =  9.48567 + -0.246803 * tfactors.T9i + 2.13185 * tfactors.T913
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.246803 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.13185 * tfactors.T923i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p31__s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + p --> s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  0.821556 + -3.77704 * tfactors.T9i + 8.09341 * tfactors.T913
                         + -0.615971 * tfactors.T9 + 0.031159 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.77704 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 8.09341 * tfactors.T923i
                              + -0.615971 + (5.0/3.0) * 0.031159 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -2.66839 + -2.25958 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.25958 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  19.2596 + -25.3278 * tfactors.T913i + 6.4931 * tfactors.T913
                         + -9.27513 * tfactors.T9 + -0.610439 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -25.3278 * tfactors.T943i + (1.0/3.0) * 6.4931 * tfactors.T923i
                              + -9.27513 + (5.0/3.0) * -0.610439 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p31__cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + he4 --> cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.451 + -62.5433 * tfactors.T913i + -2.95026 * tfactors.T913
                         + -0.89652 * tfactors.T9 + 0.0774126 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -62.5433 * tfactors.T943i + (1.0/3.0) * -2.95026 * tfactors.T923i
                              + -0.89652 + (5.0/3.0) * 0.0774126 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p32__p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + n --> p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  10.8477 + 0.0572362 * tfactors.T9i + -6.14814 * tfactors.T913i + 9.5582 * tfactors.T913
                         + -0.244744 * tfactors.T9 + -0.012887 * tfactors.T953 + -5.42926 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0572362 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -6.14814 * tfactors.T943i + (1.0/3.0) * 9.5582 * tfactors.T923i
                              + -0.244744 + (5.0/3.0) * -0.012887 * tfactors.T923 + -5.42926 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p32__s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + p --> s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  107.354 + -3.79249 * tfactors.T9i + 147.624 * tfactors.T913i + -261.318 * tfactors.T913
                         + 14.2732 * tfactors.T9 + -0.776243 * tfactors.T953 + 126.747 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.79249 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 147.624 * tfactors.T943i + (1.0/3.0) * -261.318 * tfactors.T923i
                              + 14.2732 + (5.0/3.0) * -0.776243 * tfactors.T923 + 126.747 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p32__cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + he4 --> cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -119.479 + -1.48992 * tfactors.T9i + -158.272 * tfactors.T913i + 281.836 * tfactors.T913
                         + -20.652 * tfactors.T9 + 1.28543 * tfactors.T953 + -112.725 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.48992 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -158.272 * tfactors.T943i + (1.0/3.0) * 281.836 * tfactors.T923i
                              + -20.652 + (5.0/3.0) * 1.28543 * tfactors.T923 + -112.725 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p33__s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 + p --> s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  173.854 + -3.84298 * tfactors.T9i + 161.691 * tfactors.T913i + -350.015 * tfactors.T913
                         + 24.3597 * tfactors.T9 + -1.56396 * tfactors.T953 + 149.963 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.84298 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 161.691 * tfactors.T943i + (1.0/3.0) * -350.015 * tfactors.T923i
                              + 24.3597 + (5.0/3.0) * -1.56396 * tfactors.T923 + 149.963 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p33__cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 + he4 --> cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  50.9267 + -3.38505 * tfactors.T9i + 21.2001 * tfactors.T913i + -84.0086 * tfactors.T913
                         + 1.39426 * tfactors.T9 + 0.0896178 * tfactors.T953 + 47.8178 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.38505 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.2001 * tfactors.T943i + (1.0/3.0) * -84.0086 * tfactors.T923i
                              + 1.39426 + (5.0/3.0) * 0.0896178 * tfactors.T923 + 47.8178 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s32__s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 + n --> s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  12.4466 + 0.198828 * tfactors.T9i + -15.0178 * tfactors.T913i + 16.3567 * tfactors.T913
                         + -0.436839 * tfactors.T9 + -0.00574462 * tfactors.T953 + -9.78034 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.198828 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -15.0178 * tfactors.T943i + (1.0/3.0) * 16.3567 * tfactors.T923i
                              + -0.436839 + (5.0/3.0) * -0.00574462 * tfactors.T923 + -9.78034 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s32__cl33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 + p --> cl33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -27.2382 + -0.874107 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.874107 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  52.47 + -29.7741 * tfactors.T913i + -87.4473 * tfactors.T913
                         + 182.189 * tfactors.T9 + -128.625 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -29.7741 * tfactors.T943i + (1.0/3.0) * -87.4473 * tfactors.T923i
                              + 182.189 + (5.0/3.0) * -128.625 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  69.3346 + -3.00371 * tfactors.T9i + -33.7204 * tfactors.T913i + -32.7355 * tfactors.T913
                         + 3.92526 * tfactors.T9 + -0.250479 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.00371 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -33.7204 * tfactors.T943i + (1.0/3.0) * -32.7355 * tfactors.T923i
                              + 3.92526 + (5.0/3.0) * -0.250479 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s32__ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 + he4 --> ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  48.901 + -65.3709 * tfactors.T913i + 5.68294 * tfactors.T913
                         + -5.00388 * tfactors.T9 + 0.571407 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -65.3709 * tfactors.T943i + (1.0/3.0) * 5.68294 * tfactors.T923i
                              + -5.00388 + (5.0/3.0) * 0.571407 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s33__s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + n --> s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  -4.17932 + 0.24641 * tfactors.T9i + -23.1351 * tfactors.T913i + 43.3623 * tfactors.T913
                         + -2.74733 * tfactors.T9 + 0.159045 * tfactors.T953 + -19.6332 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.24641 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.1351 * tfactors.T943i + (1.0/3.0) * 43.3623 * tfactors.T923i
                              + -2.74733 + (5.0/3.0) * 0.159045 * tfactors.T923 + -19.6332 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s33__cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + p --> cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.4908 + -26.777 * tfactors.T913i + -5.96882 * tfactors.T913
                         + -1.0706 * tfactors.T9 + 0.19692 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -26.777 * tfactors.T943i + (1.0/3.0) * -5.96882 * tfactors.T923i
                              + -1.0706 + (5.0/3.0) * 0.19692 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s33__ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + he4 --> ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  49.9315 + -65.4446 * tfactors.T913i + 3.59607 * tfactors.T913
                         + -3.40501 * tfactors.T9 + 0.363961 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -65.4446 * tfactors.T943i + (1.0/3.0) * 3.59607 * tfactors.T923i
                              + -3.40501 + (5.0/3.0) * 0.363961 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s34__s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + n --> s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  41.4131 + -0.229262 * tfactors.T9i + 25.2182 * tfactors.T913i + -59.2704 * tfactors.T913
                         + 4.22256 * tfactors.T9 + -0.274247 * tfactors.T953 + 24.532 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.229262 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 25.2182 * tfactors.T943i + (1.0/3.0) * -59.2704 * tfactors.T923i
                              + 4.22256 + (5.0/3.0) * -0.274247 * tfactors.T923 + 24.532 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s34__cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + p --> cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // se19r
    ln_set_rate =  -60.0247 + -27.689 * tfactors.T9i + 454.53 * tfactors.T913i + -375.557 * tfactors.T913
                         + 12.6533 * tfactors.T9 + -0.408677 * tfactors.T953 + 245.118 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.689 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 454.53 * tfactors.T943i + (1.0/3.0) * -375.557 * tfactors.T923i
                              + 12.6533 + (5.0/3.0) * -0.408677 * tfactors.T923 + 245.118 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  -7.70046 + -2.02615 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.02615 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  8.25443 + -5.75583 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.75583 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  -14.8781 + -1.40414 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.40414 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  7.00142 + -5.10598 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.10598 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  -17.9366 + -1.17205 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.17205 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  5.80604 + -4.6418 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.6418 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // se19r
    ln_set_rate =  0.43449 + -3.16803 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.16803 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s34__ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + he4 --> ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cn18 
    ln_set_rate =  228.729 + -17.9675 * tfactors.T9i + 635.332 * tfactors.T913i + -902.05 * tfactors.T913
                         + 42.5623 * tfactors.T9 + -2.08434 * tfactors.T953 + 477.35 * tfactors.lnT9;

    dln_set_rate_dT9 =  17.9675 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 635.332 * tfactors.T943i + (1.0/3.0) * -902.05 * tfactors.T923i
                              + 42.5623 + (5.0/3.0) * -2.08434 * tfactors.T923 + 477.35 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s35__s36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 + n --> s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.0579 + -2.51293 * tfactors.T913
                         + 0.668068 * tfactors.T9 + -0.0786735 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.51293 * tfactors.T923i
                              + 0.668068 + (5.0/3.0) * -0.0786735 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s35__cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 + p --> cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.1122 + -26.7922 * tfactors.T913i + -1.83516 * tfactors.T913
                         + -2.03932 * tfactors.T9 + 0.322305 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -26.7922 * tfactors.T943i + (1.0/3.0) * -1.83516 * tfactors.T923i
                              + -2.03932 + (5.0/3.0) * 0.322305 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s35__ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 + he4 --> ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.161 + -65.58 * tfactors.T913i + 0.163229 * tfactors.T913
                         + -2.20138 * tfactors.T9 + 0.232938 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -65.58 * tfactors.T943i + (1.0/3.0) * 0.163229 * tfactors.T923i
                              + -2.20138 + (5.0/3.0) * 0.232938 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s36__cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s36 + p --> cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  33.9758 + -26.7991 * tfactors.T913i + 0.0770118 * tfactors.T913
                         + -1.71514 * tfactors.T9 + 0.205981 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -26.7991 * tfactors.T943i + (1.0/3.0) * 0.0770118 * tfactors.T923i
                              + -1.71514 + (5.0/3.0) * 0.205981 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s36__ar40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s36 + he4 --> ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  49.9867 + -65.6425 * tfactors.T913i + 4.12861 * tfactors.T913
                         + -3.33119 * tfactors.T9 + 0.31889 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -65.6425 * tfactors.T943i + (1.0/3.0) * 4.12861 * tfactors.T923i
                              + -3.33119 + (5.0/3.0) * 0.31889 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl33__cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 + n --> cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.14947 + 0.921411 * tfactors.T913
                         + -0.0823764 * tfactors.T9 + 0.000852746 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.921411 * tfactors.T923i
                              + -0.0823764 + (5.0/3.0) * 0.000852746 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl33__k37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 + he4 --> k37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  46.6859 + -68.1442 * tfactors.T913i + -2.72746 * tfactors.T913
                         + -0.317537 * tfactors.T9 + 0.0162782 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.1442 * tfactors.T943i + (1.0/3.0) * -2.72746 * tfactors.T923i
                              + -0.317537 + (5.0/3.0) * 0.0162782 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl34__cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 + n --> cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.6539 + 0.990222 * tfactors.T913
                         + -0.146686 * tfactors.T9 + 0.00560251 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.990222 * tfactors.T923i
                              + -0.146686 + (5.0/3.0) * 0.00560251 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl34__k38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 + he4 --> k38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.9589 + -68.2165 * tfactors.T913i + -2.18792 * tfactors.T913
                         + -1.25322 * tfactors.T9 + 0.140901 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.2165 * tfactors.T943i + (1.0/3.0) * -2.18792 * tfactors.T923i
                              + -1.25322 + (5.0/3.0) * 0.140901 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl35__cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + n --> cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  2.77768 + 0.10548 * tfactors.T9i + -11.2145 * tfactors.T913i + 23.5701 * tfactors.T913
                         + -1.44059 * tfactors.T9 + 0.0755834 * tfactors.T953 + -10.3832 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.10548 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -11.2145 * tfactors.T943i + (1.0/3.0) * 23.5701 * tfactors.T923i
                              + -1.44059 + (5.0/3.0) * 0.0755834 * tfactors.T923 + -10.3832 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl35__ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + p --> ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -9.03294 + -2.00996 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.00996 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -42.5249 + -0.564651 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.564651 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  35.6868 + -27.8971 * tfactors.T913i + -16.2304 * tfactors.T913
                         + 35.255 * tfactors.T9 + -25.8411 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -27.8971 * tfactors.T943i + (1.0/3.0) * -16.2304 * tfactors.T923i
                              + 35.255 + (5.0/3.0) * -25.8411 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -7.84699 + -3.65092 * tfactors.T9i + 18.0179 * tfactors.T913
                         + -2.86304 * tfactors.T9 + 0.250854 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.65092 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 18.0179 * tfactors.T923i
                              + -2.86304 + (5.0/3.0) * 0.250854 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl35__k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + he4 --> k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.718 + -68.2848 * tfactors.T913i + 0.0178545 * tfactors.T913
                         + -2.06783 * tfactors.T9 + 0.199659 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.2848 * tfactors.T943i + (1.0/3.0) * 0.0178545 * tfactors.T923i
                              + -2.06783 + (5.0/3.0) * 0.199659 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl36__cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + n --> cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  14.7404 + -0.00175231 * tfactors.T9i + -0.17256 * tfactors.T913i + -0.577904 * tfactors.T913
                         + 0.229273 * tfactors.T9 + -0.0412624 * tfactors.T953 + -0.214457 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00175231 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.17256 * tfactors.T943i + (1.0/3.0) * -0.577904 * tfactors.T923i
                              + 0.229273 + (5.0/3.0) * -0.0412624 * tfactors.T923 + -0.214457 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl36__ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + p --> ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.0223 + -27.9044 * tfactors.T913i + -0.481331 * tfactors.T913
                         + -1.50793 * tfactors.T9 + 0.182531 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -27.9044 * tfactors.T943i + (1.0/3.0) * -0.481331 * tfactors.T923i
                              + -1.50793 + (5.0/3.0) * 0.182531 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl36__k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + he4 --> k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.7157 + -68.3499 * tfactors.T913i + -4.69433 * tfactors.T913
                         + -1.24812 * tfactors.T9 + 0.169306 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.3499 * tfactors.T943i + (1.0/3.0) * -4.69433 * tfactors.T923i
                              + -1.24812 + (5.0/3.0) * 0.169306 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl37__ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 + p --> ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.0095 + -27.9113 * tfactors.T913i + 0.282028 * tfactors.T913
                         + -1.80122 * tfactors.T9 + 0.21751 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -27.9113 * tfactors.T943i + (1.0/3.0) * 0.282028 * tfactors.T923i
                              + -1.80122 + (5.0/3.0) * 0.21751 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl37__k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 + he4 --> k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  51.2462 + -68.4116 * tfactors.T913i + 3.55194 * tfactors.T913
                         + -2.84942 * tfactors.T9 + 0.24958 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.4116 * tfactors.T943i + (1.0/3.0) * 3.55194 * tfactors.T923i
                              + -2.84942 + (5.0/3.0) * 0.24958 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar36__ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 + n --> ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  12.0149 + 0.0317044 * tfactors.T9i + -3.1764 * tfactors.T913i + 5.13191 * tfactors.T913
                         + -0.00639688 * tfactors.T9 + -0.0292833 * tfactors.T953 + -2.74683 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0317044 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.1764 * tfactors.T943i + (1.0/3.0) * 5.13191 * tfactors.T923i
                              + -0.00639688 + (5.0/3.0) * -0.0292833 * tfactors.T923 + -2.74683 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar36__k37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 + p --> k37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  21.4923 + -28.9682 * tfactors.T913i
                         + -1.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -28.9682 * tfactors.T943i
                              + (5.0/3.0) * -1.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  3.18278 + -8.98031 * tfactors.T9i + 7.50962 * tfactors.T913
                         + -1.68675 * tfactors.T9 + 0.189725 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.98031 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.50962 * tfactors.T923i
                              + -1.68675 + (5.0/3.0) * 0.189725 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  4.69769 + -3.6251 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.6251 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar36__ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 + he4 --> ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.3486 + -71.0046 * tfactors.T913i + 4.0656 * tfactors.T913
                         + -5.26509 * tfactors.T9 + 0.683546 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -71.0046 * tfactors.T943i + (1.0/3.0) * 4.0656 * tfactors.T923i
                              + -5.26509 + (5.0/3.0) * 0.683546 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar37__ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + n --> ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.7933 + -0.825362 * tfactors.T913
                         + 0.336634 * tfactors.T9 + -0.0509617 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.825362 * tfactors.T923i
                              + 0.336634 + (5.0/3.0) * -0.0509617 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar37__k38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + p --> k38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.7254 + -28.9954 * tfactors.T913i + -5.57966 * tfactors.T913
                         + -1.27516 * tfactors.T9 + 0.217568 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -28.9954 * tfactors.T943i + (1.0/3.0) * -5.57966 * tfactors.T923i
                              + -1.27516 + (5.0/3.0) * 0.217568 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar37__ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + he4 --> ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.7522 + -71.0688 * tfactors.T913i + 2.71847 * tfactors.T913
                         + -3.17333 * tfactors.T9 + 0.335323 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -71.0688 * tfactors.T943i + (1.0/3.0) * 2.71847 * tfactors.T923i
                              + -3.17333 + (5.0/3.0) * 0.335323 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar38__ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + n --> ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  14.726 + -0.0331959 * tfactors.T9i + 2.38837 * tfactors.T913i + -4.76536 * tfactors.T913
                         + 0.701311 * tfactors.T9 + -0.0705226 * tfactors.T953 + 1.80517 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0331959 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.38837 * tfactors.T943i + (1.0/3.0) * -4.76536 * tfactors.T923i
                              + 0.701311 + (5.0/3.0) * -0.0705226 * tfactors.T923 + 1.80517 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar38__k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + p --> k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.2834 + -29.0021 * tfactors.T913i + -0.525968 * tfactors.T913
                         + -1.94216 * tfactors.T9 + 0.267346 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -29.0021 * tfactors.T943i + (1.0/3.0) * -0.525968 * tfactors.T923i
                              + -1.94216 + (5.0/3.0) * 0.267346 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar38__ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + he4 --> ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.6394 + -71.1296 * tfactors.T913i + 2.75299 * tfactors.T913
                         + -2.43406 * tfactors.T9 + 0.199511 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -71.1296 * tfactors.T943i + (1.0/3.0) * 2.75299 * tfactors.T923i
                              + -2.43406 + (5.0/3.0) * 0.199511 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar39__ar40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 + n --> ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  15.8265 + -0.0317703 * tfactors.T9i + 2.09789 * tfactors.T913i + -4.77242 * tfactors.T913
                         + 0.64032 * tfactors.T9 + -0.0694485 * tfactors.T953 + 1.51561 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0317703 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.09789 * tfactors.T943i + (1.0/3.0) * -4.77242 * tfactors.T923i
                              + 0.64032 + (5.0/3.0) * -0.0694485 * tfactors.T923 + 1.51561 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar39__k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 + p --> k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.9873 + -29.0085 * tfactors.T913i + -2.81753 * tfactors.T913
                         + -0.757962 * tfactors.T9 + 0.099462 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -29.0085 * tfactors.T943i + (1.0/3.0) * -2.81753 * tfactors.T923i
                              + -0.757962 + (5.0/3.0) * 0.099462 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar39__ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 + he4 --> ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  53.0126 + -71.1879 * tfactors.T913i + 2.58821 * tfactors.T913
                         + -3.67809 * tfactors.T9 + 0.431537 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -71.1879 * tfactors.T943i + (1.0/3.0) * 2.58821 * tfactors.T923i
                              + -3.67809 + (5.0/3.0) * 0.431537 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar40__k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar40 + p --> k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.4108 + -29.0146 * tfactors.T913i + 0.65181 * tfactors.T913
                         + -1.50557 * tfactors.T9 + 0.139974 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -29.0146 * tfactors.T943i + (1.0/3.0) * 0.65181 * tfactors.T923i
                              + -1.50557 + (5.0/3.0) * 0.139974 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar40__ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar40 + he4 --> ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  51.2366 + -71.2432 * tfactors.T913i + 6.75101 * tfactors.T913
                         + -5.53183 * tfactors.T9 + 0.667023 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -71.2432 * tfactors.T943i + (1.0/3.0) * 6.75101 * tfactors.T923i
                              + -5.53183 + (5.0/3.0) * 0.667023 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k37__k38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k37 + n --> k38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.98129 + 0.538174 * tfactors.T913
                         + -0.0208079 * tfactors.T9 + -0.00404949 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.538174 * tfactors.T923i
                              + -0.0208079 + (5.0/3.0) * -0.00404949 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k38__k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 + n --> k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.7596 + -0.161985 * tfactors.T913
                         + 0.187817 * tfactors.T9 + -0.0320464 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.161985 * tfactors.T923i
                              + 0.187817 + (5.0/3.0) * -0.0320464 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k39__k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 + n --> k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  17.6161 + 0.0316194 * tfactors.T9i + -2.2227 * tfactors.T913i + -1.88579 * tfactors.T913
                         + 0.714904 * tfactors.T9 + -0.0774902 * tfactors.T953 + -0.859473 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0316194 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.2227 * tfactors.T943i + (1.0/3.0) * -1.88579 * tfactors.T923i
                              + 0.714904 + (5.0/3.0) * -0.0774902 * tfactors.T923 + -0.859473 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k39__ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 + p --> ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // lo18r
    ln_set_rate =  2761.38 + -5.22234 * tfactors.T9i + 802.18 * tfactors.T913i + -4010.27 * tfactors.T913
                         + 1136.19 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.22234 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 802.18 * tfactors.T943i + (1.0/3.0) * -4010.27 * tfactors.T923i
                              + 1136.19 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // lo18r
    ln_set_rate =  588.099 + -12.5647 * tfactors.T9i + 641.844 * tfactors.T913i + -1248.49 * tfactors.T913
                         + 564.926 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.5647 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 641.844 * tfactors.T943i + (1.0/3.0) * -1248.49 * tfactors.T923i
                              + 564.926 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // lo18r
    ln_set_rate =  102.252 + -1.66508 * tfactors.T9i + 41.1723 * tfactors.T913i + -149.299 * tfactors.T913
                         + 10.5229 * tfactors.T9 + -0.68208 * tfactors.T953 + 59.2367 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.66508 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 41.1723 * tfactors.T943i + (1.0/3.0) * -149.299 * tfactors.T923i
                              + 10.5229 + (5.0/3.0) * -0.68208 * tfactors.T923 + 59.2367 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k39__sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 + he4 --> sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.1202 + -73.8006 * tfactors.T913i + 1.87885 * tfactors.T913
                         + -2.75862 * tfactors.T9 + 0.279678 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.8006 * tfactors.T943i + (1.0/3.0) * 1.87885 * tfactors.T923i
                              + -2.75862 + (5.0/3.0) * 0.279678 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k40__k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + n --> k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  17.4542 + -0.0277342 * tfactors.T9i + 1.90527 * tfactors.T913i + -4.8523 * tfactors.T913
                         + 0.552061 * tfactors.T9 + -0.0570777 * tfactors.T953 + 1.46777 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0277342 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.90527 * tfactors.T943i + (1.0/3.0) * -4.8523 * tfactors.T923i
                              + 0.552061 + (5.0/3.0) * -0.0570777 * tfactors.T923 + 1.46777 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k40__ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + p --> ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.0973 + -30.0795 * tfactors.T913i + 0.0447475 * tfactors.T913
                         + -1.69565 * tfactors.T9 + 0.20173 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -30.0795 * tfactors.T943i + (1.0/3.0) * 0.0447475 * tfactors.T923i
                              + -1.69565 + (5.0/3.0) * 0.20173 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k40__sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + he4 --> sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.9694 + -73.858 * tfactors.T913i + -1.10691 * tfactors.T913
                         + -2.42921 * tfactors.T9 + 0.294 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.858 * tfactors.T943i + (1.0/3.0) * -1.10691 * tfactors.T923i
                              + -2.42921 + (5.0/3.0) * 0.294 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k41__ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 + p --> ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM86n
    ln_set_rate =  32.2014 + -30.08 * tfactors.T913i + 2.93877 * tfactors.T913
                         + 2.77388 * tfactors.T9 + -4.8284 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -30.08 * tfactors.T943i + (1.0/3.0) * 2.93877 * tfactors.T923i
                              + 2.77388 + (5.0/3.0) * -4.8284 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM86r
    ln_set_rate =  16.0218 + -12.0 * tfactors.T9i + -1.68317 * tfactors.T913
                         + 0.692171 * tfactors.T9 + -0.0831029 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.0 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.68317 * tfactors.T923i
                              + 0.692171 + (5.0/3.0) * -0.0831029 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k41__sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 + he4 --> sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.8015 + -73.9127 * tfactors.T913i + 0.81435 * tfactors.T913
                         + -2.90813 * tfactors.T9 + 0.335176 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.9127 * tfactors.T943i + (1.0/3.0) * 0.81435 * tfactors.T923i
                              + -2.90813 + (5.0/3.0) * 0.335176 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca40__ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 + n --> ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  3.04601 + 0.0855375 * tfactors.T9i + -9.18636 * tfactors.T913i + 21.0095 * tfactors.T913
                         + -1.33326 * tfactors.T9 + 0.0769347 * tfactors.T953 + -8.66245 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0855375 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -9.18636 * tfactors.T943i + (1.0/3.0) * 21.0095 * tfactors.T923i
                              + -1.33326 + (5.0/3.0) * 0.0769347 * tfactors.T923 + -8.66245 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca40__ti44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 + he4 --> ti44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // chw0 
    ln_set_rate =  53.75 + -76.4273 * tfactors.T913i + 3.87451 * tfactors.T913
                         + -3.61477 * tfactors.T9 + 0.367451 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.4273 * tfactors.T943i + (1.0/3.0) * 3.87451 * tfactors.T923i
                              + -3.61477 + (5.0/3.0) * 0.367451 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca41__ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 + n --> ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  20.4461 + -0.0409481 * tfactors.T9i + 3.7037 * tfactors.T913i + -9.99246 * tfactors.T913
                         + 1.05894 * tfactors.T9 + -0.0978564 * tfactors.T953 + 3.43604 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0409481 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 3.7037 * tfactors.T943i + (1.0/3.0) * -9.99246 * tfactors.T923i
                              + 1.05894 + (5.0/3.0) * -0.0978564 * tfactors.T923 + 3.43604 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca41__ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 + he4 --> ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.6305 + -76.4839 * tfactors.T913i + 3.03748 * tfactors.T913
                         + -2.59814 * tfactors.T9 + 0.210582 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.4839 * tfactors.T943i + (1.0/3.0) * 3.03748 * tfactors.T923i
                              + -2.59814 + (5.0/3.0) * 0.210582 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca42__ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 + n --> ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  15.996 + 0.0365498 * tfactors.T9i + -2.75867 * tfactors.T913i + 0.860871 * tfactors.T913
                         + 0.583467 * tfactors.T9 + -0.094473 * tfactors.T953 + -1.59357 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0365498 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.75867 * tfactors.T943i + (1.0/3.0) * 0.860871 * tfactors.T923i
                              + 0.583467 + (5.0/3.0) * -0.094473 * tfactors.T923 + -1.59357 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca42__sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 + p --> sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.8192 + -31.1381 * tfactors.T913i + -0.151667 * tfactors.T913
                         + -1.76926 * tfactors.T9 + 0.219569 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.1381 * tfactors.T943i + (1.0/3.0) * -0.151667 * tfactors.T923i
                              + -1.76926 + (5.0/3.0) * 0.219569 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca42__ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 + he4 --> ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.833 + -76.5379 * tfactors.T913i + 2.80099 * tfactors.T913
                         + -2.34788 * tfactors.T9 + 0.150014 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.5379 * tfactors.T943i + (1.0/3.0) * 2.80099 * tfactors.T923i
                              + -2.34788 + (5.0/3.0) * 0.150014 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca43__ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + n --> ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  10.6877 + -0.00587516 * tfactors.T9i + -1.26512 * tfactors.T913i + 6.74718 * tfactors.T913
                         + -0.673582 * tfactors.T9 + 0.0412245 * tfactors.T953 + -2.30362 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00587516 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.26512 * tfactors.T943i + (1.0/3.0) * 6.74718 * tfactors.T923i
                              + -0.673582 + (5.0/3.0) * 0.0412245 * tfactors.T923 + -2.30362 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca43__sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + p --> sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.9383 + -31.1437 * tfactors.T913i + 1.02701 * tfactors.T913
                         + -1.81612 * tfactors.T9 + 0.197287 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.1437 * tfactors.T943i + (1.0/3.0) * 1.02701 * tfactors.T923i
                              + -1.81612 + (5.0/3.0) * 0.197287 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca43__ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + he4 --> ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.4703 + -76.5897 * tfactors.T913i + -7.46117 * tfactors.T913
                         + -0.574977 * tfactors.T9 + 0.115742 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.5897 * tfactors.T943i + (1.0/3.0) * -7.46117 * tfactors.T923i
                              + -0.574977 + (5.0/3.0) * 0.115742 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca44__ca45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 + n --> ca45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  2.03089 + 0.19047 * tfactors.T9i + -17.5809 * tfactors.T913i + 30.835 * tfactors.T913
                         + -1.52658 * tfactors.T9 + 0.0495163 * tfactors.T953 + -14.5794 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.19047 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -17.5809 * tfactors.T943i + (1.0/3.0) * 30.835 * tfactors.T923i
                              + -1.52658 + (5.0/3.0) * 0.0495163 * tfactors.T923 + -14.5794 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca44__sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 + p --> sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.0037 + -31.1491 * tfactors.T913i + 0.402181 * tfactors.T913
                         + -1.30287 * tfactors.T9 + 0.135535 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.1491 * tfactors.T943i + (1.0/3.0) * 0.402181 * tfactors.T923i
                              + -1.30287 + (5.0/3.0) * 0.135535 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca44__ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 + he4 --> ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.9169 + -76.6391 * tfactors.T913i + 2.70825 * tfactors.T913
                         + -4.48808 * tfactors.T9 + 0.582872 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.6391 * tfactors.T943i + (1.0/3.0) * 2.70825 * tfactors.T923i
                              + -4.48808 + (5.0/3.0) * 0.582872 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca45__ca46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 + n --> ca46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  22.6116 + -0.0524788 * tfactors.T9i + 5.01526 * tfactors.T913i + -14.4226 * tfactors.T913
                         + 1.37087 * tfactors.T9 + -0.111582 * tfactors.T953 + 4.87661 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0524788 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.01526 * tfactors.T943i + (1.0/3.0) * -14.4226 * tfactors.T923i
                              + 1.37087 + (5.0/3.0) * -0.111582 * tfactors.T923 + 4.87661 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca45__sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 + p --> sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  38.986 + -31.1543 * tfactors.T913i + -6.97397 * tfactors.T913
                         + -0.344025 * tfactors.T9 + 0.128258 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.1543 * tfactors.T943i + (1.0/3.0) * -6.97397 * tfactors.T923i
                              + -0.344025 + (5.0/3.0) * 0.128258 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca45__ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 + he4 --> ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.6604 + -76.6866 * tfactors.T913i + -9.95306 * tfactors.T913
                         + 1.72367 * tfactors.T9 + -0.226004 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.6866 * tfactors.T943i + (1.0/3.0) * -9.95306 * tfactors.T923i
                              + 1.72367 + (5.0/3.0) * -0.226004 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca46__ca47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca46 + n --> ca47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  -0.886174 + 0.206974 * tfactors.T9i + -19.7417 * tfactors.T913i + 35.2401 * tfactors.T913
                         + -1.61262 * tfactors.T9 + 0.0443701 * tfactors.T953 + -16.7507 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.206974 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -19.7417 * tfactors.T943i + (1.0/3.0) * 35.2401 * tfactors.T923i
                              + -1.61262 + (5.0/3.0) * 0.0443701 * tfactors.T923 + -16.7507 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca46__sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca46 + p --> sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.3625 + -31.1593 * tfactors.T913i + 0.979497 * tfactors.T913
                         + -1.14947 * tfactors.T9 + 0.064347 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.1593 * tfactors.T943i + (1.0/3.0) * 0.979497 * tfactors.T923i
                              + -1.14947 + (5.0/3.0) * 0.064347 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca46__ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca46 + he4 --> ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.9052 + -76.732 * tfactors.T913i + -13.6546 * tfactors.T913
                         + 1.61796 * tfactors.T9 + -0.159 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.732 * tfactors.T943i + (1.0/3.0) * -13.6546 * tfactors.T923i
                              + 1.61796 + (5.0/3.0) * -0.159 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca47__ca48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca47 + n --> ca48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.2216 + -2.88636 * tfactors.T913
                         + 0.79581 * tfactors.T9 + -0.0872236 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.88636 * tfactors.T923i
                              + 0.79581 + (5.0/3.0) * -0.0872236 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca47__sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca47 + p --> sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  29.5755 + -31.164 * tfactors.T913i + -2.03245 * tfactors.T913
                         + 0.0494826 * tfactors.T9 + 0.00201831 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.164 * tfactors.T943i + (1.0/3.0) * -2.03245 * tfactors.T923i
                              + 0.0494826 + (5.0/3.0) * 0.00201831 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca47__ti51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca47 + he4 --> ti51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.6782 + -76.7758 * tfactors.T913i + -1.97823 * tfactors.T913
                         + -0.552991 * tfactors.T9 + 0.0318371 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.7758 * tfactors.T943i + (1.0/3.0) * -1.97823 * tfactors.T923i
                              + -0.552991 + (5.0/3.0) * 0.0318371 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca48__sc49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca48 + p --> sc49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  33.8574 + -31.1685 * tfactors.T913i + 2.20987 * tfactors.T913
                         + -2.24347 * tfactors.T9 + 0.239302 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.1685 * tfactors.T943i + (1.0/3.0) * 2.20987 * tfactors.T923i
                              + -2.24347 + (5.0/3.0) * 0.239302 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc43__sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + n --> sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.7633 + -0.575865 * tfactors.T913
                         + 0.0565199 * tfactors.T9 + -0.0129886 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.575865 * tfactors.T923i
                              + 0.0565199 + (5.0/3.0) * -0.0129886 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc43__ti44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + p --> ti44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.8432 + -32.1734 * tfactors.T913i + -1.77078 * tfactors.T913
                         + -2.21706 * tfactors.T9 + 0.298499 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -32.1734 * tfactors.T943i + (1.0/3.0) * -1.77078 * tfactors.T923i
                              + -2.21706 + (5.0/3.0) * 0.298499 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc43__v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + he4 --> v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.0195 + -79.122 * tfactors.T913i + -7.07006 * tfactors.T913
                         + 0.424183 * tfactors.T9 + -0.0665231 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -79.122 * tfactors.T943i + (1.0/3.0) * -7.07006 * tfactors.T923i
                              + 0.424183 + (5.0/3.0) * -0.0665231 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc44__sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + n --> sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.0705 + -1.31922 * tfactors.T913
                         + 0.167096 * tfactors.T9 + -0.0191676 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.31922 * tfactors.T923i
                              + 0.167096 + (5.0/3.0) * -0.0191676 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc44__ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + p --> ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.1446 + -32.179 * tfactors.T913i + 1.40668 * tfactors.T913
                         + -2.02828 * tfactors.T9 + 0.230326 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -32.179 * tfactors.T943i + (1.0/3.0) * 1.40668 * tfactors.T923i
                              + -2.02828 + (5.0/3.0) * 0.230326 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc44__v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + he4 --> v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.6322 + -79.1731 * tfactors.T913i + -4.22583 * tfactors.T913
                         + -0.427863 * tfactors.T9 + 0.0235817 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -79.1731 * tfactors.T943i + (1.0/3.0) * -4.22583 * tfactors.T923i
                              + -0.427863 + (5.0/3.0) * 0.0235817 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc45__sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + n --> sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  6.62692 + 0.0466836 * tfactors.T9i + -6.18502 * tfactors.T913i + 16.5806 * tfactors.T913
                         + -1.45949 * tfactors.T9 + 0.0995696 * tfactors.T953 + -6.53696 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0466836 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -6.18502 * tfactors.T943i + (1.0/3.0) * 16.5806 * tfactors.T923i
                              + -1.45949 + (5.0/3.0) * 0.0995696 * tfactors.T923 + -6.53696 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc45__ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + p --> ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.8383 + -32.1843 * tfactors.T913i + 1.38642 * tfactors.T913
                         + -1.64811 * tfactors.T9 + 0.157323 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -32.1843 * tfactors.T943i + (1.0/3.0) * 1.38642 * tfactors.T923i
                              + -1.64811 + (5.0/3.0) * 0.157323 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc45__v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + he4 --> v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.1427 + -79.222 * tfactors.T913i + -5.31022 * tfactors.T913
                         + -1.37323 * tfactors.T9 + 0.21679 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -79.222 * tfactors.T943i + (1.0/3.0) * -5.31022 * tfactors.T923i
                              + -1.37323 + (5.0/3.0) * 0.21679 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc46__sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + n --> sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  17.7335 + -0.0211697 * tfactors.T9i + 1.157 * tfactors.T913i + -3.39674 * tfactors.T913
                         + 0.179575 * tfactors.T9 + -0.00780135 * tfactors.T953 + 0.783491 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0211697 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.157 * tfactors.T943i + (1.0/3.0) * -3.39674 * tfactors.T923i
                              + 0.179575 + (5.0/3.0) * -0.00780135 * tfactors.T923 + 0.783491 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc46__ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + p --> ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  134.507 + -5.50507 * tfactors.T9i + 212.079 * tfactors.T913i + -358.599 * tfactors.T913
                         + 19.2793 * tfactors.T9 + -1.01913 * tfactors.T953 + 176.254 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.50507 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 212.079 * tfactors.T943i + (1.0/3.0) * -358.599 * tfactors.T923i
                              + 19.2793 + (5.0/3.0) * -1.01913 * tfactors.T923 + 176.254 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc46__v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + he4 --> v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -953.322 + 15.73 * tfactors.T9i + -1681.31 * tfactors.T913i + 2743.27 * tfactors.T913
                         + -162.405 * tfactors.T9 + 9.24681 * tfactors.T953 + -1292.78 * tfactors.lnT9;

    dln_set_rate_dT9 =  -15.73 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1681.31 * tfactors.T943i + (1.0/3.0) * 2743.27 * tfactors.T923i
                              + -162.405 + (5.0/3.0) * 9.24681 * tfactors.T923 + -1292.78 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc47__sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + n --> sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  14.3286 + -0.0127821 * tfactors.T9i + 0.297987 * tfactors.T913i + 0.438296 * tfactors.T913
                         + 0.0468739 * tfactors.T9 + -0.0255895 * tfactors.T953 + -0.227277 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0127821 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.297987 * tfactors.T943i + (1.0/3.0) * 0.438296 * tfactors.T923i
                              + 0.0468739 + (5.0/3.0) * -0.0255895 * tfactors.T923 + -0.227277 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc47__ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + p --> ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  50.4169 + -5.06842 * tfactors.T9i + 155.189 * tfactors.T913i + -211.783 * tfactors.T913
                         + 9.70286 * tfactors.T9 + -0.48757 * tfactors.T953 + 117.307 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.06842 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 155.189 * tfactors.T943i + (1.0/3.0) * -211.783 * tfactors.T923i
                              + 9.70286 + (5.0/3.0) * -0.48757 * tfactors.T923 + 117.307 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc47__v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + he4 --> v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -1038.06 + 15.2937 * tfactors.T9i + -1682.84 * tfactors.T913i + 2838.54 * tfactors.T913
                         + -171.874 * tfactors.T9 + 9.93236 * tfactors.T953 + -1317.42 * tfactors.lnT9;

    dln_set_rate_dT9 =  -15.2937 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1682.84 * tfactors.T943i + (1.0/3.0) * 2838.54 * tfactors.T923i
                              + -171.874 + (5.0/3.0) * 9.93236 * tfactors.T923 + -1317.42 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc48__sc49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + n --> sc49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  17.731 + -0.026995 * tfactors.T9i + 2.32858 * tfactors.T913i + -6.44325 * tfactors.T913
                         + 0.608389 * tfactors.T9 + -0.0534156 * tfactors.T953 + 2.13196 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.026995 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.32858 * tfactors.T943i + (1.0/3.0) * -6.44325 * tfactors.T923i
                              + 0.608389 + (5.0/3.0) * -0.0534156 * tfactors.T923 + 2.13196 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc48__ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + p --> ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  101.172 + -5.49324 * tfactors.T9i + 198.826 * tfactors.T913i + -313.844 * tfactors.T913
                         + 17.0251 * tfactors.T9 + -0.945704 * tfactors.T953 + 159.404 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.49324 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 198.826 * tfactors.T943i + (1.0/3.0) * -313.844 * tfactors.T923i
                              + 17.0251 + (5.0/3.0) * -0.945704 * tfactors.T923 + 159.404 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc48__v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + he4 --> v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -957.316 + 15.0869 * tfactors.T9i + -1642.74 * tfactors.T913i + 2707.58 * tfactors.T913
                         + -162.101 * tfactors.T9 + 9.30824 * tfactors.T953 + -1268.27 * tfactors.lnT9;

    dln_set_rate_dT9 =  -15.0869 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1642.74 * tfactors.T943i + (1.0/3.0) * 2707.58 * tfactors.T923i
                              + -162.101 + (5.0/3.0) * 9.30824 * tfactors.T923 + -1268.27 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc49__ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc49 + p --> ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  106.943 + -5.43496 * tfactors.T9i + 195.561 * tfactors.T913i + -317.373 * tfactors.T913
                         + 17.5352 * tfactors.T9 + -0.999861 * tfactors.T953 + 159.384 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.43496 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 195.561 * tfactors.T943i + (1.0/3.0) * -317.373 * tfactors.T923i
                              + 17.5352 + (5.0/3.0) * -0.999861 * tfactors.T923 + 159.384 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti44__ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 + n --> ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.2506 + 1.01203 * tfactors.T913
                         + -0.201174 * tfactors.T9 + 0.00360954 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.01203 * tfactors.T923i
                              + -0.201174 + (5.0/3.0) * 0.00360954 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti44__cr48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 + he4 --> cr48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  64.7958 + -81.667 * tfactors.T913i + -10.6333 * tfactors.T913
                         + -0.672613 * tfactors.T9 + 0.161209 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.667 * tfactors.T943i + (1.0/3.0) * -10.6333 * tfactors.T923i
                              + -0.672613 + (5.0/3.0) * 0.161209 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti45__ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 + n --> ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.133 + -1.55633 * tfactors.T913
                         + 0.300783 * tfactors.T9 + -0.0373696 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.55633 * tfactors.T923i
                              + 0.300783 + (5.0/3.0) * -0.0373696 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti45__v46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 + p --> v46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.4468 + -33.1981 * tfactors.T913i + -1.66837 * tfactors.T913
                         + -2.50285 * tfactors.T9 + 0.349152 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -33.1981 * tfactors.T943i + (1.0/3.0) * -1.66837 * tfactors.T923i
                              + -2.50285 + (5.0/3.0) * 0.349152 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti45__cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 + he4 --> cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  64.023 + -81.7175 * tfactors.T913i + -10.1755 * tfactors.T913
                         + 0.364167 * tfactors.T9 + -0.000317666 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.7175 * tfactors.T943i + (1.0/3.0) * -10.1755 * tfactors.T923i
                              + 0.364167 + (5.0/3.0) * -0.000317666 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti46__ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + n --> ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  12.2761 + 0.0882347 * tfactors.T9i + -7.30817 * tfactors.T913i + 10.713 * tfactors.T913
                         + -0.537251 * tfactors.T9 + 0.0187304 * tfactors.T953 + -5.38893 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0882347 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -7.30817 * tfactors.T943i + (1.0/3.0) * 10.713 * tfactors.T923i
                              + -0.537251 + (5.0/3.0) * 0.0187304 * tfactors.T923 + -5.38893 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti46__v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + p --> v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.7683 + -33.2034 * tfactors.T913i + 0.505619 * tfactors.T913
                         + -1.73654 * tfactors.T9 + 0.207342 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -33.2034 * tfactors.T943i + (1.0/3.0) * 0.505619 * tfactors.T923i
                              + -1.73654 + (5.0/3.0) * 0.207342 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti46__cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + he4 --> cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.0372 + -81.7658 * tfactors.T913i + 3.48637 * tfactors.T913
                         + -3.9188 * tfactors.T9 + 0.440356 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.7658 * tfactors.T943i + (1.0/3.0) * 3.48637 * tfactors.T923i
                              + -3.9188 + (5.0/3.0) * 0.440356 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti47__ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + n --> ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  14.8734 + 0.0181751 * tfactors.T9i + -2.34945 * tfactors.T913i + 3.2238 * tfactors.T913
                         + -0.0455487 * tfactors.T9 + -0.0153771 * tfactors.T953 + -2.10785 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0181751 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.34945 * tfactors.T943i + (1.0/3.0) * 3.2238 * tfactors.T923i
                              + -0.0455487 + (5.0/3.0) * -0.0153771 * tfactors.T923 + -2.10785 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti47__v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + p --> v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.1951 + -33.2084 * tfactors.T913i + 1.06738 * tfactors.T913
                         + -1.55342 * tfactors.T9 + 0.159225 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -33.2084 * tfactors.T943i + (1.0/3.0) * 1.06738 * tfactors.T923i
                              + -1.55342 + (5.0/3.0) * 0.159225 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti47__cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + he4 --> cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.333 + -81.8123 * tfactors.T913i + -8.91821 * tfactors.T913
                         + -0.0329369 * tfactors.T9 + 0.039179 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.8123 * tfactors.T943i + (1.0/3.0) * -8.91821 * tfactors.T923i
                              + -0.0329369 + (5.0/3.0) * 0.039179 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti48__ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + n --> ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  -16.7879 + 0.320502 * tfactors.T9i + -32.4895 * tfactors.T913i + 67.9234 * tfactors.T913
                         + -4.27126 * tfactors.T9 + 0.230364 * tfactors.T953 + -29.4521 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.320502 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.4895 * tfactors.T943i + (1.0/3.0) * 67.9234 * tfactors.T923i
                              + -4.27126 + (5.0/3.0) * 0.230364 * tfactors.T923 + -29.4521 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti48__v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + p --> v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.2907 + -33.2133 * tfactors.T913i + 0.564373 * tfactors.T913
                         + -1.18789 * tfactors.T9 + 0.110892 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -33.2133 * tfactors.T943i + (1.0/3.0) * 0.564373 * tfactors.T923i
                              + -1.18789 + (5.0/3.0) * 0.110892 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti48__cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + he4 --> cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.6787 + -81.8569 * tfactors.T913i + 4.92305 * tfactors.T913
                         + -5.04112 * tfactors.T9 + 0.6175 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.8569 * tfactors.T943i + (1.0/3.0) * 4.92305 * tfactors.T923i
                              + -5.04112 + (5.0/3.0) * 0.6175 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti49__ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + n --> ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  13.6326 + 0.0289531 * tfactors.T9i + -2.8384 * tfactors.T913i + 4.10103 * tfactors.T913
                         + -0.0325714 * tfactors.T9 + -0.0305035 * tfactors.T953 + -2.3012 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0289531 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.8384 * tfactors.T943i + (1.0/3.0) * 4.10103 * tfactors.T923i
                              + -0.0325714 + (5.0/3.0) * -0.0305035 * tfactors.T923 + -2.3012 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti49__v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + p --> v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.0041 + -33.2179 * tfactors.T913i + 3.05321 * tfactors.T913
                         + -2.48884 * tfactors.T9 + 0.254524 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -33.2179 * tfactors.T943i + (1.0/3.0) * 3.05321 * tfactors.T923i
                              + -2.48884 + (5.0/3.0) * 0.254524 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti49__cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + he4 --> cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.4688 + -81.8999 * tfactors.T913i + -15.3695 * tfactors.T913
                         + 2.51758 * tfactors.T9 + -0.283455 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.8999 * tfactors.T943i + (1.0/3.0) * -15.3695 * tfactors.T923i
                              + 2.51758 + (5.0/3.0) * -0.283455 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti50__ti51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 + n --> ti51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  40.4047 + -0.00979462 * tfactors.T9i + 7.07296 * tfactors.T913i + -37.8514 * tfactors.T913
                         + 4.03187 * tfactors.T9 + -0.339274 * tfactors.T953 + 11.4094 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00979462 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.07296 * tfactors.T943i + (1.0/3.0) * -37.8514 * tfactors.T923i
                              + 4.03187 + (5.0/3.0) * -0.339274 * tfactors.T923 + 11.4094 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti50__v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 + p --> v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.1261 + -33.2224 * tfactors.T913i + 0.579407 * tfactors.T913
                         + -0.949378 * tfactors.T9 + 0.0567069 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -33.2224 * tfactors.T943i + (1.0/3.0) * 0.579407 * tfactors.T923i
                              + -0.949378 + (5.0/3.0) * 0.0567069 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti50__cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 + he4 --> cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.4244 + -81.9411 * tfactors.T913i + -6.28155 * tfactors.T913
                         + -2.0416 * tfactors.T9 + 0.332085 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.9411 * tfactors.T943i + (1.0/3.0) * -6.28155 * tfactors.T923i
                              + -2.0416 + (5.0/3.0) * 0.332085 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti51__v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 + p --> v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  130.346 + -5.83918 * tfactors.T9i + 220.953 * tfactors.T913i + -370.119 * tfactors.T913
                         + 21.0839 * tfactors.T9 + -1.22336 * tfactors.T953 + 182.332 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.83918 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 220.953 * tfactors.T943i + (1.0/3.0) * -370.119 * tfactors.T923i
                              + 21.0839 + (5.0/3.0) * -1.22336 * tfactors.T923 + 182.332 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v46__v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v46 + n --> v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.7405 + -0.692996 * tfactors.T913
                         + 0.316873 * tfactors.T9 + -0.0417235 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.692996 * tfactors.T923i
                              + 0.316873 + (5.0/3.0) * -0.0417235 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v46__mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v46 + he4 --> mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.311 + -84.2255 * tfactors.T913i + -4.85634 * tfactors.T913
                         + 0.0528515 * tfactors.T9 + -0.0425496 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.2255 * tfactors.T943i + (1.0/3.0) * -4.85634 * tfactors.T923i
                              + 0.0528515 + (5.0/3.0) * -0.0425496 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v47__v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + n --> v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.5513 + -2.40159 * tfactors.T913
                         + 0.594573 * tfactors.T9 + -0.0682896 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.40159 * tfactors.T923i
                              + 0.594573 + (5.0/3.0) * -0.0682896 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v47__cr48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + p --> cr48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  42.6798 + -6.0593 * tfactors.T9i + -34.0548 * tfactors.T913i + -3.41973 * tfactors.T913
                         + 1.16501 * tfactors.T9 + -0.105543 * tfactors.T953 + -7.70886 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.0593 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.0548 * tfactors.T943i + (1.0/3.0) * -3.41973 * tfactors.T923i
                              + 1.16501 + (5.0/3.0) * -0.105543 * tfactors.T923 + -7.70886 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  511.463 + -5.29491 * tfactors.T9i + 317.171 * tfactors.T913i + -911.679 * tfactors.T913
                         + 94.4245 * tfactors.T9 + -10.1973 * tfactors.T953 + 330.727 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.29491 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 317.171 * tfactors.T943i + (1.0/3.0) * -911.679 * tfactors.T923i
                              + 94.4245 + (5.0/3.0) * -10.1973 * tfactors.T923 + 330.727 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  23.8315 + 0.246665 * tfactors.T9i + -45.9868 * tfactors.T913i + 13.6822 * tfactors.T913
                         + -0.376902 * tfactors.T9 + -0.0194875 * tfactors.T953 + -8.42325 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.246665 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -45.9868 * tfactors.T943i + (1.0/3.0) * 13.6822 * tfactors.T923i
                              + -0.376902 + (5.0/3.0) * -0.0194875 * tfactors.T923 + -8.42325 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  40.5626 + -0.514414 * tfactors.T9i + -110.655 * tfactors.T913i + 83.0232 * tfactors.T913
                         + -19.7762 * tfactors.T9 + 3.03961 * tfactors.T953 + -49.4742 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.514414 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -110.655 * tfactors.T943i + (1.0/3.0) * 83.0232 * tfactors.T923i
                              + -19.7762 + (5.0/3.0) * 3.03961 * tfactors.T923 + -49.4742 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v47__mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + he4 --> mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.8618 + -84.2732 * tfactors.T913i + -2.98061 * tfactors.T913
                         + -0.531361 * tfactors.T9 + 0.023612 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.2732 * tfactors.T943i + (1.0/3.0) * -2.98061 * tfactors.T923i
                              + -0.531361 + (5.0/3.0) * 0.023612 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v48__v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + n --> v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.8835 + -0.917026 * tfactors.T913
                         + -0.109162 * tfactors.T9 + 0.0127488 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.917026 * tfactors.T923i
                              + -0.109162 + (5.0/3.0) * 0.0127488 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v48__cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + p --> cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.5168 + -34.2123 * tfactors.T913i + 2.51264 * tfactors.T913
                         + -2.09211 * tfactors.T9 + 0.219444 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.2123 * tfactors.T943i + (1.0/3.0) * 2.51264 * tfactors.T923i
                              + -2.09211 + (5.0/3.0) * 0.219444 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v48__mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + he4 --> mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.5923 + -84.3192 * tfactors.T913i + -8.32959 * tfactors.T913
                         + 0.33994 * tfactors.T9 + -0.0359909 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.3192 * tfactors.T943i + (1.0/3.0) * -8.32959 * tfactors.T923i
                              + 0.33994 + (5.0/3.0) * -0.0359909 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v49__v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + n --> v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.5445 + -1.8725 * tfactors.T913
                         + 0.291609 * tfactors.T9 + -0.0370216 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.8725 * tfactors.T923i
                              + 0.291609 + (5.0/3.0) * -0.0370216 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v49__cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + p --> cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.2335 + -34.217 * tfactors.T913i + 1.28258 * tfactors.T913
                         + -1.5098 * tfactors.T9 + 0.142011 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.217 * tfactors.T943i + (1.0/3.0) * 1.28258 * tfactors.T923i
                              + -1.5098 + (5.0/3.0) * 0.142011 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v49__mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + he4 --> mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.4555 + -84.3633 * tfactors.T913i + -5.28933 * tfactors.T913
                         + -1.3103 * tfactors.T9 + 0.187088 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.3633 * tfactors.T943i + (1.0/3.0) * -5.28933 * tfactors.T923i
                              + -1.3103 + (5.0/3.0) * 0.187088 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v50__v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + n --> v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  26.4771 + -0.118554 * tfactors.T9i + 10.9535 * tfactors.T913i + -23.1254 * tfactors.T913
                         + 1.53091 * tfactors.T9 + -0.0992995 * tfactors.T953 + 9.62203 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.118554 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 10.9535 * tfactors.T943i + (1.0/3.0) * -23.1254 * tfactors.T923i
                              + 1.53091 + (5.0/3.0) * -0.0992995 * tfactors.T923 + 9.62203 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v50__cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + p --> cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.5894 + -34.2216 * tfactors.T913i + 2.39774 * tfactors.T913
                         + -2.15306 * tfactors.T9 + 0.232283 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.2216 * tfactors.T943i + (1.0/3.0) * 2.39774 * tfactors.T923i
                              + -2.15306 + (5.0/3.0) * 0.232283 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v50__mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + he4 --> mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.3156 + -84.4058 * tfactors.T913i + -6.25173 * tfactors.T913
                         + -1.31339 * tfactors.T9 + 0.208695 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.4058 * tfactors.T943i + (1.0/3.0) * -6.25173 * tfactors.T923i
                              + -1.31339 + (5.0/3.0) * 0.208695 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v51__v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + n --> v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  3.43672 + 0.00903385 * tfactors.T9i + -4.14102 * tfactors.T913i + 17.4073 * tfactors.T913
                         + -1.59715 * tfactors.T9 + 0.114181 * tfactors.T953 + -5.93987 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.00903385 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -4.14102 * tfactors.T943i + (1.0/3.0) * 17.4073 * tfactors.T923i
                              + -1.59715 + (5.0/3.0) * 0.114181 * tfactors.T923 + -5.93987 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v51__cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + p --> cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.1505 + -34.2261 * tfactors.T913i + 3.30454 * tfactors.T913
                         + -2.61654 * tfactors.T9 + 0.283602 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.2261 * tfactors.T943i + (1.0/3.0) * 3.30454 * tfactors.T923i
                              + -2.61654 + (5.0/3.0) * 0.283602 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v51__mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + he4 --> mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.6131 + -84.4467 * tfactors.T913i + -1.29542 * tfactors.T913
                         + -3.56909 * tfactors.T9 + 0.513926 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.4467 * tfactors.T943i + (1.0/3.0) * -1.29542 * tfactors.T923i
                              + -3.56909 + (5.0/3.0) * 0.513926 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v52__cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 + p --> cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  129.295 + -6.02127 * tfactors.T9i + 224.733 * tfactors.T913i + -373.356 * tfactors.T913
                         + 21.346 * tfactors.T9 + -1.24075 * tfactors.T953 + 184.549 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.02127 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 224.733 * tfactors.T943i + (1.0/3.0) * -373.356 * tfactors.T923i
                              + 21.346 + (5.0/3.0) * -1.24075 * tfactors.T923 + 184.549 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr48__cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 + n --> cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.8544 + -0.000452357 * tfactors.T913
                         + 0.0412838 * tfactors.T9 + -0.0160865 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.000452357 * tfactors.T923i
                              + 0.0412838 + (5.0/3.0) * -0.0160865 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr48__fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 + he4 --> fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.1754 + -86.7459 * tfactors.T913i + -9.79373 * tfactors.T913
                         + -0.772169 * tfactors.T9 + 0.155883 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.7459 * tfactors.T943i + (1.0/3.0) * -9.79373 * tfactors.T923i
                              + -0.772169 + (5.0/3.0) * 0.155883 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr49__cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + n --> cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.8355 + -1.98927 * tfactors.T913
                         + 0.465124 * tfactors.T9 + -0.0582249 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.98927 * tfactors.T923i
                              + 0.465124 + (5.0/3.0) * -0.0582249 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr49__mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + p --> mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.3884 + -35.2018 * tfactors.T913i + 0.168579 * tfactors.T913
                         + -2.87983 * tfactors.T9 + 0.378768 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.2018 * tfactors.T943i + (1.0/3.0) * 0.168579 * tfactors.T923i
                              + -2.87983 + (5.0/3.0) * 0.378768 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr49__fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + he4 --> fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.1467 + -86.7913 * tfactors.T913i + -6.51572 * tfactors.T913
                         + -1.21249 * tfactors.T9 + 0.185473 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.7913 * tfactors.T943i + (1.0/3.0) * -6.51572 * tfactors.T923i
                              + -1.21249 + (5.0/3.0) * 0.185473 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr50__cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + n --> cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  15.1066 + -0.0225613 * tfactors.T9i + 0.815037 * tfactors.T913i + -0.708732 * tfactors.T913
                         + 0.386295 * tfactors.T9 + -0.0615661 * tfactors.T953 + 0.0454627 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0225613 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.815037 * tfactors.T943i + (1.0/3.0) * -0.708732 * tfactors.T923i
                              + 0.386295 + (5.0/3.0) * -0.0615661 * tfactors.T923 + 0.0454627 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr50__mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + p --> mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.8532 + -35.2065 * tfactors.T913i + 0.884621 * tfactors.T913
                         + -1.76421 * tfactors.T9 + 0.202494 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.2065 * tfactors.T943i + (1.0/3.0) * 0.884621 * tfactors.T923i
                              + -1.76421 + (5.0/3.0) * 0.202494 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr50__fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + he4 --> fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.7193 + -86.8349 * tfactors.T913i + 2.37343 * tfactors.T913
                         + -3.65677 * tfactors.T9 + 0.412128 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.8349 * tfactors.T943i + (1.0/3.0) * 2.37343 * tfactors.T923i
                              + -3.65677 + (5.0/3.0) * 0.412128 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr51__cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + n --> cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  20.1253 + -0.0860167 * tfactors.T9i + 6.95563 * tfactors.T913i + -11.4485 * tfactors.T913
                         + 0.736956 * tfactors.T9 + -0.0695323 * tfactors.T953 + 5.31244 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0860167 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 6.95563 * tfactors.T943i + (1.0/3.0) * -11.4485 * tfactors.T923i
                              + 0.736956 + (5.0/3.0) * -0.0695323 * tfactors.T923 + 5.31244 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr51__mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + p --> mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.265 + -35.2111 * tfactors.T913i + 1.49375 * tfactors.T913
                         + -1.48209 * tfactors.T9 + 0.131902 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.2111 * tfactors.T943i + (1.0/3.0) * 1.49375 * tfactors.T923i
                              + -1.48209 + (5.0/3.0) * 0.131902 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr51__fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + he4 --> fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.6085 + -86.8771 * tfactors.T913i + -0.0873902 * tfactors.T913
                         + -3.40716 * tfactors.T9 + 0.441679 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.8771 * tfactors.T943i + (1.0/3.0) * -0.0873902 * tfactors.T923i
                              + -3.40716 + (5.0/3.0) * 0.441679 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr52__cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + n --> cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  27.3183 + -0.0314027 * tfactors.T9i + 5.71728 * tfactors.T913i + -20.4149 * tfactors.T913
                         + 1.95304 * tfactors.T9 + -0.175538 * tfactors.T953 + 7.18293 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0314027 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.71728 * tfactors.T943i + (1.0/3.0) * -20.4149 * tfactors.T923i
                              + 1.95304 + (5.0/3.0) * -0.175538 * tfactors.T923 + 7.18293 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr52__mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + p --> mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.6954 + -35.2154 * tfactors.T913i + 0.73019 * tfactors.T913
                         + -1.26018 * tfactors.T9 + 0.121141 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.2154 * tfactors.T943i + (1.0/3.0) * 0.73019 * tfactors.T923i
                              + -1.26018 + (5.0/3.0) * 0.121141 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr52__fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + he4 --> fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.0146 + -86.9175 * tfactors.T913i + 5.655 * tfactors.T913
                         + -4.53625 * tfactors.T9 + 0.479806 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.9175 * tfactors.T943i + (1.0/3.0) * 5.655 * tfactors.T923i
                              + -4.53625 + (5.0/3.0) * 0.479806 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr53__cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 + n --> cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  10.8793 + -0.00984544 * tfactors.T9i + -1.26805 * tfactors.T913i + 6.34126 * tfactors.T913
                         + -0.39287 * tfactors.T9 + 0.000487041 * tfactors.T953 + -2.46456 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00984544 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.26805 * tfactors.T943i + (1.0/3.0) * 6.34126 * tfactors.T923i
                              + -0.39287 + (5.0/3.0) * 0.000487041 * tfactors.T923 + -2.46456 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr53__mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 + p --> mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.2032 + -35.2197 * tfactors.T913i + 3.74805 * tfactors.T913
                         + -2.77987 * tfactors.T9 + 0.296885 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.2197 * tfactors.T943i + (1.0/3.0) * 3.74805 * tfactors.T923i
                              + -2.77987 + (5.0/3.0) * 0.296885 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr53__fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 + he4 --> fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.95 + -86.9567 * tfactors.T913i + -12.0579 * tfactors.T913
                         + 1.33466 * tfactors.T9 + -0.14709 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.9567 * tfactors.T943i + (1.0/3.0) * -12.0579 * tfactors.T923i
                              + 1.33466 + (5.0/3.0) * -0.14709 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr54__mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 + p --> mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.9354 + -35.2237 * tfactors.T913i + 2.60768 * tfactors.T913
                         + -1.7864 * tfactors.T9 + 0.134189 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.2237 * tfactors.T943i + (1.0/3.0) * 2.60768 * tfactors.T923i
                              + -1.7864 + (5.0/3.0) * 0.134189 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr54__fe58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 + he4 --> fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.2926 + -86.9945 * tfactors.T913i + -1.05674 * tfactors.T913
                         + -4.13443 * tfactors.T9 + 0.599141 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.9945 * tfactors.T943i + (1.0/3.0) * -1.05674 * tfactors.T923i
                              + -4.13443 + (5.0/3.0) * 0.599141 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn50__mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 + n --> mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.4434 + -0.538879 * tfactors.T913
                         + 0.284528 * tfactors.T9 + -0.0459849 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.538879 * tfactors.T923i
                              + 0.284528 + (5.0/3.0) * -0.0459849 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn50__co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 + he4 --> co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.3174 + -89.2309 * tfactors.T913i + -1.30702 * tfactors.T913
                         + -1.30543 * tfactors.T9 + 0.141679 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.2309 * tfactors.T943i + (1.0/3.0) * -1.30702 * tfactors.T923i
                              + -1.30543 + (5.0/3.0) * 0.141679 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn51__mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + n --> mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.2055 + -1.83611 * tfactors.T913
                         + 0.460384 * tfactors.T9 + -0.0584947 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.83611 * tfactors.T923i
                              + 0.460384 + (5.0/3.0) * -0.0584947 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn51__fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + p --> fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.2596 + -36.1825 * tfactors.T913i + 0.873042 * tfactors.T913
                         + -2.89731 * tfactors.T9 + 0.364394 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.1825 * tfactors.T943i + (1.0/3.0) * 0.873042 * tfactors.T923i
                              + -2.89731 + (5.0/3.0) * 0.364394 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn51__co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + he4 --> co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.9219 + -89.274 * tfactors.T913i + -10.4373 * tfactors.T913
                         + 1.00492 * tfactors.T9 + -0.125548 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.274 * tfactors.T943i + (1.0/3.0) * -10.4373 * tfactors.T923i
                              + 1.00492 + (5.0/3.0) * -0.125548 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn52__mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + n --> mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.0941 + -0.91084 * tfactors.T913
                         + 0.162511 * tfactors.T9 + -0.0279619 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.91084 * tfactors.T923i
                              + 0.162511 + (5.0/3.0) * -0.0279619 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn52__fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + p --> fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.4319 + -36.187 * tfactors.T913i + 1.79171 * tfactors.T913
                         + -1.77786 * tfactors.T9 + 0.179936 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.187 * tfactors.T943i + (1.0/3.0) * 1.79171 * tfactors.T923i
                              + -1.77786 + (5.0/3.0) * 0.179936 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn52__co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + he4 --> co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.5657 + -89.3157 * tfactors.T913i + -1.95982 * tfactors.T913
                         + -2.45671 * tfactors.T9 + 0.296095 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.3157 * tfactors.T943i + (1.0/3.0) * -1.95982 * tfactors.T923i
                              + -2.45671 + (5.0/3.0) * 0.296095 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn53__mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + n --> mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.3501 + -1.70171 * tfactors.T913
                         + 0.386422 * tfactors.T9 + -0.0536858 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.70171 * tfactors.T923i
                              + 0.386422 + (5.0/3.0) * -0.0536858 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn53__fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + p --> fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.586 + -36.1913 * tfactors.T913i + 1.44056 * tfactors.T913
                         + -1.50734 * tfactors.T9 + 0.142124 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.1913 * tfactors.T943i + (1.0/3.0) * 1.44056 * tfactors.T923i
                              + -1.50734 + (5.0/3.0) * 0.142124 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn53__co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + he4 --> co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.0252 + -89.3558 * tfactors.T913i + 0.000882861 * tfactors.T913
                         + -2.79327 * tfactors.T9 + 0.309057 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.3558 * tfactors.T943i + (1.0/3.0) * 0.000882861 * tfactors.T923i
                              + -2.79327 + (5.0/3.0) * 0.309057 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn54__mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + n --> mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.4705 + -2.56572 * tfactors.T913
                         + 0.352447 * tfactors.T9 + -0.0375878 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.56572 * tfactors.T923i
                              + 0.352447 + (5.0/3.0) * -0.0375878 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn54__fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + p --> fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.55 + -36.1955 * tfactors.T913i + 1.08481 * tfactors.T913
                         + -1.46703 * tfactors.T9 + 0.13789 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.1955 * tfactors.T943i + (1.0/3.0) * 1.08481 * tfactors.T923i
                              + -1.46703 + (5.0/3.0) * 0.13789 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn54__co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + he4 --> co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  67.6083 + -89.3946 * tfactors.T913i + -8.26476 * tfactors.T913
                         + -0.766622 * tfactors.T9 + 0.135181 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.3946 * tfactors.T943i + (1.0/3.0) * -8.26476 * tfactors.T923i
                              + -0.766622 + (5.0/3.0) * 0.135181 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn55__fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 + p --> fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.1888 + -36.1995 * tfactors.T913i + 1.15346 * tfactors.T913
                         + -1.94437 * tfactors.T9 + 0.218429 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.1995 * tfactors.T943i + (1.0/3.0) * 1.15346 * tfactors.T923i
                              + -1.94437 + (5.0/3.0) * 0.218429 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn55__co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 + he4 --> co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.0838 + -89.432 * tfactors.T913i + 5.33428 * tfactors.T913
                         + -5.11461 * tfactors.T9 + 0.613808 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.432 * tfactors.T943i + (1.0/3.0) * 5.33428 * tfactors.T923i
                              + -5.11461 + (5.0/3.0) * 0.613808 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe52__fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 + n --> fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.8885 + -0.344319 * tfactors.T913
                         + 0.178277 * tfactors.T9 + -0.0334326 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.344319 * tfactors.T923i
                              + 0.178277 + (5.0/3.0) * -0.0334326 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe52__co53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 + p --> co53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  39.2879 + -37.1457 * tfactors.T913i + -5.67417 * tfactors.T913
                         + -0.559644 * tfactors.T9 + 0.102768 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.1457 * tfactors.T943i + (1.0/3.0) * -5.67417 * tfactors.T923i
                              + -0.559644 + (5.0/3.0) * 0.102768 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe52__ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 + he4 --> ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  66.6417 + -91.6819 * tfactors.T913i + -9.51885 * tfactors.T913
                         + -0.533014 * tfactors.T9 + 0.0892607 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.6819 * tfactors.T943i + (1.0/3.0) * -9.51885 * tfactors.T923i
                              + -0.533014 + (5.0/3.0) * 0.0892607 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe53__fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + n --> fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.4534 + -1.10421 * tfactors.T913
                         + 0.379905 * tfactors.T9 + -0.0581878 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.10421 * tfactors.T923i
                              + 0.379905 + (5.0/3.0) * -0.0581878 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe53__co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + p --> co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.8739 + -37.1501 * tfactors.T913i + 0.211459 * tfactors.T913
                         + -2.79493 * tfactors.T9 + 0.358657 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.1501 * tfactors.T943i + (1.0/3.0) * 0.211459 * tfactors.T923i
                              + -2.79493 + (5.0/3.0) * 0.358657 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe53__ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + he4 --> ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  69.0636 + -91.7231 * tfactors.T913i + -10.1816 * tfactors.T913
                         + -0.0406303 * tfactors.T9 + 0.0345056 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.7231 * tfactors.T943i + (1.0/3.0) * -10.1816 * tfactors.T923i
                              + -0.0406303 + (5.0/3.0) * 0.0345056 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe54__fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + n --> fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  -0.80864 + 0.0591716 * tfactors.T9i + -8.66617 * tfactors.T913i + 26.4472 * tfactors.T913
                         + -1.9222 * tfactors.T9 + 0.0986404 * tfactors.T953 + -9.78317 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0591716 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.66617 * tfactors.T943i + (1.0/3.0) * 26.4472 * tfactors.T923i
                              + -1.9222 + (5.0/3.0) * 0.0986404 * tfactors.T923 + -9.78317 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe54__co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + p --> co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.2304 + -37.1544 * tfactors.T913i + 0.950364 * tfactors.T913
                         + -1.77529 * tfactors.T9 + 0.198562 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.1544 * tfactors.T943i + (1.0/3.0) * 0.950364 * tfactors.T923i
                              + -1.77529 + (5.0/3.0) * 0.198562 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe54__ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + he4 --> ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.2478 + -91.7628 * tfactors.T913i + 4.23027 * tfactors.T913
                         + -3.31305 * tfactors.T9 + 0.271293 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.7628 * tfactors.T943i + (1.0/3.0) * 4.23027 * tfactors.T923i
                              + -3.31305 + (5.0/3.0) * 0.271293 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe55__fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + n --> fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  21.7202 + -0.0955677 * tfactors.T9i + 8.06062 * tfactors.T913i + -14.4809 * tfactors.T913
                         + 0.94252 * tfactors.T9 + -0.0776007 * tfactors.T953 + 6.47093 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0955677 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 8.06062 * tfactors.T943i + (1.0/3.0) * -14.4809 * tfactors.T923i
                              + 0.94252 + (5.0/3.0) * -0.0776007 * tfactors.T923 + 6.47093 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe55__co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + p --> co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.7333 + -37.1585 * tfactors.T913i + 1.66198 * tfactors.T913
                         + -1.60842 * tfactors.T9 + 0.148916 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.1585 * tfactors.T943i + (1.0/3.0) * 1.66198 * tfactors.T923i
                              + -1.60842 + (5.0/3.0) * 0.148916 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe55__ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + he4 --> ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.7732 + -91.8012 * tfactors.T913i + 4.12067 * tfactors.T913
                         + -4.13271 * tfactors.T9 + 0.450006 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.8012 * tfactors.T943i + (1.0/3.0) * 4.12067 * tfactors.T923i
                              + -4.13271 + (5.0/3.0) * 0.450006 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe56__fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + n --> fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  35.834 + -0.0600873 * tfactors.T9i + 9.79414 * tfactors.T913i + -33.7366 * tfactors.T913
                         + 2.97173 * tfactors.T9 + -0.236498 * tfactors.T953 + 11.8711 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0600873 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.79414 * tfactors.T943i + (1.0/3.0) * -33.7366 * tfactors.T923i
                              + 2.97173 + (5.0/3.0) * -0.236498 * tfactors.T923 + 11.8711 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe56__co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + p --> co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.0665 + -37.1625 * tfactors.T913i + 1.06776 * tfactors.T913
                         + -1.31689 * tfactors.T9 + 0.122089 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.1625 * tfactors.T943i + (1.0/3.0) * 1.06776 * tfactors.T923i
                              + -1.31689 + (5.0/3.0) * 0.122089 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe56__ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + he4 --> ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.6673 + -91.8383 * tfactors.T913i + 3.63237 * tfactors.T913
                         + -2.73367 * tfactors.T9 + 0.179684 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.8383 * tfactors.T943i + (1.0/3.0) * 3.63237 * tfactors.T923i
                              + -2.73367 + (5.0/3.0) * 0.179684 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe57__fe58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 + n --> fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  20.2493 + -0.0214497 * tfactors.T9i + 2.1643 * tfactors.T913i + -7.49584 * tfactors.T913
                         + 0.656354 * tfactors.T9 + -0.0549855 * tfactors.T953 + 2.38149 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0214497 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.1643 * tfactors.T943i + (1.0/3.0) * -7.49584 * tfactors.T923i
                              + 0.656354 + (5.0/3.0) * -0.0549855 * tfactors.T923 + 2.38149 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe57__co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 + p --> co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.269 + -37.1663 * tfactors.T913i + 3.48503 * tfactors.T913
                         + -2.56204 * tfactors.T9 + 0.272972 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.1663 * tfactors.T943i + (1.0/3.0) * 3.48503 * tfactors.T923i
                              + -2.56204 + (5.0/3.0) * 0.272972 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe57__ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 + he4 --> ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  66.184 + -91.8742 * tfactors.T913i + -4.07595 * tfactors.T913
                         + -1.93027 * tfactors.T9 + 0.240619 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.8742 * tfactors.T943i + (1.0/3.0) * -4.07595 * tfactors.T923i
                              + -1.93027 + (5.0/3.0) * 0.240619 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe58__co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe58 + p --> co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.2182 + -37.17 * tfactors.T913i + 1.63285 * tfactors.T913
                         + -1.16636 * tfactors.T9 + 0.0508619 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.17 * tfactors.T943i + (1.0/3.0) * 1.63285 * tfactors.T923i
                              + -1.16636 + (5.0/3.0) * 0.0508619 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe58__ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe58 + he4 --> ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.393 + -91.9089 * tfactors.T913i + 8.18581 * tfactors.T913
                         + -6.00824 * tfactors.T9 + 0.693434 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.9089 * tfactors.T943i + (1.0/3.0) * 8.18581 * tfactors.T923i
                              + -6.00824 + (5.0/3.0) * 0.693434 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co53__co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co53 + n --> co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.2037 + -1.14795 * tfactors.T913
                         + 0.413083 * tfactors.T9 + -0.0515627 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.14795 * tfactors.T923i
                              + 0.413083 + (5.0/3.0) * -0.0515627 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co53__cu57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co53 + he4 --> cu57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.9319 + -94.0605 * tfactors.T913i + -2.61232 * tfactors.T913
                         + -0.4397 * tfactors.T9 + -0.00420698 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.0605 * tfactors.T943i + (1.0/3.0) * -2.61232 * tfactors.T923i
                              + -0.4397 + (5.0/3.0) * -0.00420698 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co54__co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 + n --> co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.3761 + 0.433187 * tfactors.T913
                         + 0.0888642 * tfactors.T9 + -0.0315521 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.433187 * tfactors.T923i
                              + 0.0888642 + (5.0/3.0) * -0.0315521 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co54__cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 + he4 --> cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.6899 + -94.1012 * tfactors.T913i + 7.09095 * tfactors.T913
                         + -5.85934 * tfactors.T9 + 0.728369 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.1012 * tfactors.T943i + (1.0/3.0) * 7.09095 * tfactors.T923i
                              + -5.85934 + (5.0/3.0) * 0.728369 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co55__co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + n --> co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.065 + -1.86357 * tfactors.T913
                         + 0.616591 * tfactors.T9 + -0.0839313 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.86357 * tfactors.T923i
                              + 0.616591 + (5.0/3.0) * -0.0839313 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co55__ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + p --> ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.3736 + -38.1053 * tfactors.T913i + -0.210947 * tfactors.T913
                         + -2.68377 * tfactors.T9 + 0.355814 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1053 * tfactors.T943i + (1.0/3.0) * -0.210947 * tfactors.T923i
                              + -2.68377 + (5.0/3.0) * 0.355814 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co55__cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + he4 --> cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.2921 + -94.1404 * tfactors.T913i + -2.62786 * tfactors.T913
                         + -2.12066 * tfactors.T9 + 0.237999 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.1404 * tfactors.T943i + (1.0/3.0) * -2.62786 * tfactors.T923i
                              + -2.12066 + (5.0/3.0) * 0.237999 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co56__co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + n --> co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.3552 + -1.37855 * tfactors.T913
                         + 0.299896 * tfactors.T9 + -0.04382 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.37855 * tfactors.T923i
                              + 0.299896 + (5.0/3.0) * -0.04382 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co56__ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + p --> ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.5937 + -38.1094 * tfactors.T913i + 2.57091 * tfactors.T913
                         + -2.07795 * tfactors.T9 + 0.20757 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1094 * tfactors.T943i + (1.0/3.0) * 2.57091 * tfactors.T923i
                              + -2.07795 + (5.0/3.0) * 0.20757 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co56__cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + he4 --> cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.4774 + -94.1784 * tfactors.T913i + -1.94118 * tfactors.T913
                         + -2.35306 * tfactors.T9 + 0.265186 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.1784 * tfactors.T943i + (1.0/3.0) * -1.94118 * tfactors.T923i
                              + -2.35306 + (5.0/3.0) * 0.265186 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co57__co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + n --> co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.9961 + -1.03654 * tfactors.T913
                         + 0.342218 * tfactors.T9 + -0.0638367 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.03654 * tfactors.T923i
                              + 0.342218 + (5.0/3.0) * -0.0638367 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co57__ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + p --> ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.0159 + -38.1133 * tfactors.T913i + 1.77414 * tfactors.T913
                         + -1.48268 * tfactors.T9 + 0.121073 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1133 * tfactors.T943i + (1.0/3.0) * 1.77414 * tfactors.T923i
                              + -1.48268 + (5.0/3.0) * 0.121073 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co57__cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + he4 --> cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.6068 + -94.2152 * tfactors.T913i + 0.976269 * tfactors.T913
                         + -2.37283 * tfactors.T9 + 0.195501 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.2152 * tfactors.T943i + (1.0/3.0) * 0.976269 * tfactors.T923i
                              + -2.37283 + (5.0/3.0) * 0.195501 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co58__co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + n --> co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.1906 + -2.18418 * tfactors.T913
                         + 0.328629 * tfactors.T9 + -0.0407234 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.18418 * tfactors.T923i
                              + 0.328629 + (5.0/3.0) * -0.0407234 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co58__ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + p --> ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.1058 + -38.1171 * tfactors.T913i + 1.68645 * tfactors.T913
                         + -1.51404 * tfactors.T9 + 0.126766 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1171 * tfactors.T943i + (1.0/3.0) * 1.68645 * tfactors.T923i
                              + -1.51404 + (5.0/3.0) * 0.126766 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co58__cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + he4 --> cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.7079 + -94.2508 * tfactors.T913i + 1.47146 * tfactors.T913
                         + -2.87996 * tfactors.T9 + 0.26554 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.2508 * tfactors.T943i + (1.0/3.0) * 1.47146 * tfactors.T923i
                              + -2.87996 + (5.0/3.0) * 0.26554 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co59__ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 + p --> ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.957 + -38.1208 * tfactors.T913i + 2.42609 * tfactors.T913
                         + -1.5885 * tfactors.T9 + 0.110313 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1208 * tfactors.T943i + (1.0/3.0) * 2.42609 * tfactors.T923i
                              + -1.5885 + (5.0/3.0) * 0.110313 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co59__cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 + he4 --> cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.425 + -94.2852 * tfactors.T913i + 1.64751 * tfactors.T913
                         + -2.1637 * tfactors.T9 + 0.119598 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.2852 * tfactors.T943i + (1.0/3.0) * 1.64751 * tfactors.T923i
                              + -2.1637 + (5.0/3.0) * 0.119598 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni56__ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + n --> ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.0765 + -1.19665 * tfactors.T913
                         + 0.507179 * tfactors.T9 + -0.074604 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.19665 * tfactors.T923i
                              + 0.507179 + (5.0/3.0) * -0.074604 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni56__cu57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + p --> cu57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // wienr
    ln_set_rate =  -3.60454 + -4.77 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.77 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienr
    ln_set_rate =  -12.8639 + -3.86 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.86 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienn
    ln_set_rate =  21.5163 + -39.3 * tfactors.T913i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.3 * tfactors.T943i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienr
    ln_set_rate =  8.46379 + -21.2 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  21.2 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // wienr
    ln_set_rate =  8.63941 + -19.8 * tfactors.T9i + -0.0409988 * tfactors.T913
                         + 0.0619696 * tfactors.T9 + -0.0172498 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.8 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0409988 * tfactors.T923i
                              + 0.0619696 + (5.0/3.0) * -0.0172498 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni56__zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + he4 --> zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.0733 + -96.4898 * tfactors.T913i + 6.47209 * tfactors.T913
                         + -5.2029 * tfactors.T9 + 0.533391 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -96.4898 * tfactors.T943i + (1.0/3.0) * 6.47209 * tfactors.T923i
                              + -5.2029 + (5.0/3.0) * 0.533391 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni57__ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + n --> ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.2731 + -1.90814 * tfactors.T913
                         + 0.493188 * tfactors.T9 + -0.0684633 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.90814 * tfactors.T923i
                              + 0.493188 + (5.0/3.0) * -0.0684633 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni57__cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + p --> cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.7262 + -39.0487 * tfactors.T913i + -0.339241 * tfactors.T913
                         + -2.87307 * tfactors.T9 + 0.382369 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0487 * tfactors.T943i + (1.0/3.0) * -0.339241 * tfactors.T923i
                              + -2.87307 + (5.0/3.0) * 0.382369 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni57__zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + he4 --> zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.4873 + -96.5275 * tfactors.T913i + 5.42001 * tfactors.T913
                         + -3.93988 * tfactors.T9 + 0.358068 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -96.5275 * tfactors.T943i + (1.0/3.0) * 5.42001 * tfactors.T923i
                              + -3.93988 + (5.0/3.0) * 0.358068 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni58__ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + n --> ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  8.63197 + 0.13279 * tfactors.T9i + -11.785 * tfactors.T913i + 19.5347 * tfactors.T913
                         + -0.857179 * tfactors.T9 + 0.00111653 * tfactors.T953 + -9.35642 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.13279 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -11.785 * tfactors.T943i + (1.0/3.0) * 19.5347 * tfactors.T923i
                              + -0.857179 + (5.0/3.0) * 0.00111653 * tfactors.T923 + -9.35642 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni58__cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + p --> cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  36.6662 + -39.0526 * tfactors.T913i + 1.0436 * tfactors.T913
                         + -2.10834 * tfactors.T9 + 0.239559 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0526 * tfactors.T943i + (1.0/3.0) * 1.0436 * tfactors.T923i
                              + -2.10834 + (5.0/3.0) * 0.239559 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni58__zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + he4 --> zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.8584 + -96.5638 * tfactors.T913i + 2.81593 * tfactors.T913
                         + -2.43398 * tfactors.T9 + 0.140051 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -96.5638 * tfactors.T943i + (1.0/3.0) * 2.81593 * tfactors.T923i
                              + -2.43398 + (5.0/3.0) * 0.140051 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni59__ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + n --> ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  25.5762 + -0.110079 * tfactors.T9i + 9.92411 * tfactors.T913i + -20.503 * tfactors.T913
                         + 1.39981 * tfactors.T9 + -0.101641 * tfactors.T953 + 8.58204 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.110079 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.92411 * tfactors.T943i + (1.0/3.0) * -20.503 * tfactors.T923i
                              + 1.39981 + (5.0/3.0) * -0.101641 * tfactors.T923 + 8.58204 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni59__cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + p --> cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.0485 + -39.0563 * tfactors.T913i + 2.1481 * tfactors.T913
                         + -1.76507 * tfactors.T9 + 0.1629 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0563 * tfactors.T943i + (1.0/3.0) * 2.1481 * tfactors.T923i
                              + -1.76507 + (5.0/3.0) * 0.1629 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni59__zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + he4 --> zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.0533 + -96.5991 * tfactors.T913i + 2.66136 * tfactors.T913
                         + -2.36841 * tfactors.T9 + 0.148474 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -96.5991 * tfactors.T943i + (1.0/3.0) * 2.66136 * tfactors.T923i
                              + -2.36841 + (5.0/3.0) * 0.148474 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni60__ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + n --> ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  5.59123 + 0.0884361 * tfactors.T9i + -9.46323 * tfactors.T913i + 19.9252 * tfactors.T913
                         + -0.985724 * tfactors.T9 + 0.0164222 * tfactors.T953 + -8.75824 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0884361 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -9.46323 * tfactors.T943i + (1.0/3.0) * 19.9252 * tfactors.T923i
                              + -0.985724 + (5.0/3.0) * 0.0164222 * tfactors.T923 + -8.75824 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni60__cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + p --> cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  36.9916 + -39.06 * tfactors.T913i + 1.28239 * tfactors.T913
                         + -1.76356 * tfactors.T9 + 0.18327 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.06 * tfactors.T943i + (1.0/3.0) * 1.28239 * tfactors.T923i
                              + -1.76356 + (5.0/3.0) * 0.18327 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni60__zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + he4 --> zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  64.093 + -96.6332 * tfactors.T913i + 1.06508 * tfactors.T913
                         + -1.52905 * tfactors.T9 + 0.0316173 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -96.6332 * tfactors.T943i + (1.0/3.0) * 1.06508 * tfactors.T923i
                              + -1.52905 + (5.0/3.0) * 0.0316173 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni61__ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + n --> ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  11.7403 + 0.0180561 * tfactors.T9i + -2.82482 * tfactors.T913i + 7.69552 * tfactors.T913
                         + -0.605244 * tfactors.T9 + 0.0243914 * tfactors.T953 + -3.12147 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0180561 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.82482 * tfactors.T943i + (1.0/3.0) * 7.69552 * tfactors.T923i
                              + -0.605244 + (5.0/3.0) * 0.0243914 * tfactors.T923 + -3.12147 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni61__cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + p --> cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  37.065 + -39.0635 * tfactors.T913i + 2.03251 * tfactors.T913
                         + -1.66085 * tfactors.T9 + 0.123527 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0635 * tfactors.T943i + (1.0/3.0) * 2.03251 * tfactors.T923i
                              + -1.66085 + (5.0/3.0) * 0.123527 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni61__zn65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + he4 --> zn65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.8838 + -96.6663 * tfactors.T913i + 2.54794 * tfactors.T913
                         + -2.65791 * tfactors.T9 + 0.204247 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -96.6663 * tfactors.T943i + (1.0/3.0) * 2.54794 * tfactors.T923i
                              + -2.65791 + (5.0/3.0) * 0.204247 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni62__ni63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 + n --> ni63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  5.77316 + -0.0229255 * tfactors.T9i + -1.2799 * tfactors.T913i + 10.7874 * tfactors.T913
                         + -0.552819 * tfactors.T9 + -0.0106439 * tfactors.T953 + -3.53486 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0229255 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.2799 * tfactors.T943i + (1.0/3.0) * 10.7874 * tfactors.T923i
                              + -0.552819 + (5.0/3.0) * -0.0106439 * tfactors.T923 + -3.53486 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni62__cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 + p --> cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  37.5377 + -39.0669 * tfactors.T913i + 1.33156 * tfactors.T913
                         + -1.30043 * tfactors.T9 + 0.0961101 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0669 * tfactors.T943i + (1.0/3.0) * 1.33156 * tfactors.T923i
                              + -1.30043 + (5.0/3.0) * 0.0961101 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni62__zn66(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 + he4 --> zn66

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  64.6647 + -96.6983 * tfactors.T913i + 0.80536 * tfactors.T913
                         + -1.39385 * tfactors.T9 + 0.000644409 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -96.6983 * tfactors.T943i + (1.0/3.0) * 0.80536 * tfactors.T923i
                              + -1.39385 + (5.0/3.0) * 0.000644409 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni63__ni64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni63 + n --> ni64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  29.5272 + -0.0604252 * tfactors.T9i + 7.01558 * tfactors.T913i + -23.8529 * tfactors.T913
                         + 2.50513 * tfactors.T9 + -0.227209 * tfactors.T953 + 7.65703 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0604252 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.01558 * tfactors.T943i + (1.0/3.0) * -23.8529 * tfactors.T923i
                              + 2.50513 + (5.0/3.0) * -0.227209 * tfactors.T923 + 7.65703 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni63__cu64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni63 + p --> cu64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  40.2954 + -39.0703 * tfactors.T913i + -4.4238 * tfactors.T913
                         + -0.152239 * tfactors.T9 + 0.0171937 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0703 * tfactors.T943i + (1.0/3.0) * -4.4238 * tfactors.T923i
                              + -0.152239 + (5.0/3.0) * 0.0171937 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni64__cu65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni64 + p --> cu65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // si13n
    ln_set_rate =  37.6675 + -39.0735 * tfactors.T913i + 1.76823 * tfactors.T913
                         + -1.38855 * tfactors.T9 + 0.0515179 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0735 * tfactors.T943i + (1.0/3.0) * 1.76823 * tfactors.T923i
                              + -1.38855 + (5.0/3.0) * 0.0515179 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu57__cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu57 + n --> cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.7707 + -0.954817 * tfactors.T913
                         + 0.394641 * tfactors.T9 + -0.0489206 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.954817 * tfactors.T923i
                              + 0.394641 + (5.0/3.0) * -0.0489206 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu58__cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 + n --> cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.7859 + -0.307504 * tfactors.T913
                         + 0.342948 * tfactors.T9 + -0.0507762 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.307504 * tfactors.T923i
                              + 0.342948 + (5.0/3.0) * -0.0507762 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu58__zn59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 + p --> zn59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  34.9479 + 2.4317 * tfactors.T9i + -209.408 * tfactors.T913i + 176.007 * tfactors.T913
                         + -6.98867 * tfactors.T9 + 0.295678 * tfactors.T953 + -110.548 * tfactors.lnT9;

    dln_set_rate_dT9 =  -2.4317 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -209.408 * tfactors.T943i + (1.0/3.0) * 176.007 * tfactors.T923i
                              + -6.98867 + (5.0/3.0) * 0.295678 * tfactors.T923 + -110.548 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  -6.80287 + 1.08057 * tfactors.T9i + -142.882 * tfactors.T913i + 138.901 * tfactors.T913
                         + -5.7482 * tfactors.T9 + 0.223571 * tfactors.T953 + -84.6553 * tfactors.lnT9;

    dln_set_rate_dT9 =  -1.08057 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -142.882 * tfactors.T943i + (1.0/3.0) * 138.901 * tfactors.T923i
                              + -5.7482 + (5.0/3.0) * 0.223571 * tfactors.T923 + -84.6553 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  33.1417 + -0.0837118 * tfactors.T9i + -36.2109 * tfactors.T913i + -10.0201 * tfactors.T913
                         + 0.882265 * tfactors.T9 + -0.0954725 * tfactors.T953 + 3.28794 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0837118 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.2109 * tfactors.T943i + (1.0/3.0) * -10.0201 * tfactors.T923i
                              + 0.882265 + (5.0/3.0) * -0.0954725 * tfactors.T923 + 3.28794 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu58__ga62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 + he4 --> ga62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  77.8609 + -98.8498 * tfactors.T913i + -21.411 * tfactors.T913
                         + 1.84489 * tfactors.T9 + -0.142549 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -98.8498 * tfactors.T943i + (1.0/3.0) * -21.411 * tfactors.T923i
                              + 1.84489 + (5.0/3.0) * -0.142549 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu59__cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + n --> cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.7349 + -0.952104 * tfactors.T913
                         + 0.520444 * tfactors.T9 + -0.0746175 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.952104 * tfactors.T923i
                              + 0.520444 + (5.0/3.0) * -0.0746175 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu59__zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + p --> zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.226 + -39.9808 * tfactors.T913i + 1.17311 * tfactors.T913
                         + -2.90486 * tfactors.T9 + 0.339644 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9808 * tfactors.T943i + (1.0/3.0) * 1.17311 * tfactors.T923i
                              + -2.90486 + (5.0/3.0) * 0.339644 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu59__ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + he4 --> ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  68.0149 + -98.8858 * tfactors.T913i + -2.92113 * tfactors.T913
                         + -2.38226 * tfactors.T9 + 0.272994 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -98.8858 * tfactors.T943i + (1.0/3.0) * -2.92113 * tfactors.T923i
                              + -2.38226 + (5.0/3.0) * 0.272994 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu60__cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + n --> cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.3449 + -0.586034 * tfactors.T913
                         + 0.320768 * tfactors.T9 + -0.0484658 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.586034 * tfactors.T923i
                              + 0.320768 + (5.0/3.0) * -0.0484658 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu60__zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + p --> zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.0101 + -39.9846 * tfactors.T913i + 3.2392 * tfactors.T913
                         + -2.37211 * tfactors.T9 + 0.239391 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9846 * tfactors.T943i + (1.0/3.0) * 3.2392 * tfactors.T923i
                              + -2.37211 + (5.0/3.0) * 0.239391 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu60__ga64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + he4 --> ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  66.2816 + -98.9207 * tfactors.T913i + 0.933671 * tfactors.T913
                         + -3.79958 * tfactors.T9 + 0.446216 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -98.9207 * tfactors.T943i + (1.0/3.0) * 0.933671 * tfactors.T923i
                              + -3.79958 + (5.0/3.0) * 0.446216 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu61__cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + n --> cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.3662 + -0.404348 * tfactors.T913
                         + 0.218353 * tfactors.T9 + -0.0562018 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.404348 * tfactors.T923i
                              + 0.218353 + (5.0/3.0) * -0.0562018 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu61__zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + p --> zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.5695 + -39.9882 * tfactors.T913i + 2.26956 * tfactors.T913
                         + -1.69006 * tfactors.T9 + 0.132363 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9882 * tfactors.T943i + (1.0/3.0) * 2.26956 * tfactors.T923i
                              + -1.69006 + (5.0/3.0) * 0.132363 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu62__cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 + n --> cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.0073 + -0.723484 * tfactors.T913
                         + 0.215177 * tfactors.T9 + -0.0473749 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.723484 * tfactors.T923i
                              + 0.215177 + (5.0/3.0) * -0.0473749 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu62__zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 + p --> zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.5491 + -39.9917 * tfactors.T913i + 2.6186 * tfactors.T913
                         + -1.69105 * tfactors.T9 + 0.132898 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9917 * tfactors.T943i + (1.0/3.0) * 2.6186 * tfactors.T923i
                              + -1.69105 + (5.0/3.0) * 0.132898 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu63__cu64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 + n --> cu64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  27.4055 + -0.117212 * tfactors.T9i + 11.3982 * tfactors.T913i + -24.4222 * tfactors.T913
                         + 1.95364 * tfactors.T9 + -0.18693 * tfactors.T953 + 10.2458 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.117212 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 11.3982 * tfactors.T943i + (1.0/3.0) * -24.4222 * tfactors.T923i
                              + 1.95364 + (5.0/3.0) * -0.18693 * tfactors.T923 + 10.2458 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu63__zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 + p --> zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.1256 + -39.995 * tfactors.T913i + 1.69705 * tfactors.T913
                         + -1.11391 * tfactors.T9 + 0.0416287 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.995 * tfactors.T943i + (1.0/3.0) * 1.69705 * tfactors.T923i
                              + -1.11391 + (5.0/3.0) * 0.0416287 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu64__cu65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 + n --> cu65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.8488 + -2.31276 * tfactors.T913
                         + 0.434599 * tfactors.T9 + -0.0715678 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.31276 * tfactors.T923i
                              + 0.434599 + (5.0/3.0) * -0.0715678 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu64__zn65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 + p --> zn65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  38.9806 + -39.9983 * tfactors.T913i + -2.9846 * tfactors.T913
                         + 0.0709769 * tfactors.T9 + -0.0519569 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9983 * tfactors.T943i + (1.0/3.0) * -2.9846 * tfactors.T923i
                              + 0.0709769 + (5.0/3.0) * -0.0519569 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu65__zn66(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu65 + p --> zn66

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.8752 + -40.0015 * tfactors.T913i + 2.89473 * tfactors.T913
                         + -1.70171 * tfactors.T9 + 0.092664 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.0015 * tfactors.T943i + (1.0/3.0) * 2.89473 * tfactors.T923i
                              + -1.70171 + (5.0/3.0) * 0.092664 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn59__zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 + n --> zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.74563 + 0.65324 * tfactors.T913
                         + -0.0259697 * tfactors.T9 + -0.00407906 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.65324 * tfactors.T923i
                              + -0.0259697 + (5.0/3.0) * -0.00407906 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_zn59__ge63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 + he4 --> ge63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  76.3883 + -101.146 * tfactors.T913i + -14.3723 * tfactors.T913
                         + 0.893059 * tfactors.T9 + -0.0564743 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -101.146 * tfactors.T943i + (1.0/3.0) * -14.3723 * tfactors.T923i
                              + 0.893059 + (5.0/3.0) * -0.0564743 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn60__zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 + n --> zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.4892 + 0.0559751 * tfactors.T913
                         + 0.208641 * tfactors.T9 + -0.0357451 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.0559751 * tfactors.T923i
                              + 0.208641 + (5.0/3.0) * -0.0357451 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_zn60__ge64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 + he4 --> ge64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.1229 + -101.182 * tfactors.T913i + 10.4963 * tfactors.T913
                         + -7.04215 * tfactors.T9 + 0.732883 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -101.182 * tfactors.T943i + (1.0/3.0) * 10.4963 * tfactors.T923i
                              + -7.04215 + (5.0/3.0) * 0.732883 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn61__zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 + n --> zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.7022 + 0.174908 * tfactors.T913
                         + 0.222207 * tfactors.T9 + -0.0495297 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.174908 * tfactors.T923i
                              + 0.222207 + (5.0/3.0) * -0.0495297 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn61__ga62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 + p --> ga62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  -19.8777 + -14.8223 * tfactors.T9i + 207.487 * tfactors.T913i + -181.718 * tfactors.T913
                         + 5.86358 * tfactors.T9 + -0.221479 * tfactors.T953 + 119.805 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.8223 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 207.487 * tfactors.T943i + (1.0/3.0) * -181.718 * tfactors.T923i
                              + 5.86358 + (5.0/3.0) * -0.221479 * tfactors.T923 + 119.805 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  11276.1 + -91.1775 * tfactors.T9i + 6932.15 * tfactors.T913i + -20433.4 * tfactors.T913
                         + 2726.25 * tfactors.T9 + -416.477 * tfactors.T953 + 7003.74 * tfactors.lnT9;

    dln_set_rate_dT9 =  91.1775 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 6932.15 * tfactors.T943i + (1.0/3.0) * -20433.4 * tfactors.T923i
                              + 2726.25 + (5.0/3.0) * -416.477 * tfactors.T923 + 7003.74 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  35.5778 + -0.068885 * tfactors.T9i + -36.9213 * tfactors.T913i + -12.8434 * tfactors.T913
                         + 1.30735 * tfactors.T9 + -0.136745 * tfactors.T953 + 3.91008 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.068885 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.9213 * tfactors.T943i + (1.0/3.0) * -12.8434 * tfactors.T923i
                              + 1.30735 + (5.0/3.0) * -0.136745 * tfactors.T923 + 3.91008 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn62__zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 + n --> zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.4953 + -0.365196 * tfactors.T913
                         + 0.230327 * tfactors.T9 + -0.0605553 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.365196 * tfactors.T923i
                              + 0.230327 + (5.0/3.0) * -0.0605553 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn62__ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 + p --> ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  -38.4285 + -21.8336 * tfactors.T9i + 181.058 * tfactors.T913i + -128.039 * tfactors.T913
                         + 5.3613 * tfactors.T9 + -0.329542 * tfactors.T953 + 87.4371 * tfactors.lnT9;

    dln_set_rate_dT9 =  21.8336 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 181.058 * tfactors.T943i + (1.0/3.0) * -128.039 * tfactors.T923i
                              + 5.3613 + (5.0/3.0) * -0.329542 * tfactors.T923 + 87.4371 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  37.1867 + -0.194242 * tfactors.T9i + -31.4331 * tfactors.T913i + -19.7752 * tfactors.T913
                         + 1.69239 * tfactors.T9 + -0.16473 * tfactors.T953 + 7.6608 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.194242 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.4331 * tfactors.T943i + (1.0/3.0) * -19.7752 * tfactors.T923i
                              + 1.69239 + (5.0/3.0) * -0.16473 * tfactors.T923 + 7.6608 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  7888.93 + -59.9484 * tfactors.T9i + 4643.34 * tfactors.T913i + -14105.9 * tfactors.T913
                         + 1925.65 * tfactors.T9 + -299.872 * tfactors.T953 + 4768.64 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.9484 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4643.34 * tfactors.T943i + (1.0/3.0) * -14105.9 * tfactors.T923i
                              + 1925.65 + (5.0/3.0) * -299.872 * tfactors.T923 + 4768.64 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  47.3921 + -22.0155 * tfactors.T9i + 516.062 * tfactors.T913i + -567.538 * tfactors.T913
                         + 23.7454 * tfactors.T9 + -1.02526 * tfactors.T953 + 327.86 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.0155 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 516.062 * tfactors.T943i + (1.0/3.0) * -567.538 * tfactors.T923i
                              + 23.7454 + (5.0/3.0) * -1.02526 * tfactors.T923 + 327.86 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn63__zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 + n --> zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.2538 + -0.526805 * tfactors.T913
                         + 0.294653 * tfactors.T9 + -0.0660418 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.526805 * tfactors.T923i
                              + 0.294653 + (5.0/3.0) * -0.0660418 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn63__ga64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 + p --> ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  36.839 + -40.9093 * tfactors.T913i + 2.88162 * tfactors.T913
                         + -2.11741 * tfactors.T9 + 0.191601 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.9093 * tfactors.T943i + (1.0/3.0) * 2.88162 * tfactors.T923i
                              + -2.11741 + (5.0/3.0) * 0.191601 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn64__zn65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 + n --> zn65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  13.1015 + 0.0293385 * tfactors.T9i + -3.1973 * tfactors.T913i + 6.0545 * tfactors.T913
                         + 0.171155 * tfactors.T9 + -0.0905702 * tfactors.T953 + -2.89286 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0293385 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.1973 * tfactors.T943i + (1.0/3.0) * 6.0545 * tfactors.T923i
                              + 0.171155 + (5.0/3.0) * -0.0905702 * tfactors.T923 + -2.89286 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn65__zn66(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 + n --> zn66

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ks03 
    ln_set_rate =  27.6235 + -0.0461963 * tfactors.T9i + 5.38411 * tfactors.T913i + -18.0063 * tfactors.T913
                         + 1.89109 * tfactors.T9 + -0.191482 * tfactors.T953 + 5.84419 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0461963 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.38411 * tfactors.T943i + (1.0/3.0) * -18.0063 * tfactors.T923i
                              + 1.89109 + (5.0/3.0) * -0.191482 * tfactors.T923 + 5.84419 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga62__ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 + n --> ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.6851 + -0.413123 * tfactors.T913
                         + 0.505609 * tfactors.T9 + -0.0792987 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.413123 * tfactors.T923i
                              + 0.505609 + (5.0/3.0) * -0.0792987 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ga62__ge63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 + p --> ge63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nfisn
    ln_set_rate =  53.7251 + -4.53179 * tfactors.T9i + 11.0703 * tfactors.T913i + -66.0297 * tfactors.T913
                         + 2.89115 * tfactors.T9 + -0.129107 * tfactors.T953 + 29.3214 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.53179 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 11.0703 * tfactors.T943i + (1.0/3.0) * -66.0297 * tfactors.T923i
                              + 2.89115 + (5.0/3.0) * -0.129107 * tfactors.T923 + 29.3214 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  23.0628 + -1.09614 * tfactors.T9i + -107.856 * tfactors.T913i + 80.6244 * tfactors.T913
                         + -2.84514 * tfactors.T9 + 0.087641 * tfactors.T953 + -56.5078 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.09614 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -107.856 * tfactors.T943i + (1.0/3.0) * 80.6244 * tfactors.T923i
                              + -2.84514 + (5.0/3.0) * 0.087641 * tfactors.T923 + -56.5078 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  268.37 + -0.169689 * tfactors.T9i + -8.15451 * tfactors.T913i + -301.681 * tfactors.T913
                         + 33.0147 * tfactors.T9 + -2.8672 * tfactors.T953 + 70.7354 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.169689 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.15451 * tfactors.T943i + (1.0/3.0) * -301.681 * tfactors.T923i
                              + 33.0147 + (5.0/3.0) * -2.8672 * tfactors.T923 + 70.7354 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  29.8043 + 0.0615986 * tfactors.T9i + -45.5057 * tfactors.T913i + 1.9831 * tfactors.T913
                         + -0.147339 * tfactors.T9 + -0.0169469 * tfactors.T953 + -2.46033 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0615986 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -45.5057 * tfactors.T943i + (1.0/3.0) * 1.9831 * tfactors.T923i
                              + -0.147339 + (5.0/3.0) * -0.0169469 * tfactors.T923 + -2.46033 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nfisn
    ln_set_rate =  9631.23 + -112.916 * tfactors.T9i + 6926.61 * tfactors.T913i + -18459.0 * tfactors.T913
                         + 2374.61 * tfactors.T9 + -366.508 * tfactors.T953 + 6586.96 * tfactors.lnT9;

    dln_set_rate_dT9 =  112.916 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 6926.61 * tfactors.T943i + (1.0/3.0) * -18459.0 * tfactors.T923i
                              + 2374.61 + (5.0/3.0) * -366.508 * tfactors.T923 + 6586.96 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga63__ga64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 + n --> ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.8071 + 1.0342 * tfactors.T913
                         + 0.0882306 * tfactors.T9 + -0.0437444 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.0342 * tfactors.T923i
                              + 0.0882306 + (5.0/3.0) * -0.0437444 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ga63__ge64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 + p --> ge64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  37.9791 + -41.8134 * tfactors.T913i + 1.45084 * tfactors.T913
                         + -3.1328 * tfactors.T9 + 0.353318 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -41.8134 * tfactors.T943i + (1.0/3.0) * 1.45084 * tfactors.T923i
                              + -3.1328 + (5.0/3.0) * 0.353318 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ge63__ge64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge63 + n --> ge64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.35941 + 0.20987 * tfactors.T913
                         + 0.182208 * tfactors.T9 + -0.0339886 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.20987 * tfactors.T923i
                              + 0.182208 + (5.0/3.0) * -0.0339886 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_d__n_he3(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // d + d --> n + he3

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // gi17n
    ln_set_rate =  19.0876 + -0.00019002 * tfactors.T9i + -4.2292 * tfactors.T913i + 1.6932 * tfactors.T913
                         + -0.0855529 * tfactors.T9 + -1.35709e-25 * tfactors.T953 + -0.734513 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00019002 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -4.2292 * tfactors.T943i + (1.0/3.0) * 1.6932 * tfactors.T923i
                              + -0.0855529 + (5.0/3.0) * -1.35709e-25 * tfactors.T923 + -0.734513 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_he3__d_d(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 + n --> d + d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // gi17n
    ln_set_rate =  19.6369 + -37.9358 * tfactors.T9i + -4.2292 * tfactors.T913i + 1.6932 * tfactors.T913
                         + -0.0855529 * tfactors.T9 + -1.35709e-25 * tfactors.T953 + -0.734513 * tfactors.lnT9;

    dln_set_rate_dT9 =  37.9358 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -4.2292 * tfactors.T943i + (1.0/3.0) * 1.6932 * tfactors.T923i
                              + -0.0855529 + (5.0/3.0) * -1.35709e-25 * tfactors.T923 + -0.734513 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_he3__p_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 + d --> p + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de04 
    ln_set_rate =  24.6839 + -7.182 * tfactors.T913i + 0.473288 * tfactors.T913
                         + 1.46847 * tfactors.T9 + -27.9603 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -7.182 * tfactors.T943i + (1.0/3.0) * 0.473288 * tfactors.T923i
                              + 1.46847 + (5.0/3.0) * -27.9603 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04 
    ln_set_rate =  41.2969 + -7.182 * tfactors.T913i + -17.1349 * tfactors.T913
                         + 1.36908 * tfactors.T9 + -0.0814423 * tfactors.T953 + 3.35395 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -7.182 * tfactors.T943i + (1.0/3.0) * -17.1349 * tfactors.T923i
                              + 1.36908 + (5.0/3.0) * -0.0814423 * tfactors.T923 + 3.35395 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_he3__p_li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 + he4 --> p + li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // pt05n
    ln_set_rate =  24.4064 + -46.6405 * tfactors.T9i + -8.39481 * tfactors.T913i + -0.165254 * tfactors.T913
                         + -0.16936 * tfactors.T9 + 0.0533676 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  46.6405 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.39481 * tfactors.T943i + (1.0/3.0) * -0.165254 * tfactors.T923i
                              + -0.16936 + (5.0/3.0) * 0.0533676 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_he4__d_he3(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p + he4 --> d + he3

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de04 
    ln_set_rate =  43.0037 + -212.977 * tfactors.T9i + -7.182 * tfactors.T913i + -17.1349 * tfactors.T913
                         + 1.36908 * tfactors.T9 + -0.0814423 * tfactors.T953 + 3.35395 * tfactors.lnT9;

    dln_set_rate_dT9 =  212.977 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -7.182 * tfactors.T943i + (1.0/3.0) * -17.1349 * tfactors.T923i
                              + 1.36908 + (5.0/3.0) * -0.0814423 * tfactors.T923 + 3.35395 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04 
    ln_set_rate =  26.3907 + -212.977 * tfactors.T9i + -7.182 * tfactors.T913i + 0.473288 * tfactors.T913
                         + 1.46847 * tfactors.T9 + -27.9603 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  212.977 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -7.182 * tfactors.T943i + (1.0/3.0) * 0.473288 * tfactors.T923i
                              + 1.46847 + (5.0/3.0) * -27.9603 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_he4__n_be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he4 + he4 --> n + be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  19.694 + -220.375 * tfactors.T9i + -0.00210045 * tfactors.T913
                         + 0.000176541 * tfactors.T9 + -1.36797e-05 * tfactors.T953 + 1.00083 * tfactors.lnT9;

    dln_set_rate_dT9 =  220.375 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.00210045 * tfactors.T923i
                              + 0.000176541 + (5.0/3.0) * -1.36797e-05 * tfactors.T923 + 1.00083 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_he4__p_li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he4 + he4 --> p + li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de04r
    ln_set_rate =  23.4325 + -227.465 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  227.465 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04 
    ln_set_rate =  21.9764 + -201.312 * tfactors.T9i + -8.4727 * tfactors.T913i + 0.297934 * tfactors.T913
                         + 0.0582335 * tfactors.T9 + -0.00413383 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  201.312 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.4727 * tfactors.T943i + (1.0/3.0) * 0.297934 * tfactors.T923i
                              + 0.0582335 + (5.0/3.0) * -0.00413383 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04r
    ln_set_rate =  15.7864 + -205.79 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  205.79 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04 
    ln_set_rate =  13.4902 + -201.312 * tfactors.T9i + -8.4727 * tfactors.T913i + 0.417943 * tfactors.T913
                         + 5.34565 * tfactors.T9 + -4.8684 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  201.312 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -8.4727 * tfactors.T943i + (1.0/3.0) * 0.417943 * tfactors.T923i
                              + 5.34565 + (5.0/3.0) * -4.8684 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_li6__he4_he3(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 + p --> he4 + he3

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // pt05n
    ln_set_rate =  24.3475 + -8.39481 * tfactors.T913i + -0.165254 * tfactors.T913
                         + -0.16936 * tfactors.T9 + 0.0533676 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -8.39481 * tfactors.T943i + (1.0/3.0) * -0.165254 * tfactors.T923i
                              + -0.16936 + (5.0/3.0) * 0.0533676 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_li6__n_be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 + d --> n + be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  28.0095 + -4.77456e-12 * tfactors.T9i + -10.259 * tfactors.T913i + -2.01559e-09 * tfactors.T913
                         + 1.99542e-10 * tfactors.T9 + -1.65595e-11 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.77456e-12 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.259 * tfactors.T943i + (1.0/3.0) * -2.01559e-09 * tfactors.T923i
                              + 1.99542e-10 + (5.0/3.0) * -1.65595e-11 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_li6__p_li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 + d --> p + li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  28.0231 + -10.135 * tfactors.T913i
                         + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -10.135 * tfactors.T943i
                              + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_li6__p_be9(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li6 + he4 --> p + be9

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  19.8324 + -29.8312 * tfactors.T9i
                         + -0.75 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.8312 * tfactors.T9i * tfactors.T9i
                              + -0.75 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  19.4366 + -27.7172 * tfactors.T9i
                         + -1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.7172 * tfactors.T9i * tfactors.T9i
                              + -1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  25.5847 + -24.6712 * tfactors.T9i + -10.359 * tfactors.T913i + 0.102577 * tfactors.T913
                         + 4.43544 * tfactors.T9 + -5.97105 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  24.6712 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.359 * tfactors.T943i + (1.0/3.0) * 0.102577 * tfactors.T923i
                              + 4.43544 + (5.0/3.0) * -5.97105 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_li7__n_be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 + p --> n + be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // db18 
    ln_set_rate =  21.7899 + -19.0779 * tfactors.T9i + -0.30254 * tfactors.T913i + -0.3602 * tfactors.T913
                         + 0.17472 * tfactors.T9 + -0.0223 * tfactors.T953 + -0.4581 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.0779 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.30254 * tfactors.T943i + (1.0/3.0) * -0.3602 * tfactors.T923i
                              + 0.17472 + (5.0/3.0) * -0.0223 * tfactors.T923 + -0.4581 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_li7__d_li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 + p --> d + li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  28.9494 + -58.3239 * tfactors.T9i + -10.135 * tfactors.T913i
                         + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  58.3239 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.135 * tfactors.T943i
                              + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_li7__he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 + p --> he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // de04 
    ln_set_rate =  11.9576 + -8.4727 * tfactors.T913i + 0.417943 * tfactors.T913
                         + 5.34565 * tfactors.T9 + -4.8684 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -8.4727 * tfactors.T943i + (1.0/3.0) * 0.417943 * tfactors.T923i
                              + 5.34565 + (5.0/3.0) * -4.8684 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04r
    ln_set_rate =  21.8999 + -26.1527 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.1527 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04 
    ln_set_rate =  20.4438 + -8.4727 * tfactors.T913i + 0.297934 * tfactors.T913
                         + 0.0582335 * tfactors.T9 + -0.00413383 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -8.4727 * tfactors.T943i + (1.0/3.0) * 0.297934 * tfactors.T923i
                              + 0.0582335 + (5.0/3.0) * -0.00413383 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // de04r
    ln_set_rate =  14.2538 + -4.478 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.478 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_li7__n_b10(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 + he4 --> n + b10

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  19.7521 + -32.3766 * tfactors.T9i;

    dln_set_rate_dT9 =  32.3766 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_be7__p_li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 + n --> p + li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // db18 
    ln_set_rate =  21.7899 + 0.000728098 * tfactors.T9i + -0.30254 * tfactors.T913i + -0.3602 * tfactors.T913
                         + 0.17472 * tfactors.T9 + -0.0223 * tfactors.T953 + -0.4581 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.000728098 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.30254 * tfactors.T943i + (1.0/3.0) * -0.3602 * tfactors.T923i
                              + 0.17472 + (5.0/3.0) * -0.0223 * tfactors.T923 + -0.4581 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_be7__d_li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 + n --> d + li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  28.9358 + -39.2438 * tfactors.T9i + -10.259 * tfactors.T913i + -2.01559e-09 * tfactors.T913
                         + 1.99542e-10 * tfactors.T9 + -1.65595e-11 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.2438 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.259 * tfactors.T943i + (1.0/3.0) * -2.01559e-09 * tfactors.T923i
                              + 1.99542e-10 + (5.0/3.0) * -1.65595e-11 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_be7__he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 + n --> he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  18.1614 + -0.00210045 * tfactors.T913
                         + 0.000176541 * tfactors.T9 + -1.36797e-05 * tfactors.T953 + 1.00083 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.00210045 * tfactors.T923i
                              + 0.000176541 + (5.0/3.0) * -1.36797e-05 * tfactors.T923 + 1.00083 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_be7__p_b10(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 + he4 --> p + b10

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  -6.7467 + -13.8479 * tfactors.T9i + 0.532995 * tfactors.T913i + 22.8893 * tfactors.T913
                         + -3.08149 * tfactors.T9 + 0.218269 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.8479 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.532995 * tfactors.T943i + (1.0/3.0) * 22.8893 * tfactors.T923i
                              + -3.08149 + (5.0/3.0) * 0.218269 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  43.9213 + -13.2872 * tfactors.T9i + -12.9754 * tfactors.T913i + -44.3224 * tfactors.T913
                         + 62.9626 * tfactors.T9 + -49.5228 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.2872 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.9754 * tfactors.T943i + (1.0/3.0) * -44.3224 * tfactors.T923i
                              + 62.9626 + (5.0/3.0) * -49.5228 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_be9__he4_li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be9 + p --> he4 + li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  19.927 + -3.046 * tfactors.T9i
                         + -1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.046 * tfactors.T9i * tfactors.T9i
                              + -1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  26.0751 + -10.359 * tfactors.T913i + 0.102577 * tfactors.T913
                         + 4.43544 * tfactors.T9 + -5.97105 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -10.359 * tfactors.T943i + (1.0/3.0) * 0.102577 * tfactors.T923i
                              + 4.43544 + (5.0/3.0) * -5.97105 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  20.3228 + -5.16 * tfactors.T9i
                         + -0.75 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.16 * tfactors.T9i * tfactors.T9i
                              + -0.75 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_be9__n_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be9 + he4 --> n + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  11.744 + -4.179 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.179 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  -1.48281 + -1.834 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.834 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  -9.51959 + -1.184 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.184 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  31.464 + -23.87 * tfactors.T913i + 0.566698 * tfactors.T913
                         + 44.0957 * tfactors.T9 + -314.232 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -23.87 * tfactors.T943i + (1.0/3.0) * 0.566698 * tfactors.T923i
                              + 44.0957 + (5.0/3.0) * -314.232 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  19.2962 + -12.732 * tfactors.T9i;

    dln_set_rate_dT9 =  12.732 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_b10__he4_li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b10 + n --> he4 + li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  20.0438;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_b10__he4_be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b10 + p --> he4 + be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  -6.45503 + -0.560753 * tfactors.T9i + 0.532995 * tfactors.T913i + 22.8893 * tfactors.T913
                         + -3.08149 * tfactors.T9 + 0.218269 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.560753 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 0.532995 * tfactors.T943i + (1.0/3.0) * 22.8893 * tfactors.T923i
                              + -3.08149 + (5.0/3.0) * 0.218269 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  44.213 + -12.9754 * tfactors.T913i + -44.3224 * tfactors.T913
                         + 62.9626 * tfactors.T9 + -49.5228 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.9754 * tfactors.T943i + (1.0/3.0) * -44.3224 * tfactors.T923i
                              + 62.9626 + (5.0/3.0) * -49.5228 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_b10__n_n13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b10 + he4 --> n + n13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  30.5042 + -27.8719 * tfactors.T913i + -0.599503 * tfactors.T913
                         + 0.122849 * tfactors.T9 + -0.0393717 * tfactors.T953 + -0.507333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -27.8719 * tfactors.T943i + (1.0/3.0) * -0.599503 * tfactors.T923i
                              + 0.122849 + (5.0/3.0) * -0.0393717 * tfactors.T923 + -0.507333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_b10__p_c13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b10 + he4 --> p + c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  34.498 + -27.99 * tfactors.T913i
                         + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -27.99 * tfactors.T943i
                              + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_b11__n_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b11 + he4 --> n + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  0.582216 + -2.827 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.827 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  29.5726 + -28.234 * tfactors.T913i + -0.325987 * tfactors.T913
                         + 30.135 * tfactors.T9 + -78.4165 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -28.234 * tfactors.T943i + (1.0/3.0) * -0.325987 * tfactors.T923i
                              + 30.135 + (5.0/3.0) * -78.4165 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  15.3084 + -8.596 * tfactors.T9i
                         + 0.6 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.596 * tfactors.T9i * tfactors.T9i
                              + 0.6 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  7.44425 + -5.178 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.178 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_b11__p_c14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b11 + he4 --> p + c14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bb92r
    ln_set_rate =  -5.21398 + -2.868 * tfactors.T9i + 2.62625e-09 * tfactors.T913i + -6.58921e-09 * tfactors.T913
                         + 5.62244e-10 * tfactors.T9 + -4.28925e-11 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.868 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.62625e-09 * tfactors.T943i + (1.0/3.0) * -6.58921e-09 * tfactors.T923i
                              + 5.62244e-10 + (5.0/3.0) * -4.28925e-11 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92r
    ln_set_rate =  5.48852 + -5.147 * tfactors.T9i + -5.81643e-09 * tfactors.T913i + 1.24374e-08 * tfactors.T913
                         + -9.55069e-10 * tfactors.T9 + 6.81706e-11 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.147 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -5.81643e-09 * tfactors.T943i + (1.0/3.0) * 1.24374e-08 * tfactors.T923i
                              + -9.55069e-10 + (5.0/3.0) * 6.81706e-11 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92r
    ln_set_rate =  6.1942 + -5.157 * tfactors.T9i + -2.8504e-09 * tfactors.T913i + 5.85721e-09 * tfactors.T913
                         + -4.34052e-10 * tfactors.T9 + 3.01373e-11 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.157 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.8504e-09 * tfactors.T943i + (1.0/3.0) * 5.85721e-09 * tfactors.T923i
                              + -4.34052e-10 + (5.0/3.0) * 3.01373e-11 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92n
    ln_set_rate =  178.316 + -0.19519 * tfactors.T9i + 4.28912 * tfactors.T913i + -214.72 * tfactors.T913
                         + 57.4073 * tfactors.T9 + -25.5329 * tfactors.T953 + 53.0473 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.19519 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4.28912 * tfactors.T943i + (1.0/3.0) * -214.72 * tfactors.T923i
                              + 57.4073 + (5.0/3.0) * -25.5329 * tfactors.T923 + 53.0473 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92r
    ln_set_rate =  15.4137 + -11.26 * tfactors.T9i + -1.87598e-08 * tfactors.T913i + 3.26423e-08 * tfactors.T913
                         + -2.18782e-09 * tfactors.T9 + 1.43323e-10 * tfactors.T953 + 0.6 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.26 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.87598e-08 * tfactors.T943i + (1.0/3.0) * 3.26423e-08 * tfactors.T923i
                              + -2.18782e-09 + (5.0/3.0) * 1.43323e-10 * tfactors.T923 + 0.6 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_c12__he4_be9(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + n --> he4 + be9

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  -7.17852 + -67.3413 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  67.3413 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  33.8051 + -66.1573 * tfactors.T9i + -23.87 * tfactors.T913i + 0.566698 * tfactors.T913
                         + 44.0957 * tfactors.T9 + -314.232 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  66.1573 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.87 * tfactors.T943i + (1.0/3.0) * 0.566698 * tfactors.T923i
                              + 44.0957 + (5.0/3.0) * -314.232 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  21.6373 + -78.8893 * tfactors.T9i;

    dln_set_rate_dT9 =  78.8893 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  14.0851 + -70.3363 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  70.3363 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  0.858256 + -67.9913 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  67.9913 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_c12__n_o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + he4 --> n + o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  17.0115 + -98.6615 * tfactors.T9i + 0.124787 * tfactors.T913
                         + 0.0588937 * tfactors.T9 + -0.00679206 * tfactors.T953;

    dln_set_rate_dT9 =  98.6615 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.124787 * tfactors.T923i
                              + 0.0588937 + (5.0/3.0) * -0.00679206 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_c12__p_n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + he4 --> p + n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  27.118 + -57.6279 * tfactors.T9i + -15.253 * tfactors.T913i + 1.59318 * tfactors.T913
                         + 2.4479 * tfactors.T9 + -2.19708 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  57.6279 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -15.253 * tfactors.T943i + (1.0/3.0) * 1.59318 * tfactors.T923i
                              + 2.4479 + (5.0/3.0) * -2.19708 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  -6.93365 + -58.7917 * tfactors.T9i + 22.7105 * tfactors.T913
                         + -2.90707 * tfactors.T9 + 0.205754 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  58.7917 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 22.7105 * tfactors.T923i
                              + -2.90707 + (5.0/3.0) * 0.205754 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  20.5388 + -65.034 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  65.034 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  -5.2319 + -59.6491 * tfactors.T9i + 30.8497 * tfactors.T913
                         + -8.50433 * tfactors.T9 + -1.54426 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.6491 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 30.8497 * tfactors.T923i
                              + -8.50433 + (5.0/3.0) * -1.54426 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12_c12__n_mg23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + c12 --> n + mg23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  -12.8056 + -30.1498 * tfactors.T9i + 11.4826 * tfactors.T913
                         + 1.82849 * tfactors.T9 + -0.34844 * tfactors.T953;

    dln_set_rate_dT9 =  30.1498 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 11.4826 * tfactors.T923i
                              + 1.82849 + (5.0/3.0) * -0.34844 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12_c12__p_na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + c12 --> p + na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  60.9649 + -84.165 * tfactors.T913i + -1.4191 * tfactors.T913
                         + -0.114619 * tfactors.T9 + -0.070307 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.165 * tfactors.T943i + (1.0/3.0) * -1.4191 * tfactors.T923i
                              + -0.114619 + (5.0/3.0) * -0.070307 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12_c12__he4_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c12 + c12 --> he4 + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  61.2863 + -84.165 * tfactors.T913i + -1.56627 * tfactors.T913
                         + -0.0736084 * tfactors.T9 + -0.072797 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.165 * tfactors.T943i + (1.0/3.0) * -1.56627 * tfactors.T923i
                              + -0.0736084 + (5.0/3.0) * -0.072797 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_c13__n_n13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c13 + p --> n + n13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  17.7625 + -34.8483 * tfactors.T9i + 1.26126 * tfactors.T913
                         + -0.204952 * tfactors.T9 + 0.0310523 * tfactors.T953;

    dln_set_rate_dT9 =  34.8483 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.26126 * tfactors.T923i
                              + -0.204952 + (5.0/3.0) * 0.0310523 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_c13__he4_b10(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c13 + p --> he4 + b10

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  36.7435 + -47.1362 * tfactors.T9i + -27.99 * tfactors.T913i
                         + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  47.1362 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -27.99 * tfactors.T943i
                              + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_c13__n_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c13 + d --> n + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bb92n
    ln_set_rate =  27.1993 + -0.00261944 * tfactors.T9i + -16.8935 * tfactors.T913i + 4.06445 * tfactors.T913
                         + -1.1715 * tfactors.T9 + 0.118556 * tfactors.T953 + -1.13937 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.00261944 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.8935 * tfactors.T943i + (1.0/3.0) * 4.06445 * tfactors.T923i
                              + -1.1715 + (5.0/3.0) * 0.118556 * tfactors.T923 + -1.13937 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_c13__n_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c13 + he4 --> n + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // gl12 
    ln_set_rate =  79.3008 + -0.30489 * tfactors.T9i + 7.43132 * tfactors.T913i + -84.8689 * tfactors.T913
                         + 3.65083 * tfactors.T9 + -0.148015 * tfactors.T953 + 37.6008 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.30489 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.43132 * tfactors.T943i + (1.0/3.0) * -84.8689 * tfactors.T923i
                              + 3.65083 + (5.0/3.0) * -0.148015 * tfactors.T923 + 37.6008 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // gl12 
    ln_set_rate =  62.5775 + -0.0277331 * tfactors.T9i + -32.3917 * tfactors.T913i + -48.934 * tfactors.T913
                         + 44.1843 * tfactors.T9 + -20.8743 * tfactors.T953 + 2.02494 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0277331 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.3917 * tfactors.T943i + (1.0/3.0) * -48.934 * tfactors.T923i
                              + 44.1843 + (5.0/3.0) * -20.8743 * tfactors.T923 + 2.02494 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_c14__n_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 + p --> n + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88 
    ln_set_rate =  5.23589 + -7.26442 * tfactors.T9i + 12.3428 * tfactors.T913
                         + -2.70025 * tfactors.T9 + 0.236625 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.26442 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 12.3428 * tfactors.T923i
                              + -2.70025 + (5.0/3.0) * 0.236625 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  14.7608 + -7.26442 * tfactors.T9i + -4.33989 * tfactors.T913
                         + 11.4311 * tfactors.T9 + -11.7764 * tfactors.T953;

    dln_set_rate_dT9 =  7.26442 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -4.33989 * tfactors.T923i
                              + 11.4311 + (5.0/3.0) * -11.7764 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_c14__he4_b11(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 + p --> he4 + b11

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bb92r
    ln_set_rate =  17.8245 + -20.357 * tfactors.T9i + -1.87598e-08 * tfactors.T913i + 3.26423e-08 * tfactors.T913
                         + -2.18782e-09 * tfactors.T9 + 1.43323e-10 * tfactors.T953 + 0.6 * tfactors.lnT9;

    dln_set_rate_dT9 =  20.357 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.87598e-08 * tfactors.T943i + (1.0/3.0) * 3.26423e-08 * tfactors.T923i
                              + -2.18782e-09 + (5.0/3.0) * 1.43323e-10 * tfactors.T923 + 0.6 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92r
    ln_set_rate =  -2.80313 + -11.965 * tfactors.T9i + 2.62625e-09 * tfactors.T913i + -6.58921e-09 * tfactors.T913
                         + 5.62244e-10 * tfactors.T9 + -4.28925e-11 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.965 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 2.62625e-09 * tfactors.T943i + (1.0/3.0) * -6.58921e-09 * tfactors.T923i
                              + 5.62244e-10 + (5.0/3.0) * -4.28925e-11 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92r
    ln_set_rate =  7.89937 + -14.244 * tfactors.T9i + -5.81643e-09 * tfactors.T913i + 1.24374e-08 * tfactors.T913
                         + -9.55069e-10 * tfactors.T9 + 6.81706e-11 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.244 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -5.81643e-09 * tfactors.T943i + (1.0/3.0) * 1.24374e-08 * tfactors.T923i
                              + -9.55069e-10 + (5.0/3.0) * 6.81706e-11 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92r
    ln_set_rate =  8.60505 + -14.254 * tfactors.T9i + -2.8504e-09 * tfactors.T913i + 5.85721e-09 * tfactors.T913
                         + -4.34052e-10 * tfactors.T9 + 3.01373e-11 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.254 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -2.8504e-09 * tfactors.T943i + (1.0/3.0) * 5.85721e-09 * tfactors.T923i
                              + -4.34052e-10 + (5.0/3.0) * 3.01373e-11 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bb92n
    ln_set_rate =  180.727 + -9.29223 * tfactors.T9i + 4.28912 * tfactors.T913i + -214.72 * tfactors.T913
                         + 57.4073 * tfactors.T9 + -25.5329 * tfactors.T953 + 53.0473 * tfactors.lnT9;

    dln_set_rate_dT9 =  9.29223 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4.28912 * tfactors.T943i + (1.0/3.0) * -214.72 * tfactors.T923i
                              + 57.4073 + (5.0/3.0) * -25.5329 * tfactors.T923 + 53.0473 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_c14__n_n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 + d --> n + n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bk92 
    ln_set_rate =  30.6841 + -16.939 * tfactors.T913i + -0.582342 * tfactors.T913
                         + -8.17066 * tfactors.T9 + 1.70865 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -16.939 * tfactors.T943i + (1.0/3.0) * -0.582342 * tfactors.T923i
                              + -8.17066 + (5.0/3.0) * 1.70865 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bk92 
    ln_set_rate =  33.5637 + -16.939 * tfactors.T913i + -4.14392 * tfactors.T913
                         + 0.438623 * tfactors.T9 + -0.0354193 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -16.939 * tfactors.T943i + (1.0/3.0) * -4.14392 * tfactors.T923i
                              + 0.438623 + (5.0/3.0) * -0.0354193 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_c14__n_o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // c14 + he4 --> n + o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // kg91r
    ln_set_rate =  18.7889 + -23.8496 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  23.8496 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // kg91r
    ln_set_rate =  14.4267 + -23.0516 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  23.0516 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // kg91n
    ln_set_rate =  11.0417 + -21.0906 * tfactors.T9i;

    dln_set_rate_dT9 =  21.0906 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n13__p_c13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n13 + n --> p + c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  17.7625 + 1.26126 * tfactors.T913
                         + -0.204952 * tfactors.T9 + 0.0310523 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.26126 * tfactors.T923i
                              + -0.204952 + (5.0/3.0) * 0.0310523 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n13__he4_b10(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n13 + n --> he4 + b10

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  32.7497 + -12.2892 * tfactors.T9i + -27.8719 * tfactors.T913i + -0.599503 * tfactors.T913
                         + 0.122849 * tfactors.T9 + -0.0393717 * tfactors.T953 + -0.507333 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.2892 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -27.8719 * tfactors.T943i + (1.0/3.0) * -0.599503 * tfactors.T923i
                              + 0.122849 + (5.0/3.0) * -0.0393717 * tfactors.T923 + -0.507333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_n13__p_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n13 + he4 --> p + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  40.4644 + -35.829 * tfactors.T913i + -0.530275 * tfactors.T913
                         + -0.982462 * tfactors.T9 + 0.0808059 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.829 * tfactors.T943i + (1.0/3.0) * -0.530275 * tfactors.T923i
                              + -0.982462 + (5.0/3.0) * 0.0808059 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n14__p_c14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + n --> p + c14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  13.6622 + -4.33989 * tfactors.T913
                         + 11.4311 * tfactors.T9 + -11.7764 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -4.33989 * tfactors.T923i
                              + 11.4311 + (5.0/3.0) * -11.7764 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88 
    ln_set_rate =  4.13728 + 12.3428 * tfactors.T913
                         + -2.70025 * tfactors.T9 + 0.236625 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 12.3428 * tfactors.T923i
                              + -2.70025 + (5.0/3.0) * 0.236625 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n14__d_c13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + n --> d + c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bb92n
    ln_set_rate =  28.1279 + -61.8182 * tfactors.T9i + -16.8935 * tfactors.T913i + 4.06445 * tfactors.T913
                         + -1.1715 * tfactors.T9 + 0.118556 * tfactors.T953 + -1.13937 * tfactors.lnT9;

    dln_set_rate_dT9 =  61.8182 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.8935 * tfactors.T943i + (1.0/3.0) * 4.06445 * tfactors.T923i
                              + -1.1715 + (5.0/3.0) * 0.118556 * tfactors.T923 + -1.13937 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n14__he4_b11(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + n --> he4 + b11

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  1.89445 + -4.66051 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.66051 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  30.8848 + -1.83351 * tfactors.T9i + -28.234 * tfactors.T913i + -0.325987 * tfactors.T913
                         + 30.135 * tfactors.T9 + -78.4165 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.83351 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -28.234 * tfactors.T943i + (1.0/3.0) * -0.325987 * tfactors.T923i
                              + 30.135 + (5.0/3.0) * -78.4165 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  16.6206 + -10.4295 * tfactors.T9i
                         + 0.6 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.4295 * tfactors.T9i * tfactors.T9i
                              + 0.6 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  8.75648 + -7.01151 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.01151 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_n14__n_o14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + p --> n + o14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  11.3432 + -68.7567 * tfactors.T9i + 5.48024 * tfactors.T913
                         + -0.764072 * tfactors.T9 + 0.0587804 * tfactors.T953;

    dln_set_rate_dT9 =  68.7567 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.48024 * tfactors.T923i
                              + -0.764072 + (5.0/3.0) * 0.0587804 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_n14__n_f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + he4 --> n + f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  19.2094 + -54.9473 * tfactors.T9i + -0.712285 * tfactors.T913
                         + 0.240317 * tfactors.T9 + -0.0201705 * tfactors.T953;

    dln_set_rate_dT9 =  54.9473 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.712285 * tfactors.T923i
                              + 0.240317 + (5.0/3.0) * -0.0201705 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_n14__p_o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n14 + he4 --> p + o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -7.60954 + -14.5839 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.5839 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  19.1771 + -13.8305 * tfactors.T9i + -16.9078 * tfactors.T913i
                         + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.8305 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.9078 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  9.77209 + -18.7891 * tfactors.T9i + 5.10182 * tfactors.T913
                         + 0.379373 * tfactors.T9 + -0.0672515 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.7891 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.10182 * tfactors.T923i
                              + 0.379373 + (5.0/3.0) * -0.0672515 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  5.13169 + -15.9452 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  15.9452 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_n15__d_c14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 + n --> d + c14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // bk92 
    ln_set_rate =  34.2122 + -92.6344 * tfactors.T9i + -16.939 * tfactors.T913i + -4.14392 * tfactors.T913
                         + 0.438623 * tfactors.T9 + -0.0354193 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.6344 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.939 * tfactors.T943i + (1.0/3.0) * -4.14392 * tfactors.T923i
                              + 0.438623 + (5.0/3.0) * -0.0354193 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // bk92 
    ln_set_rate =  31.3326 + -92.6344 * tfactors.T9i + -16.939 * tfactors.T913i + -0.582342 * tfactors.T913
                         + -8.17066 * tfactors.T9 + 1.70865 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  92.6344 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.939 * tfactors.T943i + (1.0/3.0) * -0.582342 * tfactors.T923i
                              + -8.17066 + (5.0/3.0) * 1.70865 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_n15__n_o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 + p --> n + o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  18.3942 + -41.0335 * tfactors.T9i + 0.331392 * tfactors.T913
                         + 0.0171473 * tfactors.T9;

    dln_set_rate_dT9 =  41.0335 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.331392 * tfactors.T923i
                              + 0.0171473;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_n15__he4_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 + p --> he4 + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  27.4764 + -15.253 * tfactors.T913i + 1.59318 * tfactors.T913
                         + 2.4479 * tfactors.T9 + -2.19708 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -15.253 * tfactors.T943i + (1.0/3.0) * 1.59318 * tfactors.T923i
                              + 2.4479 + (5.0/3.0) * -2.19708 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  -6.57522 + -1.1638 * tfactors.T9i + 22.7105 * tfactors.T913
                         + -2.90707 * tfactors.T9 + 0.205754 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.1638 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 22.7105 * tfactors.T923i
                              + -2.90707 + (5.0/3.0) * 0.205754 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  20.8972 + -7.406 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.406 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  -4.87347 + -2.02117 * tfactors.T9i + 30.8497 * tfactors.T913
                         + -8.50433 * tfactors.T9 + -1.54426 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.02117 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 30.8497 * tfactors.T923i
                              + -8.50433 + (5.0/3.0) * -1.54426 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_n15__n_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 + he4 --> n + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  18.0938 + -74.4713 * tfactors.T9i + 1.74308 * tfactors.T913
                         + -1.15123 * tfactors.T9 + 0.135196 * tfactors.T953;

    dln_set_rate_dT9 =  74.4713 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.74308 * tfactors.T923i
                              + -1.15123 + (5.0/3.0) * 0.135196 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_n15__p_o18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n15 + he4 --> p + o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -29.7104 + -46.4444 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  46.4444 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  25.1611 + -46.1986 * tfactors.T9i + -16.6979 * tfactors.T913i
                         + -3.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  46.1986 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -16.6979 * tfactors.T943i
                              + (5.0/3.0) * -3.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  7.13756 + -51.5219 * tfactors.T9i + 11.6568 * tfactors.T913
                         + -2.16303 * tfactors.T9 + 0.209965 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  51.5219 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 11.6568 * tfactors.T923i
                              + -2.16303 + (5.0/3.0) * 0.209965 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  8.46654 + -47.8616 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  47.8616 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o14__p_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o14 + n --> p + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  12.4418 + 5.48024 * tfactors.T913
                         + -0.764072 * tfactors.T9 + 0.0587804 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 5.48024 * tfactors.T923i
                              + -0.764072 + (5.0/3.0) * 0.0587804 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o14__p_f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o14 + he4 --> p + f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // Ha96n
    ln_set_rate =  40.8358 + -39.388 * tfactors.T913i + -17.4673 * tfactors.T913
                         + 35.3029 * tfactors.T9 + -24.8162 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.388 * tfactors.T943i + (1.0/3.0) * -17.4673 * tfactors.T923i
                              + 35.3029 + (5.0/3.0) * -24.8162 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  16.3087 + -22.51 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.51 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  11.1184 + -13.6 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.6 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  -106.091 + -0.453036 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.453036 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  12.1289 + -12.0223 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.0223 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  18.6518 + -26.0 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.0 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o15__p_n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 + n --> p + n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  18.3942 + 0.331392 * tfactors.T913
                         + 0.0171473 * tfactors.T9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.331392 * tfactors.T923i
                              + 0.0171473;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o15__he4_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 + n --> he4 + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  17.3699 + 0.124787 * tfactors.T913
                         + 0.0588937 * tfactors.T9 + -0.00679206 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.124787 * tfactors.T923i
                              + 0.0588937 + (5.0/3.0) * -0.00679206 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o15__n_ne18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 + he4 --> n + ne18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.2469 + -94.0888 * tfactors.T9i + 0.377325 * tfactors.T913
                         + 0.0968945 * tfactors.T9 + -0.007769 * tfactors.T953;

    dln_set_rate_dT9 =  94.0888 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.377325 * tfactors.T923i
                              + 0.0968945 + (5.0/3.0) * -0.007769 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o15__p_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o15 + he4 --> p + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  1.04969 + -36.4627 * tfactors.T9i + 13.3223 * tfactors.T913
                         + -1.36696 * tfactors.T9 + 0.0757363 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  36.4627 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 13.3223 * tfactors.T923i
                              + -1.36696 + (5.0/3.0) * 0.0757363 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -32.4461 + -33.8223 * tfactors.T9i + 61.738 * tfactors.T913
                         + -108.29 * tfactors.T9 + -34.2365 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  33.8223 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 61.738 * tfactors.T923i
                              + -108.29 + (5.0/3.0) * -34.2365 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  61.2985 + -33.4459 * tfactors.T9i + -21.4023 * tfactors.T913i + -80.8891 * tfactors.T913
                         + 134.6 * tfactors.T9 + -126.504 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  33.4459 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -21.4023 * tfactors.T943i + (1.0/3.0) * -80.8891 * tfactors.T923i
                              + 134.6 + (5.0/3.0) * -126.504 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o16__he4_c13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + n --> he4 + c13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // gl12 
    ln_set_rate =  81.0688 + -26.0159 * tfactors.T9i + 7.43132 * tfactors.T913i + -84.8689 * tfactors.T913
                         + 3.65083 * tfactors.T9 + -0.148015 * tfactors.T953 + 37.6008 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.0159 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.43132 * tfactors.T943i + (1.0/3.0) * -84.8689 * tfactors.T923i
                              + 3.65083 + (5.0/3.0) * -0.148015 * tfactors.T923 + 37.6008 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // gl12 
    ln_set_rate =  64.3455 + -25.7388 * tfactors.T9i + -32.3917 * tfactors.T913i + -48.934 * tfactors.T913
                         + 44.1843 * tfactors.T9 + -20.8743 * tfactors.T953 + 2.02494 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.7388 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.3917 * tfactors.T943i + (1.0/3.0) * -48.934 * tfactors.T923i
                              + 44.1843 + (5.0/3.0) * -20.8743 * tfactors.T923 + 2.02494 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o16__he4_n13(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + p --> he4 + n13

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  42.2324 + -60.5523 * tfactors.T9i + -35.829 * tfactors.T913i + -0.530275 * tfactors.T913
                         + -0.982462 * tfactors.T9 + 0.0808059 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  60.5523 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.829 * tfactors.T943i + (1.0/3.0) * -0.530275 * tfactors.T923i
                              + -0.982462 + (5.0/3.0) * 0.0808059 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o16__n_ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + he4 --> n + ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.2055 + -140.818 * tfactors.T9i + 1.70736 * tfactors.T913
                         + -0.132579 * tfactors.T9 + 0.00454218 * tfactors.T953;

    dln_set_rate_dT9 =  140.818 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.70736 * tfactors.T923i
                              + -0.132579 + (5.0/3.0) * 0.00454218 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o16__p_f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + he4 --> p + f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  -53.1397 + -94.2866 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  94.2866 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  25.8562 + -94.1589 * tfactors.T9i + -18.116 * tfactors.T913i
                         + 1.86674 * tfactors.T9 + -7.5666 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  94.1589 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -18.116 * tfactors.T943i
                              + 1.86674 + (5.0/3.0) * -7.5666 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  13.9232 + -97.4449 * tfactors.T9i
                         + -0.21103 * tfactors.T9 + 2.87702 * tfactors.lnT9;

    dln_set_rate_dT9 =  97.4449 * tfactors.T9i * tfactors.T9i
                              + -0.21103 + 2.87702 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  14.7601 + -97.9108 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  97.9108 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  7.80363 + -96.6272 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  96.6272 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12_o16__p_al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + c12 --> p + al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  68.5253 + 0.205134 * tfactors.T9i + -119.242 * tfactors.T913i + 13.3667 * tfactors.T913
                         + 0.295425 * tfactors.T9 + -0.267288 * tfactors.T953 + -9.91729 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.205134 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -119.242 * tfactors.T943i + (1.0/3.0) * 13.3667 * tfactors.T923i
                              + 0.295425 + (5.0/3.0) * -0.267288 * tfactors.T923 + -9.91729 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12_o16__he4_mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + c12 --> he4 + mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  48.5341 + 0.37204 * tfactors.T9i + -133.413 * tfactors.T913i + 50.1572 * tfactors.T913
                         + -3.15987 * tfactors.T9 + 0.0178251 * tfactors.T953 + -23.7027 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.37204 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -133.413 * tfactors.T943i + (1.0/3.0) * 50.1572 * tfactors.T923i
                              + -3.15987 + (5.0/3.0) * 0.0178251 * tfactors.T923 + -23.7027 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o16_o16__p_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + o16 --> p + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  85.2628 + 0.223453 * tfactors.T9i + -145.844 * tfactors.T913i + 8.72612 * tfactors.T913
                         + -0.554035 * tfactors.T9 + -0.137562 * tfactors.T953 + -6.88807 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.223453 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -145.844 * tfactors.T943i + (1.0/3.0) * 8.72612 * tfactors.T923i
                              + -0.554035 + (5.0/3.0) * -0.137562 * tfactors.T923 + -6.88807 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_o16_o16__he4_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o16 + o16 --> he4 + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  97.2435 + -0.268514 * tfactors.T9i + -119.324 * tfactors.T913i + -32.2497 * tfactors.T913
                         + 1.46214 * tfactors.T9 + -0.200893 * tfactors.T953 + 13.2148 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.268514 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -119.324 * tfactors.T943i + (1.0/3.0) * -32.2497 * tfactors.T923i
                              + 1.46214 + (5.0/3.0) * -0.200893 * tfactors.T923 + 13.2148 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_o17__he4_c14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 + n --> he4 + c14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // kg91r
    ln_set_rate =  13.73 + -1.961 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.961 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // kg91n
    ln_set_rate =  10.345;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // kg91r
    ln_set_rate =  18.0922 + -2.759 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.759 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o17__n_f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 + p --> n + f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  19.0085 + -41.1187 * tfactors.T9i;

    dln_set_rate_dT9 =  41.1187 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o17__he4_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 + p --> he4 + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  5.5336 + -2.11477 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.11477 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -7.20763 + -0.753395 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.753395 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  19.579 + -16.9078 * tfactors.T913i
                         + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -16.9078 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  10.174 + -4.95865 * tfactors.T9i + 5.10182 * tfactors.T913
                         + 0.379373 * tfactors.T9 + -0.0672515 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.95865 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.10182 * tfactors.T923i
                              + 0.379373 + (5.0/3.0) * -0.0672515 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o17__n_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o17 + he4 --> n + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  40.621 + -39.918 * tfactors.T913i
                         + 0.227017 * tfactors.T9 + -0.900234 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.918 * tfactors.T943i
                              + 0.227017 + (5.0/3.0) * -0.900234 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  1.80342 + -13.8 * tfactors.T9i + 12.6501 * tfactors.T913
                         + -1.10938 * tfactors.T9 + 0.0696232 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.8 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 12.6501 * tfactors.T923i
                              + -1.10938 + (5.0/3.0) * 0.0696232 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  7.45588 + -8.55 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.55 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o18__n_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o18 + p --> n + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  20.1071 + -28.2841 * tfactors.T9i;

    dln_set_rate_dT9 =  28.2841 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_o18__he4_n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o18 + p --> he4 + n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  10.2725 + -1.663 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.663 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -27.9044 + -0.245884 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.245884 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  26.9671 + -16.6979 * tfactors.T913i
                         + -3.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -16.6979 * tfactors.T943i
                              + (5.0/3.0) * -3.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  8.94352 + -5.32335 * tfactors.T9i + 11.6568 * tfactors.T913
                         + -2.16303 * tfactors.T9 + 0.209965 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.32335 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 11.6568 * tfactors.T923i
                              + -2.16303 + (5.0/3.0) * 0.209965 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_o18__n_ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // o18 + he4 --> n + ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  2.51575 + -8.41969 * tfactors.T9i + 6.51299 * tfactors.T913
                         + -0.334277 * tfactors.T9 + 2.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.41969 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.51299 * tfactors.T923i
                              + -0.334277 + 2.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  1.3415 + -15.444 * tfactors.T9i + 11.656 * tfactors.T913
                         + -1.24869 * tfactors.T9 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  15.444 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 11.656 * tfactors.T923i
                              + -1.24869 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  2.82796 + -8.085 * tfactors.T9i;

    dln_set_rate_dT9 =  8.085 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_f17__p_o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 + n --> p + o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  19.0085;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_f17__he4_n14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 + n --> he4 + n14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  19.6113 + -0.712285 * tfactors.T913
                         + 0.240317 * tfactors.T9 + -0.0201705 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.712285 * tfactors.T923i
                              + 0.240317 + (5.0/3.0) * -0.0201705 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f17__he4_o14(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 + p --> he4 + o14

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // Ha96r
    ln_set_rate =  15.612 + -36.3426 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  36.3426 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  10.4217 + -27.4326 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.4326 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  -106.788 + -14.2856 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.2856 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  11.4322 + -25.8549 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.8549 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96r
    ln_set_rate =  17.9551 + -39.8326 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.8326 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // Ha96n
    ln_set_rate =  40.1391 + -13.8326 * tfactors.T9i + -39.388 * tfactors.T913i + -17.4673 * tfactors.T913
                         + 35.3029 * tfactors.T9 + -24.8162 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.8326 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.388 * tfactors.T943i + (1.0/3.0) * -17.4673 * tfactors.T923i
                              + 35.3029 + (5.0/3.0) * -24.8162 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f17__p_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f17 + he4 --> p + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  38.6287 + -43.18 * tfactors.T913i + 4.46827 * tfactors.T913
                         + -1.63915 * tfactors.T9 + 0.123483 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -43.18 * tfactors.T943i + (1.0/3.0) * 4.46827 * tfactors.T923i
                              + -1.63915 + (5.0/3.0) * 0.123483 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_f18__p_o18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + n --> p + o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  19.0085;

    dln_set_rate_dT9 = 0.0;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_f18__he4_n15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + n --> he4 + n15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  18.8011 + 1.74308 * tfactors.T913
                         + -1.15123 * tfactors.T9 + 0.135196 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.74308 * tfactors.T923i
                              + -1.15123 + (5.0/3.0) * 0.135196 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f18__n_ne18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + p --> n + ne18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.4443 + -60.6429 * tfactors.T9i + 0.590026 * tfactors.T913
                         + 0.0742242 * tfactors.T9 + -0.0116856 * tfactors.T953;

    dln_set_rate_dT9 =  60.6429 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.590026 * tfactors.T923i
                              + 0.0742242 + (5.0/3.0) * -0.0116856 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f18__he4_o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + p --> he4 + o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  62.0058 + -21.4023 * tfactors.T913i + -80.8891 * tfactors.T913
                         + 134.6 * tfactors.T9 + -126.504 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -21.4023 * tfactors.T943i + (1.0/3.0) * -80.8891 * tfactors.T923i
                              + 134.6 + (5.0/3.0) * -126.504 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  1.75704 + -3.01675 * tfactors.T9i + 13.3223 * tfactors.T913
                         + -1.36696 * tfactors.T9 + 0.0757363 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.01675 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 13.3223 * tfactors.T923i
                              + -1.36696 + (5.0/3.0) * 0.0757363 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -31.7388 + -0.376432 * tfactors.T9i + 61.738 * tfactors.T913
                         + -108.29 * tfactors.T9 + -34.2365 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.376432 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 61.738 * tfactors.T923i
                              + -108.29 + (5.0/3.0) * -34.2365 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f18__n_na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + he4 --> n + na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.8808 + -30.0387 * tfactors.T9i + 1.06229 * tfactors.T913
                         + 0.212448 * tfactors.T9 + -0.020685 * tfactors.T953;

    dln_set_rate_dT9 =  30.0387 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.06229 * tfactors.T923i
                              + 0.212448 + (5.0/3.0) * -0.020685 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f18__p_ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f18 + he4 --> p + ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  49.7863 + -1.84559 * tfactors.T9i + 21.4461 * tfactors.T913i + -73.252 * tfactors.T913
                         + 2.42329 * tfactors.T9 + -0.077278 * tfactors.T953 + 40.7604 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.84559 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.4461 * tfactors.T943i + (1.0/3.0) * -73.252 * tfactors.T923i
                              + 2.42329 + (5.0/3.0) * -0.077278 * tfactors.T923 + 40.7604 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f19__n_ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 + p --> n + ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  20.353 + -46.6617 * tfactors.T9i + -1.58171 * tfactors.T913
                         + 0.0324472 * tfactors.T9 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  46.6617 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.58171 * tfactors.T923i
                              + 0.0324472 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  15.6732 + -46.6617 * tfactors.T9i + 4.34441 * tfactors.T913
                         + -1.71268 * tfactors.T9;

    dln_set_rate_dT9 =  46.6617 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.34441 * tfactors.T923i
                              + -1.71268;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_f19__he4_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 + p --> he4 + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  8.239 + -2.46828 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.46828 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  -52.7043 + -0.12765 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.12765 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  26.2916 + -18.116 * tfactors.T913i
                         + 1.86674 * tfactors.T9 + -7.5666 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -18.116 * tfactors.T943i
                              + 1.86674 + (5.0/3.0) * -7.5666 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  14.3586 + -3.286 * tfactors.T9i
                         + -0.21103 * tfactors.T9 + 2.87702 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.286 * tfactors.T9i * tfactors.T9i
                              + -0.21103 + 2.87702 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  15.1955 + -3.75185 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.75185 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f19__n_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 + he4 --> n + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88 
    ln_set_rate =  6.67675 + -22.6172 * tfactors.T9i + 6.22036 * tfactors.T913
                         + -0.0209891 * tfactors.T9 + -0.0689843 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.6172 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.22036 * tfactors.T923i
                              + -0.0209891 + (5.0/3.0) * -0.0689843 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  15.0925 + -22.6172 * tfactors.T9i + -0.0532251 * tfactors.T913
                         + 1.00044 * tfactors.T9 + -0.13238 * tfactors.T953;

    dln_set_rate_dT9 =  22.6172 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0532251 * tfactors.T923i
                              + 1.00044 + (5.0/3.0) * -0.13238 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_f19__p_ne22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // f19 + he4 --> p + ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // da18r
    ln_set_rate =  29430.6 + -133.026 * tfactors.T9i + 12625.1 * tfactors.T913i + -49107.1 * tfactors.T913
                         + 9227.53 * tfactors.T9 + -2086.65 * tfactors.T953 + 14520.2 * tfactors.lnT9;

    dln_set_rate_dT9 =  133.026 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 12625.1 * tfactors.T943i + (1.0/3.0) * -49107.1 * tfactors.T923i
                              + 9227.53 + (5.0/3.0) * -2086.65 * tfactors.T923 + 14520.2 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // da18r
    ln_set_rate =  52.9317 + -2.8444 * tfactors.T9i + -38.7722 * tfactors.T913i + -13.3654 * tfactors.T913
                         + 0.863648 * tfactors.T9 + -0.0451491 * tfactors.T953 + 1.33333 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.8444 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.7722 * tfactors.T943i + (1.0/3.0) * -13.3654 * tfactors.T923i
                              + 0.863648 + (5.0/3.0) * -0.0451491 * tfactors.T923 + 1.33333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // da18r
    ln_set_rate =  51.6709 + -45.7808 * tfactors.T9i + -34.5008 * tfactors.T913i + 56.9316 * tfactors.T913
                         + 2.09613 * tfactors.T9 + -32.496 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  45.7808 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.5008 * tfactors.T943i + (1.0/3.0) * 56.9316 * tfactors.T923i
                              + 2.09613 + (5.0/3.0) * -32.496 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne18__p_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne18 + n --> p + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.5429 + 0.590026 * tfactors.T913
                         + 0.0742242 * tfactors.T9 + -0.0116856 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.590026 * tfactors.T923i
                              + 0.0742242 + (5.0/3.0) * -0.0116856 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne18__he4_o15(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne18 + n --> he4 + o15

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.0529 + 0.377325 * tfactors.T913
                         + 0.0968945 * tfactors.T9 + -0.007769 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.377325 * tfactors.T923i
                              + 0.0968945 + (5.0/3.0) * -0.007769 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne18__p_na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne18 + he4 --> p + na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mo14r
    ln_set_rate =  -37.3979 + -3.8681 * tfactors.T9i + 7.09521e-06 * tfactors.T913i + 34.1789 * tfactors.T913
                         + -1.72974 * tfactors.T9 + -0.0395081 * tfactors.T953 + -7.82759e-07 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.8681 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.09521e-06 * tfactors.T943i + (1.0/3.0) * 34.1789 * tfactors.T923i
                              + -1.72974 + (5.0/3.0) * -0.0395081 * tfactors.T923 + -7.82759e-07 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // mo14r
    ln_set_rate =  -23.5811 + -5.76874 * tfactors.T9i + 8.5632e-08 * tfactors.T913i + 24.8579 * tfactors.T913
                         + 0.0823845 * tfactors.T9 + -0.365374 * tfactors.T953 + -2.21415e-06 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.76874 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 8.5632e-08 * tfactors.T943i + (1.0/3.0) * 24.8579 * tfactors.T923i
                              + 0.0823845 + (5.0/3.0) * -0.365374 * tfactors.T923 + -2.21415e-06 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // mo14r
    ln_set_rate =  -22.4389 + -10.2598 * tfactors.T9i + 4.73034e-07 * tfactors.T913i + 36.29 * tfactors.T913
                         + -6.56565 * tfactors.T9 + -2.96287e-06 * tfactors.T953 + -9.00373e-07 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.2598 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4.73034e-07 * tfactors.T943i + (1.0/3.0) * 36.29 * tfactors.T923i
                              + -6.56565 + (5.0/3.0) * -2.96287e-06 * tfactors.T923 + -9.00373e-07 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne19__p_f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 + n --> p + f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  20.353 + -1.58171 * tfactors.T913
                         + 0.0324472 * tfactors.T9 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.58171 * tfactors.T923i
                              + 0.0324472 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  15.6732 + 4.34441 * tfactors.T913
                         + -1.71268 * tfactors.T9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.34441 * tfactors.T923i
                              + -1.71268;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne19__he4_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 + n --> he4 + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.6409 + 1.70736 * tfactors.T913
                         + -0.132579 * tfactors.T9 + 0.00454218 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.70736 * tfactors.T923i
                              + -0.132579 + (5.0/3.0) * 0.00454218 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne19__p_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne19 + he4 --> p + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  43.1874 + -46.6346 * tfactors.T913i + 0.866532 * tfactors.T913
                         + -0.893541 * tfactors.T9 + 0.0747971 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -46.6346 * tfactors.T943i + (1.0/3.0) * 0.866532 * tfactors.T923i
                              + -0.893541 + (5.0/3.0) * 0.0747971 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne20__he4_o17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + n --> he4 + o17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  4.7377 + -20.6002 * tfactors.T9i + 12.6501 * tfactors.T913
                         + -1.10938 * tfactors.T9 + 0.0696232 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  20.6002 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 12.6501 * tfactors.T923i
                              + -1.10938 + (5.0/3.0) * 0.0696232 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  10.3902 + -15.3502 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  15.3502 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  43.5553 + -6.80024 * tfactors.T9i + -39.918 * tfactors.T913i
                         + 0.227017 * tfactors.T9 + -0.900234 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.80024 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.918 * tfactors.T943i
                              + 0.227017 + (5.0/3.0) * -0.900234 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne20__he4_f17(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + p --> he4 + f17

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  41.563 + -47.9266 * tfactors.T9i + -43.18 * tfactors.T913i + 4.46827 * tfactors.T913
                         + -1.63915 * tfactors.T9 + 0.123483 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  47.9266 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -43.18 * tfactors.T943i + (1.0/3.0) * 4.46827 * tfactors.T923i
                              + -1.63915 + (5.0/3.0) * 0.123483 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne20__n_mg23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + he4 --> n + mg23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.9544 + -83.7215 * tfactors.T9i + 1.83199 * tfactors.T913
                         + -0.290485 * tfactors.T9 + 0.0242929 * tfactors.T953;

    dln_set_rate_dT9 =  83.7215 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.83199 * tfactors.T923i
                              + -0.290485 + (5.0/3.0) * 0.0242929 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne20__p_na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + he4 --> p + na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  0.227472 + -29.4348 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.4348 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  19.1852 + -27.5738 * tfactors.T9i + -20.0024 * tfactors.T913i + 11.5988 * tfactors.T913
                         + -1.37398 * tfactors.T9 + -1.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.5738 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -20.0024 * tfactors.T943i + (1.0/3.0) * 11.5988 * tfactors.T923i
                              + -1.37398 + (5.0/3.0) * -1.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -6.37772 + -29.8896 * tfactors.T9i + 19.7297 * tfactors.T913
                         + -2.20987 * tfactors.T9 + 0.153374 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.8896 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 19.7297 * tfactors.T923i
                              + -2.20987 + (5.0/3.0) * 0.153374 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne20__c12_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + he4 --> c12 + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  61.4748 + -53.6267 * tfactors.T9i + -84.165 * tfactors.T913i + -1.56627 * tfactors.T913
                         + -0.0736084 * tfactors.T9 + -0.072797 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  53.6267 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.165 * tfactors.T943i + (1.0/3.0) * -1.56627 * tfactors.T923i
                              + -0.0736084 + (5.0/3.0) * -0.072797 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12_ne20__p_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + c12 --> p + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rolfr
    ln_set_rate =  -268.136 + -38.7624 * tfactors.T9i + 361.154 * tfactors.T913i + -92.643 * tfactors.T913
                         + -9.98738 * tfactors.T9 + 0.892737 * tfactors.T953 + 161.042 * tfactors.lnT9;

    dln_set_rate_dT9 =  38.7624 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 361.154 * tfactors.T943i + (1.0/3.0) * -92.643 * tfactors.T923i
                              + -9.98738 + (5.0/3.0) * 0.892737 * tfactors.T923 + 161.042 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_c12_ne20__he4_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne20 + c12 --> he4 + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rolfr
    ln_set_rate =  -308.905 + -47.2175 * tfactors.T9i + 514.197 * tfactors.T913i + -200.896 * tfactors.T913
                         + -6.42713 * tfactors.T9 + 0.758256 * tfactors.T953 + 236.359 * tfactors.lnT9;

    dln_set_rate_dT9 =  47.2175 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 514.197 * tfactors.T943i + (1.0/3.0) * -200.896 * tfactors.T923i
                              + -6.42713 + (5.0/3.0) * 0.758256 * tfactors.T923 + 236.359 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ne21__he4_o18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 + n --> he4 + o18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  2.59673 + 0.0033365 * tfactors.T9i;

    dln_set_rate_dT9 =  -0.0033365 * tfactors.T9i * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  2.28452 + -0.331353 * tfactors.T9i + 6.51299 * tfactors.T913
                         + -0.334277 * tfactors.T9 + 2.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.331353 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.51299 * tfactors.T923i
                              + -0.334277 + 2.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  1.11027 + -7.35566 * tfactors.T9i + 11.656 * tfactors.T913
                         + -1.24869 * tfactors.T9 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.35566 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 11.656 * tfactors.T923i
                              + -1.24869 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne21__n_na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 + p --> n + na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.9167 + -50.247 * tfactors.T9i + 2.17917 * tfactors.T913
                         + -0.303135 * tfactors.T9 + 0.019321 * tfactors.T953;

    dln_set_rate_dT9 =  50.247 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.17917 * tfactors.T923i
                              + -0.303135 + (5.0/3.0) * 0.019321 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne21__he4_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 + p --> he4 + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rpsmr
    ln_set_rate =  50.6536 + -22.049 * tfactors.T9i + 21.4461 * tfactors.T913i + -73.252 * tfactors.T913
                         + 2.42329 * tfactors.T9 + -0.077278 * tfactors.T953 + 40.7604 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.049 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 21.4461 * tfactors.T943i + (1.0/3.0) * -73.252 * tfactors.T923i
                              + 2.42329 + (5.0/3.0) * -0.077278 * tfactors.T923 + 40.7604 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne21__n_mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne21 + he4 --> n + mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  43.9762 + -46.88 * tfactors.T913i + -0.536629 * tfactors.T913
                         + 0.144715 * tfactors.T9 + -0.197624 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -46.88 * tfactors.T943i + (1.0/3.0) * -0.536629 * tfactors.T923i
                              + 0.144715 + (5.0/3.0) * -0.197624 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrr
    ln_set_rate =  -7.26831 + -13.2638 * tfactors.T9i + 18.0748 * tfactors.T913
                         + -0.981883 * tfactors.T9 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.2638 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 18.0748 * tfactors.T923i
                              + -0.981883 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne22__n_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne22 + p --> n + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  21.5948 + -42.0547 * tfactors.T9i + -0.0514777 * tfactors.T913
                         + 0.0274055 * tfactors.T9 + -0.00690277 * tfactors.T953;

    dln_set_rate_dT9 =  42.0547 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.0514777 * tfactors.T923i
                              + 0.0274055 + (5.0/3.0) * -0.00690277 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ne22__he4_f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne22 + p --> he4 + f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // da18r
    ln_set_rate =  53.5304 + -65.1991 * tfactors.T9i + -34.5008 * tfactors.T913i + 56.9316 * tfactors.T913
                         + 2.09613 * tfactors.T9 + -32.496 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  65.1991 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.5008 * tfactors.T943i + (1.0/3.0) * 56.9316 * tfactors.T923i
                              + 2.09613 + (5.0/3.0) * -32.496 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // da18r
    ln_set_rate =  29432.5 + -152.444 * tfactors.T9i + 12625.1 * tfactors.T913i + -49107.1 * tfactors.T913
                         + 9227.53 * tfactors.T9 + -2086.65 * tfactors.T953 + 14520.2 * tfactors.lnT9;

    dln_set_rate_dT9 =  152.444 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 12625.1 * tfactors.T943i + (1.0/3.0) * -49107.1 * tfactors.T923i
                              + 9227.53 + (5.0/3.0) * -2086.65 * tfactors.T923 + 14520.2 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // da18r
    ln_set_rate =  54.7912 + -22.2627 * tfactors.T9i + -38.7722 * tfactors.T913i + -13.3654 * tfactors.T913
                         + 0.863648 * tfactors.T9 + -0.0451491 * tfactors.T953 + 1.33333 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.2627 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.7722 * tfactors.T943i + (1.0/3.0) * -13.3654 * tfactors.T923i
                              + 0.863648 + (5.0/3.0) * -0.0451491 * tfactors.T923 + 1.33333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ne22__n_mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ne22 + he4 --> n + mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // li12r
    ln_set_rate =  -27.5027 + -7.38607 * tfactors.T9i + 35.987 * tfactors.T913
                         + -4.12183 * tfactors.T9 + 0.263326 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.38607 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.987 * tfactors.T923i
                              + -4.12183 + (5.0/3.0) * 0.263326 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12n
    ln_set_rate =  -10.4729 + -5.55032 * tfactors.T9i + 15.4898 * tfactors.T913
                         + -30.8154 * tfactors.T9 + -3.0 * tfactors.T953 + 2.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.55032 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 15.4898 * tfactors.T923i
                              + -30.8154 + (5.0/3.0) * -3.0 * tfactors.T923 + 2.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12n
    ln_set_rate =  -52.326 + -5.55032 * tfactors.T9i + 88.2725 * tfactors.T913
                         + -40.1578 * tfactors.T9 + -3.0 * tfactors.T953;

    dln_set_rate_dT9 =  5.55032 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 88.2725 * tfactors.T923i
                              + -40.1578 + (5.0/3.0) * -3.0 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_na21__p_ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 + n --> p + ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.9167 + 2.17917 * tfactors.T913
                         + -0.303135 * tfactors.T9 + 0.019321 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.17917 * tfactors.T923i
                              + -0.303135 + (5.0/3.0) * 0.019321 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_na21__he4_f18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 + n --> he4 + f18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.7482 + 1.06229 * tfactors.T913
                         + 0.212448 * tfactors.T9 + -0.020685 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.06229 * tfactors.T923i
                              + 0.212448 + (5.0/3.0) * -0.020685 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_na21__he4_ne18(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 + p --> he4 + ne18

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mo14r
    ln_set_rate =  -37.6291 + -34.4844 * tfactors.T9i + 7.09521e-06 * tfactors.T913i + 34.1789 * tfactors.T913
                         + -1.72974 * tfactors.T9 + -0.0395081 * tfactors.T953 + -7.82759e-07 * tfactors.lnT9;

    dln_set_rate_dT9 =  34.4844 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 7.09521e-06 * tfactors.T943i + (1.0/3.0) * 34.1789 * tfactors.T923i
                              + -1.72974 + (5.0/3.0) * -0.0395081 * tfactors.T923 + -7.82759e-07 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // mo14r
    ln_set_rate =  -23.8123 + -36.3851 * tfactors.T9i + 8.5632e-08 * tfactors.T913i + 24.8579 * tfactors.T913
                         + 0.0823845 * tfactors.T9 + -0.365374 * tfactors.T953 + -2.21415e-06 * tfactors.lnT9;

    dln_set_rate_dT9 =  36.3851 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 8.5632e-08 * tfactors.T943i + (1.0/3.0) * 24.8579 * tfactors.T923i
                              + 0.0823845 + (5.0/3.0) * -0.365374 * tfactors.T923 + -2.21415e-06 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // mo14r
    ln_set_rate =  -22.6701 + -40.8761 * tfactors.T9i + 4.73034e-07 * tfactors.T913i + 36.29 * tfactors.T913
                         + -6.56565 * tfactors.T9 + -2.96287e-06 * tfactors.T953 + -9.00373e-07 * tfactors.lnT9;

    dln_set_rate_dT9 =  40.8761 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 4.73034e-07 * tfactors.T943i + (1.0/3.0) * 36.29 * tfactors.T923i
                              + -6.56565 + (5.0/3.0) * -2.96287e-06 * tfactors.T923 + -9.00373e-07 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na21__p_mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na21 + he4 --> p + mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  39.8144 + -49.9621 * tfactors.T913i + 5.90498 * tfactors.T913
                         + -1.6598 * tfactors.T9 + 0.117817 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -49.9621 * tfactors.T943i + (1.0/3.0) * 5.90498 * tfactors.T923i
                              + -1.6598 + (5.0/3.0) * 0.117817 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_na22__p_ne22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + n --> p + ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  19.6489 + -0.0514777 * tfactors.T913
                         + 0.0274055 * tfactors.T9 + -0.00690277 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.0514777 * tfactors.T923i
                              + 0.0274055 + (5.0/3.0) * -0.00690277 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_na22__he4_f19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + n --> he4 + f19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88 
    ln_set_rate =  6.59038 + 6.22036 * tfactors.T913
                         + -0.0209891 * tfactors.T9 + -0.0689843 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 6.22036 * tfactors.T923i
                              + -0.0209891 + (5.0/3.0) * -0.0689843 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  15.0061 + -0.0532251 * tfactors.T913
                         + 1.00044 * tfactors.T9 + -0.13238 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.0532251 * tfactors.T923i
                              + 1.00044 + (5.0/3.0) * -0.13238 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_na22__he4_ne19(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + p --> he4 + ne19

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  43.101 + -24.0192 * tfactors.T9i + -46.6346 * tfactors.T913i + 0.866532 * tfactors.T913
                         + -0.893541 * tfactors.T9 + 0.0747971 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  24.0192 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -46.6346 * tfactors.T943i + (1.0/3.0) * 0.866532 * tfactors.T923i
                              + -0.893541 + (5.0/3.0) * 0.0747971 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na22__n_al25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + he4 --> n + al25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.59058 + -22.1956 * tfactors.T9i + 2.92382 * tfactors.T913
                         + 0.706669 * tfactors.T9 + -0.0950292 * tfactors.T953;

    dln_set_rate_dT9 =  22.1956 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.92382 * tfactors.T923i
                              + 0.706669 + (5.0/3.0) * -0.0950292 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na22__p_mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na22 + he4 --> p + mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  44.973 + -50.0924 * tfactors.T913i + 0.807739 * tfactors.T913
                         + -0.956029 * tfactors.T9 + 0.0793321 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -50.0924 * tfactors.T943i + (1.0/3.0) * 0.807739 * tfactors.T923i
                              + -0.956029 + (5.0/3.0) * 0.0793321 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_na23__n_mg23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 + p --> n + mg23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  19.4638 + -56.1542 * tfactors.T9i + 0.993488 * tfactors.T913
                         + -0.257094 * tfactors.T9 + 0.0284334 * tfactors.T953;

    dln_set_rate_dT9 =  56.1542 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.993488 * tfactors.T923i
                              + -0.257094 + (5.0/3.0) * 0.0284334 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_na23__he4_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 + p --> he4 + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -6.58736 + -2.31577 * tfactors.T9i + 19.7297 * tfactors.T913
                         + -2.20987 * tfactors.T9 + 0.153374 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.31577 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 19.7297 * tfactors.T923i
                              + -2.20987 + (5.0/3.0) * 0.153374 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  0.0178295 + -1.86103 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.86103 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  18.9756 + -20.0024 * tfactors.T913i + 11.5988 * tfactors.T913
                         + -1.37398 * tfactors.T9 + -1.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -20.0024 * tfactors.T943i + (1.0/3.0) * 11.5988 * tfactors.T923i
                              + -1.37398 + (5.0/3.0) * -1.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_na23__c12_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 + p --> c12 + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  60.9438 + -26.0184 * tfactors.T9i + -84.165 * tfactors.T913i + -1.4191 * tfactors.T913
                         + -0.114619 * tfactors.T9 + -0.070307 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.0184 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.165 * tfactors.T943i + (1.0/3.0) * -1.4191 * tfactors.T923i
                              + -0.114619 + (5.0/3.0) * -0.070307 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na23__n_al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 + he4 --> n + al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ol11r
    ln_set_rate =  14.5219 + -34.8285 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  34.8285 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11r
    ln_set_rate =  13.4292 + -34.4845 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  34.4845 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11n
    ln_set_rate =  11.4506 + -34.4184 * tfactors.T9i + 5.07134 * tfactors.T913
                         + -0.557537 * tfactors.T9 + 0.0451737 * tfactors.T953;

    dln_set_rate_dT9 =  34.4184 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.07134 * tfactors.T923i
                              + -0.557537 + (5.0/3.0) * 0.0451737 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_na23__p_mg26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // na23 + he4 --> p + mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  44.527 + -50.2042 * tfactors.T913i + 1.76141 * tfactors.T913
                         + -1.36813 * tfactors.T9 + 0.123087 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -50.2042 * tfactors.T943i + (1.0/3.0) * 1.76141 * tfactors.T923i
                              + -1.36813 + (5.0/3.0) * 0.123087 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg23__p_na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 + n --> p + na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  19.4638 + 0.993488 * tfactors.T913
                         + -0.257094 * tfactors.T9 + 0.0284334 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.993488 * tfactors.T923i
                              + -0.257094 + (5.0/3.0) * 0.0284334 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg23__he4_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 + n --> he4 + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.7448 + 1.83199 * tfactors.T913
                         + -0.290485 * tfactors.T9 + 0.0242929 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.83199 * tfactors.T923i
                              + -0.290485 + (5.0/3.0) * 0.0242929 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg23__c12_c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 + n --> c12 + c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  -12.8267 + 11.4826 * tfactors.T913
                         + 1.82849 * tfactors.T9 + -0.34844 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 11.4826 * tfactors.T923i
                              + 1.82849 + (5.0/3.0) * -0.34844 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg23__p_al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg23 + he4 --> p + al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  46.215 + -53.203 * tfactors.T913i + 0.71292 * tfactors.T913
                         + -0.892548 * tfactors.T9 + 0.0709813 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -53.203 * tfactors.T943i + (1.0/3.0) * 0.71292 * tfactors.T923i
                              + -0.892548 + (5.0/3.0) * 0.0709813 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg24__he4_ne21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 + n --> he4 + ne21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  -4.69602 + -42.9133 * tfactors.T9i + 18.0748 * tfactors.T913
                         + -0.981883 * tfactors.T9 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  42.9133 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 18.0748 * tfactors.T923i
                              + -0.981883 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  46.5485 + -29.6495 * tfactors.T9i + -46.88 * tfactors.T913i + -0.536629 * tfactors.T913
                         + 0.144715 * tfactors.T9 + -0.197624 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.6495 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -46.88 * tfactors.T943i + (1.0/3.0) * -0.536629 * tfactors.T923i
                              + 0.144715 + (5.0/3.0) * -0.197624 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg24__he4_na21(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 + p --> he4 + na21

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  42.3867 + -79.897 * tfactors.T9i + -49.9621 * tfactors.T913i + 5.90498 * tfactors.T913
                         + -1.6598 * tfactors.T9 + 0.117817 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  79.897 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -49.9621 * tfactors.T943i + (1.0/3.0) * 5.90498 * tfactors.T923i
                              + -1.6598 + (5.0/3.0) * 0.117817 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg24__p_al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 + he4 --> p + al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10n
    ln_set_rate =  30.0397 + -18.5791 * tfactors.T9i + -26.4162 * tfactors.T913i
                         + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.5791 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.4162 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -26.2862 + -19.5422 * tfactors.T9i + 5.18642 * tfactors.T913i + -34.7936 * tfactors.T913
                         + 168.225 * tfactors.T9 + -115.825 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.5422 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.18642 * tfactors.T943i + (1.0/3.0) * -34.7936 * tfactors.T923i
                              + 168.225 + (5.0/3.0) * -115.825 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -6.44575 + -22.8216 * tfactors.T9i + 18.0416 * tfactors.T913
                         + -1.54137 * tfactors.T9 + 0.0847506 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.8216 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 18.0416 * tfactors.T923i
                              + -1.54137 + (5.0/3.0) * 0.0847506 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg24__c12_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg24 + he4 --> c12 + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  49.5738 + -78.202 * tfactors.T9i + -133.413 * tfactors.T913i + 50.1572 * tfactors.T913
                         + -3.15987 * tfactors.T9 + 0.0178251 * tfactors.T953 + -23.7027 * tfactors.lnT9;

    dln_set_rate_dT9 =  78.202 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -133.413 * tfactors.T943i + (1.0/3.0) * 50.1572 * tfactors.T923i
                              + -3.15987 + (5.0/3.0) * 0.0178251 * tfactors.T923 + -23.7027 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mg25__he4_ne22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 + n --> he4 + ne22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // li12n
    ln_set_rate =  -52.9232 + 88.2725 * tfactors.T913
                         + -40.1578 * tfactors.T9 + -3.0 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 88.2725 * tfactors.T923i
                              + -40.1578 + (5.0/3.0) * -3.0 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12r
    ln_set_rate =  -28.0999 + -1.83575 * tfactors.T9i + 35.987 * tfactors.T913
                         + -4.12183 * tfactors.T9 + 0.263326 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.83575 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.987 * tfactors.T923i
                              + -4.12183 + (5.0/3.0) * 0.263326 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // li12n
    ln_set_rate =  -11.0701 + 15.4898 * tfactors.T913
                         + -30.8154 * tfactors.T9 + -3.0 * tfactors.T953 + 2.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 15.4898 * tfactors.T923i
                              + -30.8154 + (5.0/3.0) * -3.0 * tfactors.T923 + 2.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg25__n_al25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 + p --> n + al25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.4104 + -58.7072 * tfactors.T9i + 2.28536 * tfactors.T913
                         + -0.38512 * tfactors.T9 + 0.0288056 * tfactors.T953;

    dln_set_rate_dT9 =  58.7072 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.28536 * tfactors.T923i
                              + -0.38512 + (5.0/3.0) * 0.0288056 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg25__he4_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 + p --> he4 + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  46.3217 + -36.5117 * tfactors.T9i + -50.0924 * tfactors.T913i + 0.807739 * tfactors.T913
                         + -0.956029 * tfactors.T9 + 0.0793321 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  36.5117 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -50.0924 * tfactors.T943i + (1.0/3.0) * 0.807739 * tfactors.T923i
                              + -0.956029 + (5.0/3.0) * 0.0793321 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg25__n_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg25 + he4 --> n + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  38.337 + -53.416 * tfactors.T913i + 8.01209 * tfactors.T913
                         + -2.64791 * tfactors.T9 + 0.218637 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -53.416 * tfactors.T943i + (1.0/3.0) * 8.01209 * tfactors.T923i
                              + -2.64791 + (5.0/3.0) * 0.218637 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  45.7613 + -53.415 * tfactors.T913i + -1.46489 * tfactors.T913
                         + 1.7777 * tfactors.T9 + -0.903499 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -53.415 * tfactors.T943i + (1.0/3.0) * -1.46489 * tfactors.T923i
                              + 1.7777 + (5.0/3.0) * -0.903499 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg26__n_al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg26 + p --> n + al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ol11r
    ln_set_rate =  14.8989 + -55.6072 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  55.6072 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11n
    ln_set_rate =  13.5366 + -55.5463 * tfactors.T9i + 7.36773 * tfactors.T913
                         + -2.42424 * tfactors.T9 + 0.313743 * tfactors.T953;

    dln_set_rate_dT9 =  55.5463 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.36773 * tfactors.T923i
                              + -2.42424 + (5.0/3.0) * 0.313743 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11r
    ln_set_rate =  15.9629 + -55.7499 * tfactors.T9i + 3.87515 * tfactors.T913
                         + 0.228327 * tfactors.T9 + -0.045872 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  55.7499 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 3.87515 * tfactors.T923i
                              + 0.228327 + (5.0/3.0) * -0.045872 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mg26__he4_na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg26 + p --> he4 + na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.1157 + -21.128 * tfactors.T9i + -50.2042 * tfactors.T913i + 1.76141 * tfactors.T913
                         + -1.36813 * tfactors.T9 + 0.123087 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  21.128 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -50.2042 * tfactors.T943i + (1.0/3.0) * 1.76141 * tfactors.T923i
                              + -1.36813 + (5.0/3.0) * 0.123087 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mg26__n_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mg26 + he4 --> n + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  15.7057 + -18.73 * tfactors.T9i + -9.54056 * tfactors.T913
                         + 4.71712 * tfactors.T9 + -0.461053 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.73 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -9.54056 * tfactors.T923i
                              + 4.71712 + (5.0/3.0) * -0.461053 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  45.8397 + -53.505 * tfactors.T913i + 0.045598 * tfactors.T913
                         + -0.194481 * tfactors.T9 + -0.0748153 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -53.505 * tfactors.T943i + (1.0/3.0) * 0.045598 * tfactors.T923i
                              + -0.194481 + (5.0/3.0) * -0.0748153 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_al25__p_mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 + n --> p + mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.4104 + 2.28536 * tfactors.T913
                         + -0.38512 * tfactors.T9 + 0.0288056 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.28536 * tfactors.T923i
                              + -0.38512 + (5.0/3.0) * 0.0288056 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_al25__he4_na22(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 + n --> he4 + na22

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.93927 + 2.92382 * tfactors.T913
                         + 0.706669 * tfactors.T9 + -0.0950292 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.92382 * tfactors.T923i
                              + 0.706669 + (5.0/3.0) * -0.0950292 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al25__p_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al25 + he4 --> p + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.6167 + -56.3424 * tfactors.T913i + 0.553763 * tfactors.T913
                         + -0.84072 * tfactors.T9 + 0.0634219 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -56.3424 * tfactors.T943i + (1.0/3.0) * 0.553763 * tfactors.T923i
                              + -0.84072 + (5.0/3.0) * 0.0634219 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_al26__p_mg26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 + n --> p + mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ol11r
    ln_set_rate =  13.565 + -0.203581 * tfactors.T9i + 3.87515 * tfactors.T913
                         + 0.228327 * tfactors.T9 + -0.045872 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.203581 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 3.87515 * tfactors.T923i
                              + 0.228327 + (5.0/3.0) * -0.045872 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11r
    ln_set_rate =  12.501 + -0.0608268 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0608268 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11n
    ln_set_rate =  11.1387 + 7.36773 * tfactors.T913
                         + -2.42424 * tfactors.T9 + 0.313743 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 7.36773 * tfactors.T923i
                              + -2.42424 + (5.0/3.0) * 0.313743 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_al26__he4_na23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 + n --> he4 + na23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ol11r
    ln_set_rate =  13.62 + -0.0661138 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.0661138 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11n
    ln_set_rate =  11.6414 + 5.07134 * tfactors.T913
                         + -0.557537 * tfactors.T9 + 0.0451737 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 5.07134 * tfactors.T923i
                              + -0.557537 + (5.0/3.0) * 0.0451737 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ol11r
    ln_set_rate =  14.7127 + -0.41015 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.41015 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_al26__he4_mg23(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 + p --> he4 + mg23

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  46.4058 + -21.7293 * tfactors.T9i + -53.203 * tfactors.T913i + 0.71292 * tfactors.T913
                         + -0.892548 * tfactors.T9 + 0.0709813 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  21.7293 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -53.203 * tfactors.T943i + (1.0/3.0) * 0.71292 * tfactors.T923i
                              + -0.892548 + (5.0/3.0) * 0.0709813 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al26__n_p29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 + he4 --> n + p29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -42.1718 + -10.4914 * tfactors.T9i + 41.9938 * tfactors.T913
                         + -4.54859 * tfactors.T9 + 0.243841 * tfactors.T953;

    dln_set_rate_dT9 =  10.4914 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 41.9938 * tfactors.T923i
                              + -4.54859 + (5.0/3.0) * 0.243841 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al26__p_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al26 + he4 --> p + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.7092 + -56.4422 * tfactors.T913i + 0.705353 * tfactors.T913
                         + -0.957427 * tfactors.T9 + 0.0756045 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -56.4422 * tfactors.T943i + (1.0/3.0) * 0.705353 * tfactors.T923i
                              + -0.957427 + (5.0/3.0) * 0.0756045 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_al27__he4_mg24(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 + p --> he4 + mg24

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -7.02789 + -4.2425 * tfactors.T9i + 18.0416 * tfactors.T913
                         + -1.54137 * tfactors.T9 + 0.0847506 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.2425 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 18.0416 * tfactors.T923i
                              + -1.54137 + (5.0/3.0) * 0.0847506 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -26.8683 + -0.963012 * tfactors.T9i + 5.18642 * tfactors.T913i + -34.7936 * tfactors.T913
                         + 168.225 * tfactors.T9 + -115.825 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.963012 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 5.18642 * tfactors.T943i + (1.0/3.0) * -34.7936 * tfactors.T923i
                              + 168.225 + (5.0/3.0) * -115.825 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  29.4576 + -26.4162 * tfactors.T913i
                         + -2.0 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -26.4162 * tfactors.T943i
                              + (5.0/3.0) * -2.0 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_al27__c12_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 + p --> c12 + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  68.9829 + -59.8017 * tfactors.T9i + -119.242 * tfactors.T913i + 13.3667 * tfactors.T913
                         + 0.295425 * tfactors.T9 + -0.267288 * tfactors.T953 + -9.91729 * tfactors.lnT9;

    dln_set_rate_dT9 =  59.8017 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -119.242 * tfactors.T943i + (1.0/3.0) * 13.3667 * tfactors.T923i
                              + 0.295425 + (5.0/3.0) * -0.267288 * tfactors.T923 + -9.91729 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al27__n_p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 + he4 --> n + p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  11.3074 + -30.667 * tfactors.T9i + 0.311974 * tfactors.T913
                         + -2.02044 * tfactors.T9;

    dln_set_rate_dT9 =  30.667 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.311974 * tfactors.T923i
                              + -2.02044;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  6.09163 + -30.667 * tfactors.T9i + 5.40982 * tfactors.T913
                         + -0.265676 * tfactors.T9 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  30.667 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.40982 * tfactors.T923i
                              + -0.265676 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_al27__p_si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // al27 + he4 --> p + si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  47.4856 + -56.5351 * tfactors.T913i + 1.60477 * tfactors.T913
                         + -1.40594 * tfactors.T9 + 0.127353 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -56.5351 * tfactors.T943i + (1.0/3.0) * 1.60477 * tfactors.T923i
                              + -1.40594 + (5.0/3.0) * 0.127353 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_si28__he4_mg25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + n --> he4 + mg25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  48.7694 + -30.7983 * tfactors.T9i + -53.415 * tfactors.T913i + -1.46489 * tfactors.T913
                         + 1.7777 * tfactors.T9 + -0.903499 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  30.7983 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -53.415 * tfactors.T943i + (1.0/3.0) * -1.46489 * tfactors.T923i
                              + 1.7777 + (5.0/3.0) * -0.903499 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  41.3451 + -30.7983 * tfactors.T9i + -53.416 * tfactors.T913i + 8.01209 * tfactors.T913
                         + -2.64791 * tfactors.T9 + 0.218637 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  30.7983 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -53.416 * tfactors.T943i + (1.0/3.0) * 8.01209 * tfactors.T923i
                              + -2.64791 + (5.0/3.0) * 0.218637 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si28__he4_al25(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + p --> he4 + al25

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.6248 + -89.5005 * tfactors.T9i + -56.3424 * tfactors.T913i + 0.553763 * tfactors.T913
                         + -0.84072 * tfactors.T9 + 0.0634219 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  89.5005 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -56.3424 * tfactors.T943i + (1.0/3.0) * 0.553763 * tfactors.T923i
                              + -0.84072 + (5.0/3.0) * 0.0634219 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si28__p_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + he4 --> p + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -11.4335 + -25.6606 * tfactors.T9i + 21.521 * tfactors.T913
                         + -1.90355 * tfactors.T9 + 0.092724 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.6606 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 21.521 * tfactors.T923i
                              + -1.90355 + (5.0/3.0) * 0.092724 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  60.3424 + -22.2348 * tfactors.T9i + -31.932 * tfactors.T913i + -77.0334 * tfactors.T913
                         + -43.6847 * tfactors.T9 + -4.28955 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.2348 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.932 * tfactors.T943i + (1.0/3.0) * -77.0334 * tfactors.T923i
                              + -43.6847 + (5.0/3.0) * -4.28955 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -13.4595 + -24.112 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  24.112 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si28__c12_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + he4 --> c12 + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rolfr
    ln_set_rate =  -307.762 + -186.722 * tfactors.T9i + 514.197 * tfactors.T913i + -200.896 * tfactors.T913
                         + -6.42713 * tfactors.T9 + 0.758256 * tfactors.T953 + 236.359 * tfactors.lnT9;

    dln_set_rate_dT9 =  186.722 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 514.197 * tfactors.T943i + (1.0/3.0) * -200.896 * tfactors.T923i
                              + -6.42713 + (5.0/3.0) * 0.758256 * tfactors.T923 + 236.359 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si28__o16_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si28 + he4 --> o16 + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  97.7904 + -111.595 * tfactors.T9i + -119.324 * tfactors.T913i + -32.2497 * tfactors.T913
                         + 1.46214 * tfactors.T9 + -0.200893 * tfactors.T953 + 13.2148 * tfactors.lnT9;

    dln_set_rate_dT9 =  111.595 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -119.324 * tfactors.T943i + (1.0/3.0) * -32.2497 * tfactors.T923i
                              + 1.46214 + (5.0/3.0) * -0.200893 * tfactors.T923 + 13.2148 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_si29__he4_mg26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + n --> he4 + mg26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  16.235 + -19.1246 * tfactors.T9i + -9.54056 * tfactors.T913
                         + 4.71712 * tfactors.T9 + -0.461053 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.1246 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -9.54056 * tfactors.T923i
                              + 4.71712 + (5.0/3.0) * -0.461053 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  46.369 + -0.394553 * tfactors.T9i + -53.505 * tfactors.T913i + 0.045598 * tfactors.T913
                         + -0.194481 * tfactors.T9 + -0.0748153 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.394553 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -53.505 * tfactors.T943i + (1.0/3.0) * 0.045598 * tfactors.T923i
                              + -0.194481 + (5.0/3.0) * -0.0748153 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si29__n_p29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + p --> n + p29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.5351 + -66.4331 * tfactors.T9i + 1.48018 * tfactors.T913
                         + -0.177129 * tfactors.T9 + 0.0127163 * tfactors.T953;

    dln_set_rate_dT9 =  66.4331 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.48018 * tfactors.T923i
                              + -0.177129 + (5.0/3.0) * 0.0127163 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si29__he4_al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + p --> he4 + al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.6364 + -55.9416 * tfactors.T9i + -56.4422 * tfactors.T913i + 0.705353 * tfactors.T913
                         + -0.957427 * tfactors.T9 + 0.0756045 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  55.9416 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -56.4422 * tfactors.T943i + (1.0/3.0) * 0.705353 * tfactors.T923i
                              + -0.957427 + (5.0/3.0) * 0.0756045 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si29__n_s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + he4 --> n + s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -2.87932 + -17.7056 * tfactors.T9i + 9.48125 * tfactors.T913
                         + 0.4472 * tfactors.T9 + -0.119237 * tfactors.T953;

    dln_set_rate_dT9 =  17.7056 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 9.48125 * tfactors.T923i
                              + 0.4472 + (5.0/3.0) * -0.119237 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si29__p_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si29 + he4 --> p + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  117.4 + -32.3767 * tfactors.T9i + 160.025 * tfactors.T913i + -285.126 * tfactors.T913
                         + 16.3226 * tfactors.T9 + -0.928477 * tfactors.T953 + 138.458 * tfactors.lnT9;

    dln_set_rate_dT9 =  32.3767 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 160.025 * tfactors.T943i + (1.0/3.0) * -285.126 * tfactors.T923i
                              + 16.3226 + (5.0/3.0) * -0.928477 * tfactors.T923 + 138.458 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si30__n_p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 + p --> n + p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.4345 + -58.1931 * tfactors.T9i + 1.88379 * tfactors.T913
                         + -0.330243 * tfactors.T9 + 0.0239836 * tfactors.T953;

    dln_set_rate_dT9 =  58.1931 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.88379 * tfactors.T923i
                              + -0.330243 + (5.0/3.0) * 0.0239836 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si30__he4_al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 + p --> he4 + al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.5056 + -27.5284 * tfactors.T9i + -56.5351 * tfactors.T913i + 1.60477 * tfactors.T913
                         + -1.40594 * tfactors.T9 + 0.127353 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.5284 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -56.5351 * tfactors.T943i + (1.0/3.0) * 1.60477 * tfactors.T923i
                              + -1.40594 + (5.0/3.0) * 0.127353 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si30__n_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 + he4 --> n + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.3228 + -40.5385 * tfactors.T9i + -0.725571 * tfactors.T913
                         + 0.430731 * tfactors.T9 + -0.0323663 * tfactors.T953;

    dln_set_rate_dT9 =  40.5385 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.725571 * tfactors.T923i
                              + 0.430731 + (5.0/3.0) * -0.0323663 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si30__p_p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si30 + he4 --> p + p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  81.0152 + -37.7526 * tfactors.T9i + 110.297 * tfactors.T913i + -193.863 * tfactors.T913
                         + 11.4977 * tfactors.T9 + -0.687235 * tfactors.T953 + 94.819 * tfactors.lnT9;

    dln_set_rate_dT9 =  37.7526 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 110.297 * tfactors.T943i + (1.0/3.0) * -193.863 * tfactors.T923i
                              + 11.4977 + (5.0/3.0) * -0.687235 * tfactors.T923 + 94.819 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si31__n_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si31 + p --> n + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  80.5195 + -3.3832 * tfactors.T9i + 119.352 * tfactors.T913i + -198.709 * tfactors.T913
                         + 10.5994 * tfactors.T9 + -0.583506 * tfactors.T953 + 100.693 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.3832 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 119.352 * tfactors.T943i + (1.0/3.0) * -198.709 * tfactors.T923i
                              + 10.5994 + (5.0/3.0) * -0.583506 * tfactors.T923 + 100.693 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si31__n_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si31 + he4 --> n + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -5.10649 + -2.7438 * tfactors.T9i + -22.4045 * tfactors.T913i + 23.4647 * tfactors.T913
                         + -4.73922 * tfactors.T9 + 0.371237 * tfactors.T953 + 4.62837 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.7438 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -22.4045 * tfactors.T943i + (1.0/3.0) * 23.4647 * tfactors.T923i
                              + -4.73922 + (5.0/3.0) * 0.371237 * tfactors.T923 + 4.62837 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_si32__n_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si32 + p --> n + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -32.8411 + -6.17898 * tfactors.T9i + -31.4944 * tfactors.T913i + 82.7906 * tfactors.T913
                         + -5.28792 * tfactors.T9 + 0.278753 * tfactors.T953 + -31.7623 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.17898 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.4944 * tfactors.T943i + (1.0/3.0) * 82.7906 * tfactors.T923i
                              + -5.28792 + (5.0/3.0) * 0.278753 * tfactors.T923 + -31.7623 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_si32__n_s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // si32 + he4 --> n + s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -29.9932 + -10.223 * tfactors.T9i + 32.5444 * tfactors.T913
                         + -2.95994 * tfactors.T9 + 0.119682 * tfactors.T953;

    dln_set_rate_dT9 =  10.223 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 32.5444 * tfactors.T923i
                              + -2.95994 + (5.0/3.0) * 0.119682 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p29__p_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 + n --> p + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.5351 + 1.48018 * tfactors.T913
                         + -0.177129 * tfactors.T9 + 0.0127163 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.48018 * tfactors.T923i
                              + -0.177129 + (5.0/3.0) * 0.0127163 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p29__he4_al26(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 + n --> he4 + al26

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -39.2446 + 41.9938 * tfactors.T913
                         + -4.54859 * tfactors.T9 + 0.243841 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 41.9938 * tfactors.T923i
                              + -4.54859 + (5.0/3.0) * 0.243841 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p29__p_s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p29 + he4 --> p + s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.2824 + -62.3802 * tfactors.T913i + 0.459085 * tfactors.T913
                         + -0.870169 * tfactors.T9 + 0.0631143 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -62.3802 * tfactors.T943i + (1.0/3.0) * 0.459085 * tfactors.T923i
                              + -0.870169 + (5.0/3.0) * 0.0631143 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p30__p_si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 + n --> p + si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.3359 + 1.88379 * tfactors.T913
                         + -0.330243 * tfactors.T9 + 0.0239836 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.88379 * tfactors.T923i
                              + -0.330243 + (5.0/3.0) * 0.0239836 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p30__he4_al27(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 + n --> he4 + al27

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacr 
    ln_set_rate =  8.01303 + 0.0036935 * tfactors.T9i + 5.40982 * tfactors.T913
                         + -0.265676 * tfactors.T9 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.0036935 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.40982 * tfactors.T923i
                              + -0.265676 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacr 
    ln_set_rate =  13.2288 + 0.0036935 * tfactors.T9i + 0.311974 * tfactors.T913
                         + -2.02044 * tfactors.T9;

    dln_set_rate_dT9 =  -0.0036935 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.311974 * tfactors.T923i
                              + -2.02044;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p30__n_cl33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 + he4 --> n + cl33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.9462 + -56.2069 * tfactors.T9i + 1.33535 * tfactors.T913
                         + -0.149988 * tfactors.T9 + 0.0279218 * tfactors.T953;

    dln_set_rate_dT9 =  56.2069 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.33535 * tfactors.T923i
                              + -0.149988 + (5.0/3.0) * 0.0279218 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p30__p_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p30 + he4 --> p + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  49.813 + -62.4643 * tfactors.T913i + 0.492934 * tfactors.T913
                         + -0.841855 * tfactors.T9 + 0.059263 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -62.4643 * tfactors.T943i + (1.0/3.0) * 0.492934 * tfactors.T923i
                              + -0.841855 + (5.0/3.0) * 0.059263 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p31__p_si31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + n --> p + si31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  81.2126 + -11.6108 * tfactors.T9i + 119.352 * tfactors.T913i + -198.709 * tfactors.T913
                         + 10.5994 * tfactors.T9 + -0.583506 * tfactors.T953 + 100.693 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.6108 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 119.352 * tfactors.T943i + (1.0/3.0) * -198.709 * tfactors.T923i
                              + 10.5994 + (5.0/3.0) * -0.583506 * tfactors.T923 + 100.693 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p31__he4_si28(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + p --> he4 + si28

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  -10.893 + -3.42575 * tfactors.T9i + 21.521 * tfactors.T913
                         + -1.90355 * tfactors.T9 + 0.092724 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.42575 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 21.521 * tfactors.T923i
                              + -1.90355 + (5.0/3.0) * 0.092724 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -12.919 + -1.87716 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.87716 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  60.8829 + -31.932 * tfactors.T913i + -77.0334 * tfactors.T913
                         + -43.6847 * tfactors.T9 + -4.28955 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.932 * tfactors.T943i + (1.0/3.0) * -77.0334 * tfactors.T923i
                              + -43.6847 + (5.0/3.0) * -4.28955 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p31__c12_ne20(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + p --> c12 + ne20

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rolfr
    ln_set_rate =  -266.452 + -156.019 * tfactors.T9i + 361.154 * tfactors.T913i + -92.643 * tfactors.T913
                         + -9.98738 * tfactors.T9 + 0.892737 * tfactors.T953 + 161.042 * tfactors.lnT9;

    dln_set_rate_dT9 =  156.019 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 361.154 * tfactors.T943i + (1.0/3.0) * -92.643 * tfactors.T923i
                              + -9.98738 + (5.0/3.0) * 0.892737 * tfactors.T923 + 161.042 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p31__o16_o16(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + p --> o16 + o16

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  86.3501 + -88.8797 * tfactors.T9i + -145.844 * tfactors.T913i + 8.72612 * tfactors.T913
                         + -0.554035 * tfactors.T9 + -0.137562 * tfactors.T953 + -6.88807 * tfactors.lnT9;

    dln_set_rate_dT9 =  88.8797 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -145.844 * tfactors.T943i + (1.0/3.0) * 8.72612 * tfactors.T923i
                              + -0.554035 + (5.0/3.0) * -0.137562 * tfactors.T923 + -6.88807 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p31__n_cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + he4 --> n + cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.9244 + -65.5365 * tfactors.T9i + -0.466069 * tfactors.T913
                         + 0.167169 * tfactors.T9 + -0.00537463 * tfactors.T953;

    dln_set_rate_dT9 =  65.5365 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.466069 * tfactors.T923i
                              + 0.167169 + (5.0/3.0) * -0.00537463 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p31__p_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p31 + he4 --> p + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  49.0993 + -62.5433 * tfactors.T913i + 1.69339 * tfactors.T913
                         + -1.27872 * tfactors.T9 + 0.106616 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -62.5433 * tfactors.T943i + (1.0/3.0) * 1.69339 * tfactors.T923i
                              + -1.27872 + (5.0/3.0) * 0.106616 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p32__p_si32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + n --> p + si32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -33.9397 + 0.296332 * tfactors.T9i + -31.4944 * tfactors.T913i + 82.7906 * tfactors.T913
                         + -5.28792 * tfactors.T9 + 0.278753 * tfactors.T953 + -31.7623 * tfactors.lnT9;

    dln_set_rate_dT9 =  -0.296332 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.4944 * tfactors.T943i + (1.0/3.0) * 82.7906 * tfactors.T923i
                              + -5.28792 + (5.0/3.0) * 0.278753 * tfactors.T923 + -31.7623 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p32__n_s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + p --> n + s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  82.294 + -3.56696 * tfactors.T9i + 124.605 * tfactors.T913i + -206.844 * tfactors.T913
                         + 11.0016 * tfactors.T9 + -0.612898 * tfactors.T953 + 104.905 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.56696 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 124.605 * tfactors.T943i + (1.0/3.0) * -206.844 * tfactors.T923i
                              + 11.0016 + (5.0/3.0) * -0.612898 * tfactors.T923 + 104.905 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p32__he4_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + p --> he4 + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  118.233 + -3.89928 * tfactors.T9i + 160.025 * tfactors.T913i + -285.126 * tfactors.T913
                         + 16.3226 * tfactors.T9 + -0.928477 * tfactors.T953 + 138.458 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.89928 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 160.025 * tfactors.T943i + (1.0/3.0) * -285.126 * tfactors.T923i
                              + 16.3226 + (5.0/3.0) * -0.928477 * tfactors.T923 + 138.458 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p32__n_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + he4 --> n + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -33.0327 + -10.8859 * tfactors.T9i + 35.1367 * tfactors.T913
                         + -3.30169 * tfactors.T9 + 0.150699 * tfactors.T953;

    dln_set_rate_dT9 =  10.8859 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 35.1367 * tfactors.T923i
                              + -3.30169 + (5.0/3.0) * 0.150699 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p32__p_s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p32 + he4 --> p + s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -31.5296 + -3.74729 * tfactors.T9i + -26.7922 * tfactors.T913i + 56.581 * tfactors.T913
                         + -10.5304 * tfactors.T9 + 0.9493 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.74729 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.7922 * tfactors.T943i + (1.0/3.0) * 56.581 * tfactors.T923i
                              + -10.5304 + (5.0/3.0) * 0.9493 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p33__n_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 + p --> n + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  5.79458 + -6.19492 * tfactors.T9i + 8.02978 * tfactors.T913
                         + -0.479244 * tfactors.T9 + 0.0134889 * tfactors.T953;

    dln_set_rate_dT9 =  6.19492 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 8.02978 * tfactors.T923i
                              + -0.479244 + (5.0/3.0) * 0.0134889 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p33__he4_si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 + p --> he4 + si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  81.5654 + -3.41491 * tfactors.T9i + 110.297 * tfactors.T913i + -193.863 * tfactors.T913
                         + 11.4977 * tfactors.T9 + -0.687235 * tfactors.T953 + 94.819 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.41491 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 110.297 * tfactors.T943i + (1.0/3.0) * -193.863 * tfactors.T923i
                              + 11.4977 + (5.0/3.0) * -0.687235 * tfactors.T923 + 94.819 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p33__n_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 + he4 --> n + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.13 + -28.5706 * tfactors.T9i + -0.927614 * tfactors.T913
                         + 1.68083 * tfactors.T9 + -0.183233 * tfactors.T953;

    dln_set_rate_dT9 =  28.5706 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.927614 * tfactors.T923i
                              + 1.68083 + (5.0/3.0) * -0.183233 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_p33__p_s36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p33 + he4 --> p + s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -16.0835 + -6.23702 * tfactors.T9i + -26.7991 * tfactors.T913i + 44.6374 * tfactors.T913
                         + -9.82916 * tfactors.T9 + 0.995523 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.23702 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -26.7991 * tfactors.T943i + (1.0/3.0) * 44.6374 * tfactors.T923i
                              + -9.82916 + (5.0/3.0) * 0.995523 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s32__p_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 + n --> p + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  83.3926 + -14.3359 * tfactors.T9i + 124.605 * tfactors.T913i + -206.844 * tfactors.T913
                         + 11.0016 * tfactors.T9 + -0.612898 * tfactors.T953 + 104.905 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.3359 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 124.605 * tfactors.T943i + (1.0/3.0) * -206.844 * tfactors.T923i
                              + 11.0016 + (5.0/3.0) * -0.612898 * tfactors.T923 + 104.905 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s32__he4_si29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 + n --> he4 + si29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -0.947538 + 9.48125 * tfactors.T913
                         + 0.4472 * tfactors.T9 + -0.119237 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 9.48125 * tfactors.T923i
                              + 0.4472 + (5.0/3.0) * -0.119237 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s32__he4_p29(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 + p --> he4 + p29

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.2142 + -48.7275 * tfactors.T9i + -62.3802 * tfactors.T913i + 0.459085 * tfactors.T913
                         + -0.870169 * tfactors.T9 + 0.0631143 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  48.7275 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -62.3802 * tfactors.T943i + (1.0/3.0) * 0.459085 * tfactors.T923i
                              + -0.870169 + (5.0/3.0) * 0.0631143 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s32__p_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s32 + he4 --> p + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  2.42563 + -27.6662 * tfactors.T9i + 5.33756 * tfactors.T913
                         + 1.64418 * tfactors.T9 + -0.246167 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.6662 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.33756 * tfactors.T923i
                              + 1.64418 + (5.0/3.0) * -0.246167 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -0.877602 + -25.5914 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.5914 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -57.395 + -22.1894 * tfactors.T9i + 25.5338 * tfactors.T913
                         + 6.45824 * tfactors.T9 + -0.950294 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.1894 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 25.5338 * tfactors.T923i
                              + 6.45824 + (5.0/3.0) * -0.950294 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  32.2544 + -21.6564 * tfactors.T9i + -30.9147 * tfactors.T913i + -1.2345 * tfactors.T913
                         + 22.5118 * tfactors.T9 + -33.0589 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  21.6564 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -30.9147 * tfactors.T943i + (1.0/3.0) * -1.2345 * tfactors.T923i
                              + 22.5118 + (5.0/3.0) * -33.0589 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s33__p_p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + n --> p + p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  5.10143 + 8.02978 * tfactors.T913
                         + -0.479244 * tfactors.T9 + 0.0134889 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 8.02978 * tfactors.T923i
                              + -0.479244 + (5.0/3.0) * 0.0134889 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s33__he4_si30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + n --> he4 + si30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.1798 + -0.725571 * tfactors.T913
                         + 0.430731 * tfactors.T9 + -0.0323663 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.725571 * tfactors.T923i
                              + 0.430731 + (5.0/3.0) * -0.0323663 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s33__n_cl33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + p --> n + cl33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.5772 + -73.8616 * tfactors.T9i + 1.39633 * tfactors.T913
                         + -0.136457 * tfactors.T9 + 0.00585594 * tfactors.T953;

    dln_set_rate_dT9 =  73.8616 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.39633 * tfactors.T923i
                              + -0.136457 + (5.0/3.0) * 0.00585594 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s33__he4_p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + p --> he4 + p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  50.7686 + -17.6546 * tfactors.T9i + -62.4643 * tfactors.T913i + 0.492934 * tfactors.T913
                         + -0.841855 * tfactors.T9 + 0.059263 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  17.6546 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -62.4643 * tfactors.T943i + (1.0/3.0) * 0.492934 * tfactors.T923i
                              + -0.841855 + (5.0/3.0) * 0.059263 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s33__n_ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + he4 --> n + ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  0.398258 + -23.219 * tfactors.T9i + 5.44923 * tfactors.T913
                         + 1.17359 * tfactors.T9 + -0.175811 * tfactors.T953;

    dln_set_rate_dT9 =  23.219 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.44923 * tfactors.T923i
                              + 1.17359 + (5.0/3.0) * -0.175811 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s33__p_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s33 + he4 --> p + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  23.6067 + -22.3757 * tfactors.T9i + -27.9044 * tfactors.T913i + 7.06482 * tfactors.T913
                         + -1.77458 * tfactors.T9 + 0.192878 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.3757 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -27.9044 * tfactors.T943i + (1.0/3.0) * 7.06482 * tfactors.T923i
                              + -1.77458 + (5.0/3.0) * 0.192878 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s34__he4_si31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + n --> he4 + si31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -2.47246 + -18.2474 * tfactors.T9i + -22.4045 * tfactors.T913i + 23.4647 * tfactors.T913
                         + -4.73922 * tfactors.T9 + 0.371237 * tfactors.T953 + 4.62837 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.2474 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -22.4045 * tfactors.T943i + (1.0/3.0) * 23.4647 * tfactors.T923i
                              + -4.73922 + (5.0/3.0) * 0.371237 * tfactors.T923 + 4.62837 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s34__n_cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + p --> n + cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.4445 + -72.8108 * tfactors.T9i + 0.847427 * tfactors.T913
                         + 0.000125282 * tfactors.T9 + -0.00573985 * tfactors.T953;

    dln_set_rate_dT9 =  72.8108 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.847427 * tfactors.T923i
                              + 0.000125282 + (5.0/3.0) * -0.00573985 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s34__he4_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + p --> he4 + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  51.0402 + -7.27426 * tfactors.T9i + -62.5433 * tfactors.T913i + 1.69339 * tfactors.T913
                         + -1.27872 * tfactors.T9 + 0.106616 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.27426 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -62.5433 * tfactors.T943i + (1.0/3.0) * 1.69339 * tfactors.T923i
                              + -1.27872 + (5.0/3.0) * 0.106616 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s34__n_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + he4 --> n + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM93 
    ln_set_rate =  18.5358 + -53.7288 * tfactors.T9i + 0.522368 * tfactors.T913
                         + -1.03944 * tfactors.T9 + 0.142735 * tfactors.T953;

    dln_set_rate_dT9 =  53.7288 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.522368 * tfactors.T923i
                              + -1.03944 + (5.0/3.0) * 0.142735 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM93 
    ln_set_rate =  18.5358 + -53.7288 * tfactors.T9i + -1.69894 * tfactors.T913
                         + 0.371187 * tfactors.T9 + -0.0457242 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  53.7288 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.69894 * tfactors.T923i
                              + 0.371187 + (5.0/3.0) * -0.0457242 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s34__p_cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s34 + he4 --> p + cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM93 
    ln_set_rate =  80.8229 + -35.2081 * tfactors.T9i + -47.5185 * tfactors.T913i + -32.046 * tfactors.T913
                         + 4.43077 * tfactors.T9 + -0.368628 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  35.2081 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -47.5185 * tfactors.T943i + (1.0/3.0) * -32.046 * tfactors.T923i
                              + 4.43077 + (5.0/3.0) * -0.368628 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_s35__he4_si32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 + n --> he4 + si32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -30.1276 + 32.5444 * tfactors.T913
                         + -2.95994 * tfactors.T9 + 0.119682 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 32.5444 * tfactors.T923i
                              + -2.95994 + (5.0/3.0) * 0.119682 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s35__n_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 + p --> n + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.51079 + -7.13865 * tfactors.T9i + 6.51754 * tfactors.T913
                         + -0.295846 * tfactors.T9 + -0.00271436 * tfactors.T953;

    dln_set_rate_dT9 =  7.13865 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.51754 * tfactors.T923i
                              + -0.295846 + (5.0/3.0) * -0.00271436 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s35__he4_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 + p --> he4 + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -30.5654 + -26.7922 * tfactors.T913i + 56.581 * tfactors.T913
                         + -10.5304 * tfactors.T9 + 0.9493 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -26.7922 * tfactors.T943i + (1.0/3.0) * 56.581 * tfactors.T923i
                              + -10.5304 + (5.0/3.0) * 0.9493 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s35__n_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s35 + he4 --> n + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  51.1473 + -65.58 * tfactors.T913i + 0.762185 * tfactors.T913
                         + -0.938779 * tfactors.T9 + 0.0668864 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -65.58 * tfactors.T943i + (1.0/3.0) * 0.762185 * tfactors.T923i
                              + -0.938779 + (5.0/3.0) * 0.0668864 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s36__n_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s36 + p --> n + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.7498 + -22.3336 * tfactors.T9i + 2.26066 * tfactors.T913
                         + -0.487956 * tfactors.T9 + 0.0471708 * tfactors.T953;

    dln_set_rate_dT9 =  22.3336 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.26066 * tfactors.T923i
                              + -0.487956 + (5.0/3.0) * 0.0471708 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_s36__he4_p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s36 + p --> he4 + p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -14.1346 + -26.7991 * tfactors.T913i + 44.6374 * tfactors.T913
                         + -9.82916 * tfactors.T9 + 0.995523 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -26.7991 * tfactors.T943i + (1.0/3.0) * 44.6374 * tfactors.T923i
                              + -9.82916 + (5.0/3.0) * 0.995523 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_s36__n_ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // s36 + he4 --> n + ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.1201 + -35.6081 * tfactors.T9i + -1.97008 * tfactors.T913
                         + 1.52238 * tfactors.T9 + -0.159721 * tfactors.T953;

    dln_set_rate_dT9 =  35.6081 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.97008 * tfactors.T923i
                              + 1.52238 + (5.0/3.0) * -0.159721 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl33__p_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 + n --> p + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.5772 + 1.39633 * tfactors.T913
                         + -0.136457 * tfactors.T9 + 0.00585594 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.39633 * tfactors.T923i
                              + -0.136457 + (5.0/3.0) * 0.00585594 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl33__he4_p30(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 + n --> he4 + p30

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.9018 + 1.33535 * tfactors.T913
                         + -0.149988 * tfactors.T9 + 0.0279218 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.33535 * tfactors.T923i
                              + -0.149988 + (5.0/3.0) * 0.0279218 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl33__p_ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl33 + he4 --> p + ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.1588 + -68.1442 * tfactors.T913i + 0.291238 * tfactors.T913
                         + -0.791384 * tfactors.T9 + 0.0524823 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.1442 * tfactors.T943i + (1.0/3.0) * 0.291238 * tfactors.T923i
                              + -0.791384 + (5.0/3.0) * 0.0524823 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl34__p_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 + n --> p + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.4445 + 0.847427 * tfactors.T913
                         + 0.000125282 * tfactors.T9 + -0.00573985 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.847427 * tfactors.T923i
                              + 0.000125282 + (5.0/3.0) * -0.00573985 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl34__he4_p31(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 + n --> he4 + p31

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.8653 + -0.466069 * tfactors.T913
                         + 0.167169 * tfactors.T9 + -0.00537463 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.466069 * tfactors.T923i
                              + 0.167169 + (5.0/3.0) * -0.00537463 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl34__n_k37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 + he4 --> n + k37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.0909 + -61.3412 * tfactors.T9i + 1.35231 * tfactors.T913
                         + -0.147095 * tfactors.T9 + 0.0306549 * tfactors.T953;

    dln_set_rate_dT9 =  61.3412 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.35231 * tfactors.T923i
                              + -0.147095 + (5.0/3.0) * 0.0306549 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl34__p_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl34 + he4 --> p + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.795 + -68.2165 * tfactors.T913i + 0.330057 * tfactors.T913
                         + -0.873334 * tfactors.T9 + 0.0592127 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.2165 * tfactors.T943i + (1.0/3.0) * 0.330057 * tfactors.T923i
                              + -0.873334 + (5.0/3.0) * 0.0592127 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl35__p_s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + n --> p + s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.51079 + 6.51754 * tfactors.T913
                         + -0.295846 * tfactors.T9 + -0.00271436 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 6.51754 * tfactors.T923i
                              + -0.295846 + (5.0/3.0) * -0.00271436 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl35__he4_p32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + n --> he4 + p32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -32.0685 + 35.1367 * tfactors.T913
                         + -3.30169 * tfactors.T9 + 0.150699 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 35.1367 * tfactors.T923i
                              + -3.30169 + (5.0/3.0) * 0.150699 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl35__he4_s32(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + p --> he4 + s32

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // il10r
    ln_set_rate =  2.29121 + -6.00976 * tfactors.T9i + 5.33756 * tfactors.T913
                         + 1.64418 * tfactors.T9 + -0.246167 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.00976 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.33756 * tfactors.T923i
                              + 1.64418 + (5.0/3.0) * -0.246167 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -1.01202 + -3.93495 * tfactors.T9i
                         + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.93495 * tfactors.T9i * tfactors.T9i
                              + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10r
    ln_set_rate =  -57.5294 + -0.532931 * tfactors.T9i + 25.5338 * tfactors.T913
                         + 6.45824 * tfactors.T9 + -0.950294 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.532931 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 25.5338 * tfactors.T923i
                              + 6.45824 + (5.0/3.0) * -0.950294 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // il10n
    ln_set_rate =  32.12 + -30.9147 * tfactors.T913i + -1.2345 * tfactors.T913
                         + 22.5118 * tfactors.T9 + -33.0589 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -30.9147 * tfactors.T943i + (1.0/3.0) * -1.2345 * tfactors.T923i
                              + 22.5118 + (5.0/3.0) * -33.0589 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl35__n_k38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + he4 --> n + k38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.8313 + -67.9937 * tfactors.T9i + 1.15173 * tfactors.T913
                         + -0.190157 * tfactors.T9 + 0.0305104 * tfactors.T953;

    dln_set_rate_dT9 =  67.9937 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.15173 * tfactors.T923i
                              + -0.190157 + (5.0/3.0) * 0.0305104 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl35__p_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl35 + he4 --> p + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  51.1272 + -68.2848 * tfactors.T913i + 2.5993 * tfactors.T913
                         + -1.59144 * tfactors.T9 + 0.137745 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -68.2848 * tfactors.T943i + (1.0/3.0) * 2.5993 * tfactors.T923i
                              + -1.59144 + (5.0/3.0) * 0.137745 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl36__p_s36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + n --> p + s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.1404 + 2.26066 * tfactors.T913
                         + -0.487956 * tfactors.T9 + 0.0471708 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.26066 * tfactors.T923i
                              + -0.487956 + (5.0/3.0) * 0.0471708 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cl36__he4_p33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + n --> he4 + p33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.4695 + -0.927614 * tfactors.T913
                         + 1.68083 * tfactors.T9 + -0.183233 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.927614 * tfactors.T923i
                              + 1.68083 + (5.0/3.0) * -0.183233 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl36__n_ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + p --> n + ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -24.2851 + -0.843218 * tfactors.T9i + 34.7356 * tfactors.T913
                         + -5.0791 * tfactors.T9 + 0.381814 * tfactors.T953;

    dln_set_rate_dT9 =  0.843218 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 34.7356 * tfactors.T923i
                              + -5.0791 + (5.0/3.0) * 0.381814 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl36__he4_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + p --> he4 + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  24.6393 + -27.9044 * tfactors.T913i + 7.06482 * tfactors.T913
                         + -1.77458 * tfactors.T9 + 0.192878 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -27.9044 * tfactors.T943i + (1.0/3.0) * 7.06482 * tfactors.T923i
                              + -1.77458 + (5.0/3.0) * 0.192878 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl36__n_k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + he4 --> n + k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -19.8313 + -15.7966 * tfactors.T9i + 20.3122 * tfactors.T913
                         + -0.37149 * tfactors.T9 + -0.0867942 * tfactors.T953;

    dln_set_rate_dT9 =  15.7966 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 20.3122 * tfactors.T923i
                              + -0.37149 + (5.0/3.0) * -0.0867942 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl36__p_ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl36 + he4 --> p + ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.40378 + -13.2744 * tfactors.T9i + -29.0085 * tfactors.T913i + 15.2414 * tfactors.T913
                         + -1.01027 * tfactors.T9 + -0.0165013 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.2744 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -29.0085 * tfactors.T943i + (1.0/3.0) * 15.2414 * tfactors.T923i
                              + -1.01027 + (5.0/3.0) * -0.0165013 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl37__n_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 + p --> n + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.2094 + -18.5233 * tfactors.T9i + 1.64495 * tfactors.T913
                         + -0.154677 * tfactors.T9 + 0.0083347 * tfactors.T953;

    dln_set_rate_dT9 =  18.5233 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.64495 * tfactors.T923i
                              + -0.154677 + (5.0/3.0) * 0.0083347 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cl37__he4_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 + p --> he4 + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM93 
    ln_set_rate =  80.6961 + -47.5185 * tfactors.T913i + -32.046 * tfactors.T913
                         + 4.43077 * tfactors.T9 + -0.368628 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -47.5185 * tfactors.T943i + (1.0/3.0) * -32.046 * tfactors.T923i
                              + 4.43077 + (5.0/3.0) * -0.368628 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl37__n_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 + he4 --> n + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.6408 + -44.9411 * tfactors.T9i + -0.86425 * tfactors.T913
                         + 0.646211 * tfactors.T9 + -0.0583195 * tfactors.T953;

    dln_set_rate_dT9 =  44.9411 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.86425 * tfactors.T923i
                              + 0.646211 + (5.0/3.0) * -0.0583195 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cl37__p_ar40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cl37 + he4 --> p + ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.9644 + -18.4011 * tfactors.T9i + -29.0146 * tfactors.T913i + 15.2952 * tfactors.T913
                         + -3.22171 * tfactors.T9 + 0.283382 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  18.4011 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -29.0146 * tfactors.T943i + (1.0/3.0) * 15.2952 * tfactors.T923i
                              + -3.22171 + (5.0/3.0) * 0.283382 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar36__p_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 + n --> p + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -22.6757 + 34.7356 * tfactors.T913
                         + -5.0791 * tfactors.T9 + 0.381814 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 34.7356 * tfactors.T923i
                              + -5.0791 + (5.0/3.0) * 0.381814 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar36__he4_s33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 + n --> he4 + s33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  3.04033 + 5.44923 * tfactors.T913
                         + 1.17359 * tfactors.T9 + -0.175811 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 5.44923 * tfactors.T923i
                              + 1.17359 + (5.0/3.0) * -0.175811 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar36__he4_cl33(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 + p --> he4 + cl33

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.8009 + -50.6426 * tfactors.T9i + -68.1442 * tfactors.T913i + 0.291238 * tfactors.T913
                         + -0.791384 * tfactors.T9 + 0.0524823 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  50.6426 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.1442 * tfactors.T943i + (1.0/3.0) * 0.291238 * tfactors.T923i
                              + -0.791384 + (5.0/3.0) * 0.0524823 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar36__p_k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar36 + he4 --> p + k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.6367 + -14.9533 * tfactors.T9i + -30.0732 * tfactors.T913i + 7.03263 * tfactors.T913
                         + -1.10085 * tfactors.T9 + 0.133768 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.9533 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -30.0732 * tfactors.T943i + (1.0/3.0) * 7.03263 * tfactors.T923i
                              + -1.10085 + (5.0/3.0) * 0.133768 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar37__p_cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + n --> p + cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.2094 + 1.64495 * tfactors.T913
                         + -0.154677 * tfactors.T9 + 0.0083347 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.64495 * tfactors.T923i
                              + -0.154677 + (5.0/3.0) * 0.0083347 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar37__he4_s34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + n --> he4 + s34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM93 
    ln_set_rate =  18.409 + -1.69894 * tfactors.T913
                         + 0.371187 * tfactors.T9 + -0.0457242 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.69894 * tfactors.T923i
                              + 0.371187 + (5.0/3.0) * -0.0457242 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM93 
    ln_set_rate =  18.409 + 0.522368 * tfactors.T913
                         + -1.03944 * tfactors.T9 + 0.142735 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.522368 * tfactors.T923i
                              + -1.03944 + (5.0/3.0) * 0.142735 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar37__n_k37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + p --> n + k37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.3703 + -80.417 * tfactors.T9i + 0.399131 * tfactors.T913
                         + 0.0819317 * tfactors.T9 + -0.0133489 * tfactors.T953;

    dln_set_rate_dT9 =  80.417 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.399131 * tfactors.T923i
                              + 0.0819317 + (5.0/3.0) * -0.0133489 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar37__he4_cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + p --> he4 + cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.6682 + -19.0758 * tfactors.T9i + -68.2165 * tfactors.T913i + 0.330057 * tfactors.T913
                         + -0.873334 * tfactors.T9 + 0.0592127 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.0758 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.2165 * tfactors.T943i + (1.0/3.0) * 0.330057 * tfactors.T923i
                              + -0.873334 + (5.0/3.0) * 0.0592127 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar37__n_ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + he4 --> n + ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -12.0914 + -20.2822 * tfactors.T9i + 13.8882 * tfactors.T913
                         + 0.260223 * tfactors.T9 + -0.108063 * tfactors.T953;

    dln_set_rate_dT9 =  20.2822 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 13.8882 * tfactors.T923i
                              + 0.260223 + (5.0/3.0) * -0.108063 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar37__p_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar37 + he4 --> p + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  23.3208 + -26.4178 * tfactors.T9i + -30.0795 * tfactors.T913i + 8.28189 * tfactors.T913
                         + -2.15178 * tfactors.T9 + 0.242064 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.4178 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -30.0795 * tfactors.T943i + (1.0/3.0) * 8.28189 * tfactors.T923i
                              + -2.15178 + (5.0/3.0) * 0.242064 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar38__he4_s35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + n --> he4 + s35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  53.7965 + -2.57381 * tfactors.T9i + -65.58 * tfactors.T913i + 0.762185 * tfactors.T913
                         + -0.938779 * tfactors.T9 + 0.0668864 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.57381 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -65.58 * tfactors.T943i + (1.0/3.0) * 0.762185 * tfactors.T923i
                              + -0.938779 + (5.0/3.0) * 0.0668864 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar38__n_k38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + p --> n + k38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.5484 + -77.7062 * tfactors.T9i + -0.5015 * tfactors.T913
                         + 0.324921 * tfactors.T9 + -0.0393691 * tfactors.T953;

    dln_set_rate_dT9 =  77.7062 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.5015 * tfactors.T923i
                              + 0.324921 + (5.0/3.0) * -0.0393691 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar38__he4_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + p --> he4 + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  53.7764 + -9.71246 * tfactors.T9i + -68.2848 * tfactors.T913i + 2.5993 * tfactors.T913
                         + -1.59144 * tfactors.T9 + 0.137745 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  9.71246 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -68.2848 * tfactors.T943i + (1.0/3.0) * 2.5993 * tfactors.T923i
                              + -1.59144 + (5.0/3.0) * 0.137745 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar38__n_ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + he4 --> n + ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ta18 
    ln_set_rate =  17.7791 + -60.6168 * tfactors.T9i + -0.0142 * tfactors.T913i + -0.10052 * tfactors.T913
                         + 0.27737 * tfactors.T9 + -0.00483 * tfactors.T953 + -0.2165 * tfactors.lnT9;

    dln_set_rate_dT9 =  60.6168 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.0142 * tfactors.T943i + (1.0/3.0) * -0.10052 * tfactors.T923i
                              + 0.27737 + (5.0/3.0) * -0.00483 * tfactors.T923 + -0.2165 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar38__p_k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar38 + he4 --> p + k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // tb18 
    ln_set_rate =  64.5247 + -47.3255 * tfactors.T9i + 9.28681 * tfactors.T913i + -73.161 * tfactors.T913
                         + 4.26053 * tfactors.T9 + -0.235892 * tfactors.T953 + 31.8226 * tfactors.lnT9;

    dln_set_rate_dT9 =  47.3255 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.28681 * tfactors.T943i + (1.0/3.0) * -73.161 * tfactors.T923i
                              + 4.26053 + (5.0/3.0) * -0.235892 * tfactors.T923 + 31.8226 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ar39__he4_s36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 + n --> he4 + s36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.3069 + -1.97008 * tfactors.T913
                         + 1.52238 * tfactors.T9 + -0.159721 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.97008 * tfactors.T923i
                              + 1.52238 + (5.0/3.0) * -0.159721 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar39__n_k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 + p --> n + k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -15.9025 + -2.52219 * tfactors.T9i + 26.5209 * tfactors.T913
                         + -3.63684 * tfactors.T9 + 0.276163 * tfactors.T953;

    dln_set_rate_dT9 =  2.52219 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 26.5209 * tfactors.T923i
                              + -3.63684 + (5.0/3.0) * 0.276163 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar39__he4_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 + p --> he4 + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.20001 + -29.0085 * tfactors.T913i + 15.2414 * tfactors.T913
                         + -1.01027 * tfactors.T9 + -0.0165013 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -29.0085 * tfactors.T943i + (1.0/3.0) * 15.2414 * tfactors.T923i
                              + -1.01027 + (5.0/3.0) * -0.0165013 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar39__n_ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar39 + he4 --> n + ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -91.8716 + -3.96108 * tfactors.T9i + 88.8565 * tfactors.T913
                         + -12.9534 * tfactors.T9 + 0.93832 * tfactors.T953;

    dln_set_rate_dT9 =  3.96108 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 88.8565 * tfactors.T923i
                              + -12.9534 + (5.0/3.0) * 0.93832 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar40__n_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar40 + p --> n + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.3302 + -26.54 * tfactors.T9i + -0.499903 * tfactors.T913
                         + 0.849663 * tfactors.T9 + -0.0834774 * tfactors.T953;

    dln_set_rate_dT9 =  26.54 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.499903 * tfactors.T923i
                              + 0.849663 + (5.0/3.0) * -0.0834774 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ar40__he4_cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar40 + p --> he4 + cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.62 + -29.0146 * tfactors.T913i + 15.2952 * tfactors.T913
                         + -3.22171 * tfactors.T9 + 0.283382 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -29.0146 * tfactors.T943i + (1.0/3.0) * 15.2952 * tfactors.T923i
                              + -3.22171 + (5.0/3.0) * 0.283382 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ar40__n_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ar40 + he4 --> n + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  1.12753 + -26.4311 * tfactors.T9i + 4.3289 * tfactors.T913
                         + 1.46375 * tfactors.T9 + -0.180625 * tfactors.T953;

    dln_set_rate_dT9 =  26.4311 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.3289 * tfactors.T923i
                              + 1.46375 + (5.0/3.0) * -0.180625 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k37__p_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k37 + n --> p + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.3703 + 0.399131 * tfactors.T913
                         + 0.0819317 * tfactors.T9 + -0.0133489 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.399131 * tfactors.T923i
                              + 0.0819317 + (5.0/3.0) * -0.0133489 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k37__he4_cl34(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k37 + n --> he4 + cl34

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.9641 + 1.35231 * tfactors.T913
                         + -0.147095 * tfactors.T9 + 0.0306549 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.35231 * tfactors.T923i
                              + -0.147095 + (5.0/3.0) * 0.0306549 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k37__p_ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k37 + he4 --> p + ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.2966 + -73.6776 * tfactors.T913i + 0.493294 * tfactors.T913
                         + -0.902307 * tfactors.T9 + 0.0641391 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.6776 * tfactors.T943i + (1.0/3.0) * 0.493294 * tfactors.T923i
                              + -0.902307 + (5.0/3.0) * 0.0641391 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k38__p_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 + n --> p + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.6025 + -0.5015 * tfactors.T913
                         + 0.324921 * tfactors.T9 + -0.0393691 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.5015 * tfactors.T923i
                              + 0.324921 + (5.0/3.0) * -0.0393691 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k38__he4_cl35(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 + n --> he4 + cl35

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.5346 + 1.15173 * tfactors.T913
                         + -0.190157 * tfactors.T9 + 0.0305104 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.15173 * tfactors.T923i
                              + -0.190157 + (5.0/3.0) * 0.0305104 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k38__p_ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k38 + he4 --> p + ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.4204 + -73.7407 * tfactors.T913i + 0.600725 * tfactors.T913
                         + -0.957475 * tfactors.T9 + 0.0689286 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.7407 * tfactors.T943i + (1.0/3.0) * 0.600725 * tfactors.T923i
                              + -0.957475 + (5.0/3.0) * 0.0689286 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k39__p_ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 + n --> p + ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -15.2094 + 26.5209 * tfactors.T913
                         + -3.63684 * tfactors.T9 + 0.276163 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 26.5209 * tfactors.T923i
                              + -3.63684 + (5.0/3.0) * 0.276163 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k39__he4_cl36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 + n --> he4 + cl36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -18.3419 + 20.3122 * tfactors.T913
                         + -0.37149 * tfactors.T9 + -0.0867942 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 20.3122 * tfactors.T923i
                              + -0.37149 + (5.0/3.0) * -0.0867942 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k39__he4_ar36(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 + p --> he4 + ar36

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.5166 + -30.0732 * tfactors.T913i + 7.03263 * tfactors.T913
                         + -1.10085 * tfactors.T9 + 0.133768 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -30.0732 * tfactors.T943i + (1.0/3.0) * 7.03263 * tfactors.T923i
                              + -1.10085 + (5.0/3.0) * 0.133768 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k39__p_ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k39 + he4 --> p + ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -80.8734 + -1.43889 * tfactors.T9i + -31.1381 * tfactors.T913i + 117.868 * tfactors.T913
                         + -27.0455 * tfactors.T9 + 2.75661 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.43889 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.1381 * tfactors.T943i + (1.0/3.0) * 117.868 * tfactors.T923i
                              + -27.0455 + (5.0/3.0) * 2.75661 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k40__p_ar40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + n --> p + ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.133 + -0.499903 * tfactors.T913
                         + 0.849663 * tfactors.T9 + -0.0834774 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.499903 * tfactors.T923i
                              + 0.849663 + (5.0/3.0) * -0.0834774 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_k40__he4_cl37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + n --> he4 + cl37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.0992 + -0.86425 * tfactors.T913
                         + 0.646211 * tfactors.T9 + -0.0583195 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.86425 * tfactors.T923i
                              + 0.646211 + (5.0/3.0) * -0.0583195 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k40__n_ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + p --> n + ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  32.1312 + -30.0795 * tfactors.T913i + 2.76095 * tfactors.T913
                         + -1.51745 * tfactors.T9 + 0.191236 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -30.0795 * tfactors.T943i + (1.0/3.0) * 2.76095 * tfactors.T923i
                              + -1.51745 + (5.0/3.0) * 0.191236 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k40__he4_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + p --> he4 + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  23.7792 + -30.0795 * tfactors.T913i + 8.28189 * tfactors.T913
                         + -2.15178 * tfactors.T9 + 0.242064 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -30.0795 * tfactors.T943i + (1.0/3.0) * 8.28189 * tfactors.T923i
                              + -2.15178 + (5.0/3.0) * 0.242064 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k40__n_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + he4 --> n + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.9468 + -34.7402 * tfactors.T9i + -0.653091 * tfactors.T913
                         + 1.79632 * tfactors.T9 + -0.19216 * tfactors.T953;

    dln_set_rate_dT9 =  34.7402 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.653091 * tfactors.T923i
                              + 1.79632 + (5.0/3.0) * -0.19216 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k40__p_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k40 + he4 --> p + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  43.3098 + -73.858 * tfactors.T913i + 16.1645 * tfactors.T913
                         + -5.93343 * tfactors.T9 + 0.650563 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.858 * tfactors.T943i + (1.0/3.0) * 16.1645 * tfactors.T923i
                              + -5.93343 + (5.0/3.0) * 0.650563 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k41__n_ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 + p --> n + ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM86 
    ln_set_rate =  8.69806 + -13.9718 * tfactors.T9i + 6.52588 * tfactors.T913
                         + -1.55272 * tfactors.T9 + 0.150334 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.9718 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.52588 * tfactors.T923i
                              + -1.55272 + (5.0/3.0) * 0.150334 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM86 
    ln_set_rate =  15.9784 + -13.9718 * tfactors.T9i + -2.82146 * tfactors.T913
                         + 1.71734 * tfactors.T9 + -0.187775 * tfactors.T953;

    dln_set_rate_dT9 =  13.9718 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.82146 * tfactors.T923i
                              + 1.71734 + (5.0/3.0) * -0.187775 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_k41__he4_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 + p --> he4 + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // tb18 
    ln_set_rate =  64.4107 + -0.681143 * tfactors.T9i + 9.28681 * tfactors.T913i + -73.161 * tfactors.T913
                         + 4.26053 * tfactors.T9 + -0.235892 * tfactors.T953 + 31.8226 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.681143 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 9.28681 * tfactors.T943i + (1.0/3.0) * -73.161 * tfactors.T923i
                              + 4.26053 + (5.0/3.0) * -0.235892 * tfactors.T923 + 31.8226 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k41__n_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 + he4 --> n + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM91 
    ln_set_rate =  12.4167 + -39.3393 * tfactors.T9i + -2.89121 * tfactors.T913
                         + 2.26347 * tfactors.T9 + -0.251579 * tfactors.T953;

    dln_set_rate_dT9 =  39.3393 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.89121 * tfactors.T923i
                              + 2.26347 + (5.0/3.0) * -0.251579 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM91 
    ln_set_rate =  12.8237 + -39.3393 * tfactors.T9i + -7.79828 * tfactors.T913
                         + 4.55188 * tfactors.T9 + -0.667478 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.3393 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -7.79828 * tfactors.T923i
                              + 4.55188 + (5.0/3.0) * -0.667478 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_k41__p_ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // k41 + he4 --> p + ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM91n
    ln_set_rate =  48.7841 + -73.9 * tfactors.T913i + 5.43181 * tfactors.T913
                         + -2.12763 * tfactors.T9 + 0.134461 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.9 * tfactors.T943i + (1.0/3.0) * 5.43181 * tfactors.T923i
                              + -2.12763 + (5.0/3.0) * 0.134461 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM91n
    ln_set_rate =  55.5 + -73.9 * tfactors.T913i + -0.410794 * tfactors.T913
                         + 0.365336 * tfactors.T9 + -0.607187 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -73.9 * tfactors.T943i + (1.0/3.0) * -0.410794 * tfactors.T923i
                              + 0.365336 + (5.0/3.0) * -0.607187 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca40__p_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 + n --> p + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.3284 + -6.13558 * tfactors.T9i + -30.0795 * tfactors.T913i + 2.76095 * tfactors.T913
                         + -1.51745 * tfactors.T9 + 0.191236 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.13558 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -30.0795 * tfactors.T943i + (1.0/3.0) * 2.76095 * tfactors.T923i
                              + -1.51745 + (5.0/3.0) * 0.191236 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca40__he4_ar37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 + n --> he4 + ar37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -9.43576 + 13.8882 * tfactors.T913
                         + 0.260223 * tfactors.T9 + -0.108063 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 13.8882 * tfactors.T923i
                              + 0.260223 + (5.0/3.0) * -0.108063 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca40__he4_k37(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 + p --> he4 + k37

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.9522 + -60.1348 * tfactors.T9i + -73.6776 * tfactors.T913i + 0.493294 * tfactors.T913
                         + -0.902307 * tfactors.T9 + 0.0641391 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  60.1348 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.6776 * tfactors.T943i + (1.0/3.0) * 0.493294 * tfactors.T923i
                              + -0.902307 + (5.0/3.0) * 0.0641391 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca40__p_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca40 + he4 --> p + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  35.6575 + -40.8757 * tfactors.T9i + -32.1734 * tfactors.T913i + 0.0296879 * tfactors.T913
                         + -0.95232 * tfactors.T9 + 0.129022 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  40.8757 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.1734 * tfactors.T943i + (1.0/3.0) * 0.0296879 * tfactors.T923i
                              + -0.95232 + (5.0/3.0) * 0.129022 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca41__p_k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 + n --> p + k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM86 
    ln_set_rate =  15.2853 + -2.82146 * tfactors.T913
                         + 1.71734 * tfactors.T9 + -0.187775 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.82146 * tfactors.T923i
                              + 1.71734 + (5.0/3.0) * -0.187775 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM86 
    ln_set_rate =  8.00491 + 6.52588 * tfactors.T913
                         + -1.55272 * tfactors.T9 + 0.150334 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * 6.52588 * tfactors.T923i
                              + -1.55272 + (5.0/3.0) * 0.150334 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca41__he4_ar38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 + n --> he4 + ar38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ta18 
    ln_set_rate =  16.972 + -1.36064e-05 * tfactors.T9i + -0.0142 * tfactors.T913i + -0.10052 * tfactors.T913
                         + 0.27737 * tfactors.T9 + -0.00483 * tfactors.T953 + -0.2165 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.36064e-05 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.0142 * tfactors.T943i + (1.0/3.0) * -0.10052 * tfactors.T923i
                              + 0.27737 + (5.0/3.0) * -0.00483 * tfactors.T923 + -0.2165 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca41__he4_k38(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 + p --> he4 + k38

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.5592 + -17.0935 * tfactors.T9i + -73.7407 * tfactors.T913i + 0.600725 * tfactors.T913
                         + -0.957475 * tfactors.T9 + 0.0689286 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  17.0935 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.7407 * tfactors.T943i + (1.0/3.0) * 0.600725 * tfactors.T923i
                              + -0.957475 + (5.0/3.0) * 0.0689286 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca41__n_ti44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 + he4 --> n + ti44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  4.15144 + -37.5487 * tfactors.T9i + 2.68094 * tfactors.T913
                         + 1.34285 * tfactors.T9 + -0.18134 * tfactors.T953;

    dln_set_rate_dT9 =  37.5487 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.68094 * tfactors.T923i
                              + 1.34285 + (5.0/3.0) * -0.18134 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca41__p_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca41 + he4 --> p + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.3516 + -25.3642 * tfactors.T9i + -32.179 * tfactors.T913i + 13.8907 * tfactors.T913
                         + -3.30408 * tfactors.T9 + 0.332186 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.3642 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.179 * tfactors.T943i + (1.0/3.0) * 13.8907 * tfactors.T923i
                              + -3.30408 + (5.0/3.0) * 0.332186 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca42__he4_ar39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 + n --> he4 + ar39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -88.517 + 88.8565 * tfactors.T913
                         + -12.9534 * tfactors.T9 + 0.93832 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 88.8565 * tfactors.T923i
                              + -12.9534 + (5.0/3.0) * 0.93832 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca42__he4_k39(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 + p --> he4 + k39

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -78.212 + -31.1381 * tfactors.T913i + 117.868 * tfactors.T913
                         + -27.0455 * tfactors.T9 + 2.75661 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.1381 * tfactors.T943i + (1.0/3.0) * 117.868 * tfactors.T923i
                              + -27.0455 + (5.0/3.0) * 2.75661 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca42__n_ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 + he4 --> n + ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.2379 + -60.2011 * tfactors.T9i + -1.31041 * tfactors.T913
                         + 0.516347 * tfactors.T9 + -0.0189198 * tfactors.T953;

    dln_set_rate_dT9 =  60.2011 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.31041 * tfactors.T923i
                              + 0.516347 + (5.0/3.0) * -0.0189198 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca42__p_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca42 + he4 --> p + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.625 + -27.1933 * tfactors.T9i + -32.1843 * tfactors.T913i + 14.0733 * tfactors.T913
                         + -3.38786 * tfactors.T9 + 0.349494 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.1933 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -32.1843 * tfactors.T943i + (1.0/3.0) * 14.0733 * tfactors.T923i
                              + -3.38786 + (5.0/3.0) * 0.349494 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ca43__he4_ar40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + n --> he4 + ar40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  0.325905 + 4.3289 * tfactors.T913
                         + 1.46375 * tfactors.T9 + -0.180625 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.3289 * tfactors.T923i
                              + 1.46375 + (5.0/3.0) * -0.180625 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca43__n_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + p --> n + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.4535 + -34.849 * tfactors.T9i + -0.494422 * tfactors.T913
                         + 0.261414 * tfactors.T9 + -0.0285528 * tfactors.T953;

    dln_set_rate_dT9 =  34.849 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.494422 * tfactors.T923i
                              + 0.261414 + (5.0/3.0) * -0.0285528 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca43__he4_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + p --> he4 + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  44.7054 + -0.108839 * tfactors.T9i + -73.858 * tfactors.T913i + 16.1645 * tfactors.T913
                         + -5.93343 * tfactors.T9 + 0.650563 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.108839 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.858 * tfactors.T943i + (1.0/3.0) * 16.1645 * tfactors.T923i
                              + -5.93343 + (5.0/3.0) * 0.650563 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca43__n_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + he4 --> n + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  53.4643 + -76.5897 * tfactors.T913i + 3.69244 * tfactors.T913
                         + -1.90131 * tfactors.T9 + 0.171994 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.5897 * tfactors.T943i + (1.0/3.0) * 3.69244 * tfactors.T923i
                              + -1.90131 + (5.0/3.0) * 0.171994 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca43__p_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca43 + he4 --> p + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  69.4699 + -22.8373 * tfactors.T9i + 189.856 * tfactors.T913i + -278.908 * tfactors.T913
                         + 13.9142 * tfactors.T9 + -0.770736 * tfactors.T953 + 153.141 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.8373 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 189.856 * tfactors.T943i + (1.0/3.0) * -278.908 * tfactors.T923i
                              + 13.9142 + (5.0/3.0) * -0.770736 * tfactors.T923 + 153.141 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca44__n_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 + p --> n + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  22.5127 + -51.4628 * tfactors.T9i + -1.95318 * tfactors.T913
                         + 0.326277 * tfactors.T9 + -0.0205095 * tfactors.T953;

    dln_set_rate_dT9 =  51.4628 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.95318 * tfactors.T923i
                              + 0.326277 + (5.0/3.0) * -0.0205095 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca44__he4_k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 + p --> he4 + k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM91n
    ln_set_rate =  51.4508 + -12.1383 * tfactors.T9i + -73.9 * tfactors.T913i + 5.43181 * tfactors.T913
                         + -2.12763 * tfactors.T9 + 0.134461 * tfactors.T953 + 0.333333 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.1383 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.9 * tfactors.T943i + (1.0/3.0) * 5.43181 * tfactors.T923i
                              + -2.12763 + (5.0/3.0) * 0.134461 * tfactors.T923 + 0.333333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM91n
    ln_set_rate =  58.1667 + -12.1383 * tfactors.T9i + -73.9 * tfactors.T913i + -0.410794 * tfactors.T913
                         + 0.365336 * tfactors.T9 + -0.607187 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.1383 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -73.9 * tfactors.T943i + (1.0/3.0) * -0.410794 * tfactors.T923i
                              + 0.365336 + (5.0/3.0) * -0.607187 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca44__n_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 + he4 --> n + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -3.44255 + -25.3267 * tfactors.T9i + 4.6504 * tfactors.T913
                         + 2.25932 * tfactors.T9 + -0.286843 * tfactors.T953;

    dln_set_rate_dT9 =  25.3267 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.6504 * tfactors.T923i
                              + 2.25932 + (5.0/3.0) * -0.286843 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca44__p_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca44 + he4 --> p + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  75.2496 + -29.0126 * tfactors.T9i + 224.282 * tfactors.T913i + -318.978 * tfactors.T913
                         + 15.9466 * tfactors.T9 + -0.877308 * tfactors.T953 + 174.938 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.0126 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 224.282 * tfactors.T943i + (1.0/3.0) * -318.978 * tfactors.T923i
                              + 15.9466 + (5.0/3.0) * -0.877308 * tfactors.T923 + 174.938 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca45__n_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 + p --> n + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -3.98017 + -6.10982 * tfactors.T9i + 14.7265 * tfactors.T913
                         + -1.41914 * tfactors.T9 + 0.0785177 * tfactors.T953;

    dln_set_rate_dT9 =  6.10982 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 14.7265 * tfactors.T923i
                              + -1.41914 + (5.0/3.0) * 0.0785177 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca45__n_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 + he4 --> n + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.1268 + -76.6866 * tfactors.T913i + -0.885239 * tfactors.T913
                         + -0.554755 * tfactors.T9 + 0.0189393 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.6866 * tfactors.T943i + (1.0/3.0) * -0.885239 * tfactors.T923i
                              + -0.554755 + (5.0/3.0) * 0.0189393 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca45__p_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca45 + he4 --> p + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  71.9187 + -19.6095 * tfactors.T9i + 239.338 * tfactors.T913i + -335.863 * tfactors.T913
                         + 14.1283 * tfactors.T9 + -0.596544 * tfactors.T953 + 190.967 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.6095 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 239.338 * tfactors.T943i + (1.0/3.0) * -335.863 * tfactors.T923i
                              + 14.1283 + (5.0/3.0) * -0.596544 * tfactors.T923 + 190.967 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca46__n_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca46 + p --> n + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  76.3672 + -25.675 * tfactors.T9i + 65.2318 * tfactors.T913i + -132.177 * tfactors.T913
                         + 8.05925 * tfactors.T9 + -0.425861 * tfactors.T953 + 59.0907 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.675 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 65.2318 * tfactors.T943i + (1.0/3.0) * -132.177 * tfactors.T923i
                              + 8.05925 + (5.0/3.0) * -0.425861 * tfactors.T923 + 59.0907 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca46__n_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca46 + he4 --> n + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -105.987 + -2.58408 * tfactors.T9i + 100.098 * tfactors.T913
                         + -14.6121 * tfactors.T9 + 1.09235 * tfactors.T953;

    dln_set_rate_dT9 =  2.58408 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 100.098 * tfactors.T923i
                              + -14.6121 + (5.0/3.0) * 1.09235 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca46__p_sc49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca46 + he4 --> p + sc49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  74.0275 + -22.4589 * tfactors.T9i + 218.203 * tfactors.T913i + -316.114 * tfactors.T913
                         + 14.9186 * tfactors.T9 + -0.720017 * tfactors.T953 + 174.788 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.4589 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 218.203 * tfactors.T943i + (1.0/3.0) * -316.114 * tfactors.T923i
                              + 14.9186 + (5.0/3.0) * -0.720017 * tfactors.T923 + 174.788 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca47__n_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca47 + p --> n + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.8341 + -31.164 * tfactors.T913i + -0.314533 * tfactors.T913
                         + -0.0979736 * tfactors.T9 + 0.00385901 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -31.164 * tfactors.T943i + (1.0/3.0) * -0.314533 * tfactors.T923i
                              + -0.0979736 + (5.0/3.0) * 0.00385901 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca47__n_ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca47 + he4 --> n + ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.426 + -76.7758 * tfactors.T913i + -0.981924 * tfactors.T913
                         + -0.52791 * tfactors.T9 + 0.0150723 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -76.7758 * tfactors.T943i + (1.0/3.0) * -0.981924 * tfactors.T923i
                              + -0.52791 + (5.0/3.0) * 0.0150723 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ca48__n_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca48 + p --> n + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  196.239 + -7.0501 * tfactors.T9i + 149.725 * tfactors.T913i + -359.287 * tfactors.T913
                         + 24.8127 * tfactors.T9 + -1.57647 * tfactors.T953 + 151.916 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.0501 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 149.725 * tfactors.T943i + (1.0/3.0) * -359.287 * tfactors.T923i
                              + 24.8127 + (5.0/3.0) * -1.57647 * tfactors.T923 + 151.916 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ca48__n_ti51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ca48 + he4 --> n + ti51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  72.5425 + -13.9828 * tfactors.T9i + 343.859 * tfactors.T913i + -441.137 * tfactors.T913
                         + 18.781 * tfactors.T9 + -0.911515 * tfactors.T953 + 254.789 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.9828 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 343.859 * tfactors.T943i + (1.0/3.0) * -441.137 * tfactors.T923i
                              + 18.781 + (5.0/3.0) * -0.911515 * tfactors.T923 + 254.789 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc43__p_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + n --> p + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.4535 + -0.494422 * tfactors.T913
                         + 0.261414 * tfactors.T9 + -0.0285528 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.494422 * tfactors.T923i
                              + 0.261414 + (5.0/3.0) * -0.0285528 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc43__he4_k40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + n --> he4 + k40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.3424 + -0.653091 * tfactors.T913
                         + 1.79632 * tfactors.T9 + -0.19216 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.653091 * tfactors.T923i
                              + 1.79632 + (5.0/3.0) * -0.19216 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc43__he4_ca40(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + p --> he4 + ca40

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.8559 + -32.1734 * tfactors.T913i + 0.0296879 * tfactors.T913
                         + -0.95232 * tfactors.T9 + 0.129022 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -32.1734 * tfactors.T943i + (1.0/3.0) * 0.0296879 * tfactors.T923i
                              + -0.95232 + (5.0/3.0) * 0.129022 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc43__n_v46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + he4 --> n + v46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  4.15978 + -55.2527 * tfactors.T9i + 6.99126 * tfactors.T913
                         + -0.552826 * tfactors.T9 + 0.0272052 * tfactors.T953;

    dln_set_rate_dT9 =  55.2527 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.99126 * tfactors.T923i
                              + -0.552826 + (5.0/3.0) * 0.0272052 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc43__p_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc43 + he4 --> p + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.3723 + -79.122 * tfactors.T913i + -0.495539 * tfactors.T913
                         + -0.618414 * tfactors.T9 + 0.0175873 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -79.122 * tfactors.T943i + (1.0/3.0) * -0.495539 * tfactors.T923i
                              + -0.618414 + (5.0/3.0) * 0.0175873 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc44__p_ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + n --> p + ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.9033 + -1.95318 * tfactors.T913
                         + 0.326277 * tfactors.T9 + -0.0205095 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.95318 * tfactors.T923i
                              + 0.326277 + (5.0/3.0) * -0.0205095 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc44__he4_k41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + n --> he4 + k41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // SM91 
    ln_set_rate =  13.8809 + -7.79828 * tfactors.T913
                         + 4.55188 * tfactors.T9 + -0.667478 * tfactors.T953 + 1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  + (1.0/3.0) * -7.79828 * tfactors.T923i
                              + 4.55188 + (5.0/3.0) * -0.667478 * tfactors.T923 + 1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // SM91 
    ln_set_rate =  13.4739 + -2.89121 * tfactors.T913
                         + 2.26347 * tfactors.T9 + -0.251579 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.89121 * tfactors.T923i
                              + 2.26347 + (5.0/3.0) * -0.251579 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc44__n_ti44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + p --> n + ti44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.67946 + -12.1845 * tfactors.T9i + 4.3491 * tfactors.T913
                         + 0.421585 * tfactors.T9 + -0.0855256 * tfactors.T953;

    dln_set_rate_dT9 =  12.1845 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.3491 * tfactors.T923i
                              + 0.421585 + (5.0/3.0) * -0.0855256 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc44__he4_ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + p --> he4 + ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.102 + -32.179 * tfactors.T913i + 13.8907 * tfactors.T913
                         + -3.30408 * tfactors.T9 + 0.332186 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -32.179 * tfactors.T943i + (1.0/3.0) * 13.8907 * tfactors.T923i
                              + -3.30408 + (5.0/3.0) * 0.332186 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc44__n_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + he4 --> n + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -35.9521 + -16.9477 * tfactors.T9i + 31.743 * tfactors.T913
                         + -1.66241 * tfactors.T9 + -0.0278854 * tfactors.T953;

    dln_set_rate_dT9 =  16.9477 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 31.743 * tfactors.T923i
                              + -1.66241 + (5.0/3.0) * -0.0278854 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc44__p_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc44 + he4 --> p + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.5285 + -79.1731 * tfactors.T913i + -3.93328 * tfactors.T913
                         + 0.112908 * tfactors.T9 + -0.0385366 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -79.1731 * tfactors.T943i + (1.0/3.0) * -3.93328 * tfactors.T923i
                              + 0.112908 + (5.0/3.0) * -0.0385366 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc45__p_ca45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + n --> p + ca45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -3.98017 + 14.7265 * tfactors.T913
                         + -1.41914 * tfactors.T9 + 0.0785177 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 14.7265 * tfactors.T923i
                              + -1.41914 + (5.0/3.0) * 0.0785177 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc45__n_ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + p --> n + ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.2443 + -33.0078 * tfactors.T9i + -1.6182 * tfactors.T913
                         + 0.577281 * tfactors.T9 + -0.0582774 * tfactors.T953;

    dln_set_rate_dT9 =  33.0078 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.6182 * tfactors.T923i
                              + 0.577281 + (5.0/3.0) * -0.0582774 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc45__he4_ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + p --> he4 + ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.8284 + -32.1843 * tfactors.T913i + 14.0733 * tfactors.T913
                         + -3.38786 * tfactors.T9 + 0.349494 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -32.1843 * tfactors.T943i + (1.0/3.0) * 14.0733 * tfactors.T923i
                              + -3.38786 + (5.0/3.0) * 0.349494 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc45__n_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + he4 --> n + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -7.04722 + -25.9803 * tfactors.T9i + 8.18067 * tfactors.T913
                         + 1.50465 * tfactors.T9 + -0.224564 * tfactors.T953;

    dln_set_rate_dT9 =  25.9803 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 8.18067 * tfactors.T923i
                              + 1.50465 + (5.0/3.0) * -0.224564 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc45__p_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc45 + he4 --> p + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.207 + -79.222 * tfactors.T913i + 0.0710184 * tfactors.T913
                         + -1.47173 * tfactors.T9 + 0.15944 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -79.222 * tfactors.T943i + (1.0/3.0) * 0.0710184 * tfactors.T923i
                              + -1.47173 + (5.0/3.0) * 0.15944 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc46__p_ca46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + n --> p + ca46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  74.17 + -0.632473 * tfactors.T9i + 65.2318 * tfactors.T913i + -132.177 * tfactors.T913
                         + 8.05925 * tfactors.T9 + -0.425861 * tfactors.T953 + 59.0907 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.632473 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 65.2318 * tfactors.T943i + (1.0/3.0) * -132.177 * tfactors.T923i
                              + 8.05925 + (5.0/3.0) * -0.425861 * tfactors.T923 + 59.0907 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc46__n_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + p --> n + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  120.144 + -5.3851 * tfactors.T9i + 200.092 * tfactors.T913i + -329.451 * tfactors.T913
                         + 18.1752 * tfactors.T9 + -1.01788 * tfactors.T953 + 164.827 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.3851 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 200.092 * tfactors.T943i + (1.0/3.0) * -329.451 * tfactors.T923i
                              + 18.1752 + (5.0/3.0) * -1.01788 * tfactors.T923 + 164.827 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc46__he4_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + p --> he4 + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  70.6373 + -5.26809 * tfactors.T9i + 189.856 * tfactors.T913i + -278.908 * tfactors.T913
                         + 13.9142 * tfactors.T9 + -0.770736 * tfactors.T953 + 153.141 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.26809 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 189.856 * tfactors.T943i + (1.0/3.0) * -278.908 * tfactors.T923i
                              + 13.9142 + (5.0/3.0) * -0.770736 * tfactors.T923 + 153.141 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc46__n_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + he4 --> n + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -907.911 + 14.6583 * tfactors.T9i + -1592.71 * tfactors.T913i + 2609.63 * tfactors.T913
                         + -155.96 * tfactors.T9 + 8.94971 * tfactors.T953 + -1223.97 * tfactors.lnT9;

    dln_set_rate_dT9 =  -14.6583 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1592.71 * tfactors.T943i + (1.0/3.0) * 2609.63 * tfactors.T923i
                              + -155.96 + (5.0/3.0) * 8.94971 * tfactors.T923 + -1223.97 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc46__p_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc46 + he4 --> p + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -938.441 + 14.7159 * tfactors.T9i + -1603.15 * tfactors.T913i + 2650.58 * tfactors.T913
                         + -159.776 * tfactors.T9 + 9.24163 * tfactors.T953 + -1237.15 * tfactors.lnT9;

    dln_set_rate_dT9 =  -14.7159 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1603.15 * tfactors.T943i + (1.0/3.0) * 2650.58 * tfactors.T923i
                              + -159.776 + (5.0/3.0) * 9.24163 * tfactors.T923 + -1237.15 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc47__p_ca47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + n --> p + ca47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  34.8341 + -14.0374 * tfactors.T9i + -31.164 * tfactors.T913i + -0.314533 * tfactors.T913
                         + -0.0979736 * tfactors.T9 + 0.00385901 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.0374 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -31.164 * tfactors.T943i + (1.0/3.0) * -0.314533 * tfactors.T923i
                              + -0.0979736 + (5.0/3.0) * 0.00385901 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc47__n_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + p --> n + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -22.9861 + -2.11287 * tfactors.T9i + 30.6942 * tfactors.T913
                         + -3.81514 * tfactors.T9 + 0.263484 * tfactors.T953;

    dln_set_rate_dT9 =  2.11287 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 30.6942 * tfactors.T923i
                              + -3.81514 + (5.0/3.0) * 0.263484 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc47__he4_ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + p --> he4 + ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  74.4575 + -5.79201 * tfactors.T9i + 224.282 * tfactors.T913i + -318.978 * tfactors.T913
                         + 15.9466 * tfactors.T9 + -0.877308 * tfactors.T953 + 174.938 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.79201 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 224.282 * tfactors.T943i + (1.0/3.0) * -318.978 * tfactors.T923i
                              + 15.9466 + (5.0/3.0) * -0.877308 * tfactors.T923 + 174.938 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc47__n_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + he4 --> n + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -72.4729 + -8.78424 * tfactors.T9i + 66.0687 * tfactors.T913
                         + -8.06344 * tfactors.T9 + 0.527546 * tfactors.T953;

    dln_set_rate_dT9 =  8.78424 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 66.0687 * tfactors.T923i
                              + -8.06344 + (5.0/3.0) * 0.527546 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc47__p_ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc47 + he4 --> p + ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -980.428 + 14.926 * tfactors.T9i + -1637.36 * tfactors.T913i + 2730.59 * tfactors.T913
                         + -164.393 * tfactors.T9 + 9.47988 * tfactors.T953 + -1271.98 * tfactors.lnT9;

    dln_set_rate_dT9 =  -14.926 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1637.36 * tfactors.T943i + (1.0/3.0) * 2730.59 * tfactors.T923i
                              + -164.393 + (5.0/3.0) * 9.47988 * tfactors.T923 + -1271.98 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_sc48__p_ca48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + n --> p + ca48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  193.674 + -1.20143 * tfactors.T9i + 149.725 * tfactors.T913i + -359.287 * tfactors.T913
                         + 24.8127 * tfactors.T9 + -1.57647 * tfactors.T953 + 151.916 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.20143 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 149.725 * tfactors.T943i + (1.0/3.0) * -359.287 * tfactors.T923i
                              + 24.8127 + (5.0/3.0) * -1.57647 * tfactors.T923 + 151.916 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc48__n_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + p --> n + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  118.891 + -5.45559 * tfactors.T9i + 201.123 * tfactors.T913i + -329.189 * tfactors.T913
                         + 18.2769 * tfactors.T9 + -1.03382 * tfactors.T953 + 164.945 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.45559 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 201.123 * tfactors.T943i + (1.0/3.0) * -329.189 * tfactors.T923i
                              + 18.2769 + (5.0/3.0) * -1.03382 * tfactors.T923 + 164.945 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc48__he4_ca45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + p --> he4 + ca45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  72.7227 + -5.86977 * tfactors.T9i + 239.338 * tfactors.T913i + -335.863 * tfactors.T913
                         + 14.1283 * tfactors.T9 + -0.596544 * tfactors.T953 + 190.967 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.86977 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 239.338 * tfactors.T943i + (1.0/3.0) * -335.863 * tfactors.T923i
                              + 14.1283 + (5.0/3.0) * -0.596544 * tfactors.T923 + 190.967 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc48__n_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + he4 --> n + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -925.664 + 14.9263 * tfactors.T9i + -1621.99 * tfactors.T913i + 2659.5 * tfactors.T913
                         + -158.959 * tfactors.T9 + 9.12514 * tfactors.T953 + -1247.44 * tfactors.lnT9;

    dln_set_rate_dT9 =  -14.9263 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1621.99 * tfactors.T943i + (1.0/3.0) * 2659.5 * tfactors.T923i
                              + -158.959 + (5.0/3.0) * 9.12514 * tfactors.T923 + -1247.44 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc48__p_ti51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc48 + he4 --> p + ti51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -846.099 + 17.271 * tfactors.T9i + -1740.8 * tfactors.T913i + 2683.45 * tfactors.T913
                         + -154.78 * tfactors.T9 + 8.68561 * tfactors.T953 + -1291.82 * tfactors.lnT9;

    dln_set_rate_dT9 =  -17.271 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1740.8 * tfactors.T943i + (1.0/3.0) * 2683.45 * tfactors.T923i
                              + -154.78 + (5.0/3.0) * 8.68561 * tfactors.T923 + -1291.82 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc49__n_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc49 + p --> n + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  120.282 + -5.52132 * tfactors.T9i + 204.555 * tfactors.T913i + -334.141 * tfactors.T913
                         + 18.5078 * tfactors.T9 + -1.04158 * tfactors.T953 + 167.483 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.52132 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 204.555 * tfactors.T943i + (1.0/3.0) * -334.141 * tfactors.T923i
                              + 18.5078 + (5.0/3.0) * -1.04158 * tfactors.T923 + 167.483 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_sc49__he4_ca46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc49 + p --> he4 + ca46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  73.2396 + -5.66716 * tfactors.T9i + 218.203 * tfactors.T913i + -316.114 * tfactors.T913
                         + 14.9186 * tfactors.T9 + -0.720017 * tfactors.T953 + 174.788 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.66716 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 218.203 * tfactors.T943i + (1.0/3.0) * -316.114 * tfactors.T923i
                              + 14.9186 + (5.0/3.0) * -0.720017 * tfactors.T923 + 174.788 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_sc49__n_v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // sc49 + he4 --> n + v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -14.4353 + -11.0443 * tfactors.T9i + 174.784 * tfactors.T913i + -175.991 * tfactors.T913
                         + 2.92402 * tfactors.T9 + 0.0459501 * tfactors.T953 + 127.478 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.0443 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 174.784 * tfactors.T943i + (1.0/3.0) * -175.991 * tfactors.T923i
                              + 2.92402 + (5.0/3.0) * 0.0459501 * tfactors.T923 + 127.478 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti44__p_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 + n --> p + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.2889 + 4.3491 * tfactors.T913
                         + 0.421585 * tfactors.T9 + -0.0855256 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.3491 * tfactors.T923i
                              + 0.421585 + (5.0/3.0) * -0.0855256 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti44__he4_ca41(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 + n --> he4 + ca41

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.51125 + 2.68094 * tfactors.T913
                         + 1.34285 * tfactors.T9 + -0.18134 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.68094 * tfactors.T923i
                              + 1.34285 + (5.0/3.0) * -0.18134 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti44__p_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti44 + he4 --> p + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // chw0r
    ln_set_rate =  -76.5154 + -10.7931 * tfactors.T9i + 70.2835 * tfactors.T913
                         + -7.99061 * tfactors.T9 + 0.486213 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.7931 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 70.2835 * tfactors.T923i
                              + -7.99061 + (5.0/3.0) * 0.486213 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti45__p_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 + n --> p + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.2443 + -1.6182 * tfactors.T913
                         + 0.577281 * tfactors.T9 + -0.0582774 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.6182 * tfactors.T923i
                              + 0.577281 + (5.0/3.0) * -0.0582774 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti45__he4_ca42(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 + n --> he4 + ca42

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.4413 + -1.31041 * tfactors.T913
                         + 0.516347 * tfactors.T9 + -0.0189198 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.31041 * tfactors.T923i
                              + 0.516347 + (5.0/3.0) * -0.0189198 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti45__n_cr48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 + he4 --> n + cr48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -30.7717 + -21.2706 * tfactors.T9i + 29.3634 * tfactors.T913
                         + -2.63599 * tfactors.T9 + 0.159116 * tfactors.T953;

    dln_set_rate_dT9 =  21.2706 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 29.3634 * tfactors.T923i
                              + -2.63599 + (5.0/3.0) * 0.159116 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti45__p_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti45 + he4 --> p + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.1979 + -81.7175 * tfactors.T913i + 5.07471 * tfactors.T913
                         + -2.34907 * tfactors.T9 + 0.226169 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.7175 * tfactors.T943i + (1.0/3.0) * 5.07471 * tfactors.T923i
                              + -2.34907 + (5.0/3.0) * 0.226169 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti46__p_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + n --> p + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  122.341 + -23.7666 * tfactors.T9i + 200.092 * tfactors.T913i + -329.451 * tfactors.T913
                         + 18.1752 * tfactors.T9 + -1.01788 * tfactors.T953 + 164.827 * tfactors.lnT9;

    dln_set_rate_dT9 =  23.7666 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 200.092 * tfactors.T943i + (1.0/3.0) * -329.451 * tfactors.T923i
                              + 18.1752 + (5.0/3.0) * -1.01788 * tfactors.T923 + 164.827 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti46__he4_ca43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + n --> he4 + ca43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.8289 + -0.793539 * tfactors.T9i + -76.5897 * tfactors.T913i + 3.69244 * tfactors.T913
                         + -1.90131 * tfactors.T9 + 0.171994 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.793539 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.5897 * tfactors.T943i + (1.0/3.0) * 3.69244 * tfactors.T923i
                              + -1.90131 + (5.0/3.0) * 0.171994 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti46__n_v46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + p --> n + v46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.15 + -90.8951 * tfactors.T9i + -0.663329 * tfactors.T913
                         + 0.174849 * tfactors.T9 + -0.0157869 * tfactors.T953;

    dln_set_rate_dT9 =  90.8951 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.663329 * tfactors.T923i
                              + 0.174849 + (5.0/3.0) * -0.0157869 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti46__he4_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + p --> he4 + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.7369 + -35.6425 * tfactors.T9i + -79.122 * tfactors.T913i + -0.495539 * tfactors.T913
                         + -0.618414 * tfactors.T9 + 0.0175873 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  35.6425 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -79.122 * tfactors.T943i + (1.0/3.0) * -0.495539 * tfactors.T923i
                              + -0.618414 + (5.0/3.0) * 0.0175873 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti46__n_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + he4 --> n + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.9788 + -51.5163 * tfactors.T9i + -2.81456 * tfactors.T913
                         + 1.61029 * tfactors.T9 + -0.138467 * tfactors.T953;

    dln_set_rate_dT9 =  51.5163 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.81456 * tfactors.T923i
                              + 1.61029 + (5.0/3.0) * -0.138467 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti46__p_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti46 + he4 --> p + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -19.3117 + -11.9588 * tfactors.T9i + -34.217 * tfactors.T913i + 47.2584 * tfactors.T913
                         + -9.18871 * tfactors.T9 + 0.87823 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.9588 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.217 * tfactors.T943i + (1.0/3.0) * 47.2584 * tfactors.T923i
                              + -9.18871 + (5.0/3.0) * 0.87823 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti47__p_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + n --> p + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -22.6984 + 30.6942 * tfactors.T913
                         + -3.81514 * tfactors.T9 + 0.263484 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 30.6942 * tfactors.T923i
                              + -3.81514 + (5.0/3.0) * 0.263484 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti47__he4_ca44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + n --> he4 + ca44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -3.94695 + 4.6504 * tfactors.T913
                         + 2.25932 * tfactors.T9 + -0.286843 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.6504 * tfactors.T923i
                              + 2.25932 + (5.0/3.0) * -0.286843 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti47__n_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + p --> n + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.9856 + -43.0839 * tfactors.T9i + -0.897943 * tfactors.T913
                         + 0.233018 * tfactors.T9 + -0.0170844 * tfactors.T953;

    dln_set_rate_dT9 =  43.0839 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.897943 * tfactors.T923i
                              + 0.233018 + (5.0/3.0) * -0.0170844 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti47__he4_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + p --> he4 + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.6335 + -26.1362 * tfactors.T9i + -79.1731 * tfactors.T913i + -3.93328 * tfactors.T913
                         + 0.112908 * tfactors.T9 + -0.0385366 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.1362 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -79.1731 * tfactors.T943i + (1.0/3.0) * -3.93328 * tfactors.T923i
                              + 0.112908 + (5.0/3.0) * -0.0385366 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti47__n_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + he4 --> n + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -111.793 + -3.70527 * tfactors.T9i + 104.649 * tfactors.T913
                         + -15.3856 * tfactors.T9 + 1.13897 * tfactors.T953;

    dln_set_rate_dT9 =  3.70527 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 104.649 * tfactors.T923i
                              + -15.3856 + (5.0/3.0) * 1.13897 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti47__p_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti47 + he4 --> p + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -51.1413 + -6.67137 * tfactors.T9i + -34.2216 * tfactors.T913i + 78.8919 * tfactors.T913
                         + -16.0561 * tfactors.T9 + 1.55251 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.67137 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.2216 * tfactors.T943i + (1.0/3.0) * 78.8919 * tfactors.T923i
                              + -16.0561 + (5.0/3.0) * 1.55251 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti48__p_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + n --> p + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  121.456 + -42.7176 * tfactors.T9i + 201.123 * tfactors.T913i + -329.189 * tfactors.T913
                         + 18.2769 * tfactors.T9 + -1.03382 * tfactors.T953 + 164.945 * tfactors.lnT9;

    dln_set_rate_dT9 =  42.7176 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 201.123 * tfactors.T943i + (1.0/3.0) * -329.189 * tfactors.T923i
                              + 18.2769 + (5.0/3.0) * -1.03382 * tfactors.T923 + 164.945 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti48__he4_ca45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + n --> he4 + ca45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.4957 + -23.5499 * tfactors.T9i + -76.6866 * tfactors.T913i + -0.885239 * tfactors.T913
                         + -0.554755 * tfactors.T9 + 0.0189393 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  23.5499 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.6866 * tfactors.T943i + (1.0/3.0) * -0.885239 * tfactors.T923i
                              + -0.554755 + (5.0/3.0) * 0.0189393 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti48__n_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + p --> n + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.7458 + -55.64 * tfactors.T9i + -0.307045 * tfactors.T913
                         + 0.0615476 * tfactors.T9 + -0.00172407 * tfactors.T953;

    dln_set_rate_dT9 =  55.64 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.307045 * tfactors.T923i
                              + 0.0615476 + (5.0/3.0) * -0.00172407 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti48__he4_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + p --> he4 + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.5759 + -29.6597 * tfactors.T9i + -79.222 * tfactors.T913i + 0.0710184 * tfactors.T913
                         + -1.47173 * tfactors.T9 + 0.15944 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.6597 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -79.222 * tfactors.T943i + (1.0/3.0) * 0.0710184 * tfactors.T923i
                              + -1.47173 + (5.0/3.0) * 0.15944 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti48__n_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + he4 --> n + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  0.479256 + -31.1618 * tfactors.T9i + 1.94389 * tfactors.T913
                         + 2.5871 * tfactors.T9 + -0.307303 * tfactors.T953;

    dln_set_rate_dT9 =  31.1618 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.94389 * tfactors.T923i
                              + 2.5871 + (5.0/3.0) * -0.307303 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti48__p_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti48 + he4 --> p + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -12.9707 + -13.3498 * tfactors.T9i + -34.2261 * tfactors.T913i + 38.6574 * tfactors.T913
                         + -7.18743 * tfactors.T9 + 0.692255 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.3498 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.2261 * tfactors.T943i + (1.0/3.0) * 38.6574 * tfactors.T923i
                              + -7.18743 + (5.0/3.0) * 0.692255 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti49__p_sc49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + n --> p + sc49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  120.282 + -19.7252 * tfactors.T9i + 204.555 * tfactors.T913i + -334.141 * tfactors.T913
                         + 18.5078 * tfactors.T9 + -1.04158 * tfactors.T953 + 167.483 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.7252 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 204.555 * tfactors.T943i + (1.0/3.0) * -334.141 * tfactors.T923i
                              + 18.5078 + (5.0/3.0) * -1.04158 * tfactors.T923 + 167.483 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti49__he4_ca46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + n --> he4 + ca46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -106.775 + 100.098 * tfactors.T913
                         + -14.6121 * tfactors.T9 + 1.09235 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 100.098 * tfactors.T923i
                              + -14.6121 + (5.0/3.0) * 1.09235 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti49__n_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + p --> n + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.9391 + -16.0629 * tfactors.T9i + -2.17107 * tfactors.T913
                         + 1.10014 * tfactors.T9 + -0.0944408 * tfactors.T953;

    dln_set_rate_dT9 =  16.0629 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.17107 * tfactors.T923i
                              + 1.10014 + (5.0/3.0) * -0.0944408 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti49__he4_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + p --> he4 + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -937.032 + -7.73881 * tfactors.T9i + -1603.15 * tfactors.T913i + 2650.58 * tfactors.T913
                         + -159.776 * tfactors.T9 + 9.24163 * tfactors.T953 + -1237.15 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.73881 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1603.15 * tfactors.T943i + (1.0/3.0) * 2650.58 * tfactors.T923i
                              + -159.776 + (5.0/3.0) * 9.24163 * tfactors.T923 + -1237.15 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti49__n_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + he4 --> n + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.814 + -81.8999 * tfactors.T913i + -0.331496 * tfactors.T913
                         + -0.758416 * tfactors.T9 + 0.0413394 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -81.8999 * tfactors.T943i + (1.0/3.0) * -0.331496 * tfactors.T923i
                              + -0.758416 + (5.0/3.0) * 0.0413394 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti49__p_v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti49 + he4 --> p + v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  59.4896 + -28.9283 * tfactors.T9i + 209.633 * tfactors.T913i + -291.46 * tfactors.T913
                         + 13.4258 * tfactors.T9 + -0.668366 * tfactors.T953 + 164.685 * tfactors.lnT9;

    dln_set_rate_dT9 =  28.9283 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 209.633 * tfactors.T943i + (1.0/3.0) * -291.46 * tfactors.T923i
                              + 13.4258 + (5.0/3.0) * -0.668366 * tfactors.T923 + 164.685 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti50__he4_ca47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 + n --> he4 + ca47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.7989 + -39.9212 * tfactors.T9i + -76.7758 * tfactors.T913i + -0.981924 * tfactors.T913
                         + -0.52791 * tfactors.T9 + 0.0150723 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.9212 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -76.7758 * tfactors.T943i + (1.0/3.0) * -0.981924 * tfactors.T923i
                              + -0.52791 + (5.0/3.0) * 0.0150723 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti50__n_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 + p --> n + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  4.70506 + -34.668 * tfactors.T9i + 13.156 * tfactors.T913
                         + -2.27428 * tfactors.T9 + 0.204692 * tfactors.T953;

    dln_set_rate_dT9 =  34.668 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 13.156 * tfactors.T923i
                              + -2.27428 + (5.0/3.0) * 0.204692 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti50__he4_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 + p --> he4 + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -977.055 + -10.952 * tfactors.T9i + -1637.36 * tfactors.T913i + 2730.59 * tfactors.T913
                         + -164.393 * tfactors.T9 + 9.47988 * tfactors.T953 + -1271.98 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.952 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1637.36 * tfactors.T943i + (1.0/3.0) * 2730.59 * tfactors.T923i
                              + -164.393 + (5.0/3.0) * 9.47988 * tfactors.T923 + -1271.98 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti50__n_cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti50 + he4 --> n + cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -23.5021 + -20.7527 * tfactors.T9i + 21.17 * tfactors.T913
                         + -0.195248 * tfactors.T9 + -0.121068 * tfactors.T953;

    dln_set_rate_dT9 =  20.7527 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 21.17 * tfactors.T923i
                              + -0.195248 + (5.0/3.0) * -0.121068 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ti51__he4_ca48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 + n --> he4 + ca48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  72.4516 + -12.4162 * tfactors.T9i + 343.859 * tfactors.T913i + -441.137 * tfactors.T913
                         + 18.781 * tfactors.T9 + -0.911515 * tfactors.T953 + 254.789 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.4162 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 343.859 * tfactors.T943i + (1.0/3.0) * -441.137 * tfactors.T923i
                              + 18.781 + (5.0/3.0) * -0.911515 * tfactors.T923 + 254.789 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti51__n_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 + p --> n + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  121.807 + -5.7807 * tfactors.T9i + 213.317 * tfactors.T913i + -345.382 * tfactors.T913
                         + 19.0423 * tfactors.T9 + -1.06972 * tfactors.T953 + 173.788 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.7807 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 213.317 * tfactors.T943i + (1.0/3.0) * -345.382 * tfactors.T923i
                              + 19.0423 + (5.0/3.0) * -1.06972 * tfactors.T923 + 173.788 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ti51__he4_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 + p --> he4 + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -843.625 + 12.9889 * tfactors.T9i + -1740.8 * tfactors.T913i + 2683.45 * tfactors.T913
                         + -154.78 * tfactors.T9 + 8.68561 * tfactors.T953 + -1291.82 * tfactors.lnT9;

    dln_set_rate_dT9 =  -12.9889 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1740.8 * tfactors.T943i + (1.0/3.0) * 2683.45 * tfactors.T923i
                              + -154.78 + (5.0/3.0) * 8.68561 * tfactors.T923 + -1291.82 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ti51__n_cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ti51 + he4 --> n + cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -987.778 + 15.8616 * tfactors.T9i + -1722.81 * tfactors.T913i + 2829.38 * tfactors.T913
                         + -169.068 * tfactors.T9 + 9.70315 * tfactors.T953 + -1326.98 * tfactors.lnT9;

    dln_set_rate_dT9 =  -15.8616 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1722.81 * tfactors.T943i + (1.0/3.0) * 2829.38 * tfactors.T923i
                              + -169.068 + (5.0/3.0) * 9.70315 * tfactors.T923 + -1326.98 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v46__p_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v46 + n --> p + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.15 + -0.663329 * tfactors.T913
                         + 0.174849 * tfactors.T9 + -0.0157869 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.663329 * tfactors.T923i
                              + 0.174849 + (5.0/3.0) * -0.0157869 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v46__he4_sc43(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v46 + n --> he4 + sc43

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.52435 + 6.99126 * tfactors.T913
                         + -0.552826 * tfactors.T9 + 0.0272052 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 6.99126 * tfactors.T923i
                              + -0.552826 + (5.0/3.0) * 0.0272052 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v46__p_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v46 + he4 --> p + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.798 + -84.2255 * tfactors.T913i + -1.09776 * tfactors.T913
                         + -0.495216 * tfactors.T9 + 0.0124719 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.2255 * tfactors.T943i + (1.0/3.0) * -1.09776 * tfactors.T923i
                              + -0.495216 + (5.0/3.0) * 0.0124719 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v47__p_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + n --> p + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.3911 + -0.897943 * tfactors.T913
                         + 0.233018 * tfactors.T9 + -0.0170844 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.897943 * tfactors.T923i
                              + 0.233018 + (5.0/3.0) * -0.0170844 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v47__he4_sc44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + n --> he4 + sc44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -34.4416 + 31.743 * tfactors.T913
                         + -1.66241 * tfactors.T9 + -0.0278854 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 31.743 * tfactors.T923i
                              + -1.66241 + (5.0/3.0) * -0.0278854 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v47__he4_ti44(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + p --> he4 + ti44

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // chw0r
    ln_set_rate =  -76.6143 + -6.02945 * tfactors.T9i + 70.2835 * tfactors.T913
                         + -7.99061 * tfactors.T9 + 0.486213 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.02945 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 70.2835 * tfactors.T923i
                              + -7.99061 + (5.0/3.0) * 0.486213 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v47__n_mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + he4 --> n + mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.0783 + -58.2736 * tfactors.T9i + 0.0723126 * tfactors.T913
                         + 0.772457 * tfactors.T9 + -0.0591176 * tfactors.T953;

    dln_set_rate_dT9 =  58.2736 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.0723126 * tfactors.T923i
                              + 0.772457 + (5.0/3.0) * -0.0591176 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v47__p_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v47 + he4 --> p + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.9106 + -84.2732 * tfactors.T913i + -1.10027 * tfactors.T913
                         + -0.487084 * tfactors.T9 + 0.00453269 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.2732 * tfactors.T943i + (1.0/3.0) * -1.10027 * tfactors.T923i
                              + -0.487084 + (5.0/3.0) * 0.00453269 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v48__p_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + n --> p + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.5486 + -0.307045 * tfactors.T913
                         + 0.0615476 * tfactors.T9 + -0.00172407 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.307045 * tfactors.T923i
                              + 0.0615476 + (5.0/3.0) * -0.00172407 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v48__he4_sc45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + n --> he4 + sc45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -5.87552 + 8.18067 * tfactors.T913
                         + 1.50465 * tfactors.T9 + -0.224564 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 8.18067 * tfactors.T923i
                              + 1.50465 + (5.0/3.0) * -0.224564 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v48__n_cr48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + p --> n + cr48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.7028 + -28.2982 * tfactors.T9i + 0.783544 * tfactors.T913
                         + 0.521131 * tfactors.T9 + -0.0677724 * tfactors.T953;

    dln_set_rate_dT9 =  28.2982 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.783544 * tfactors.T923i
                              + 0.521131 + (5.0/3.0) * -0.0677724 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v48__he4_ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + p --> he4 + ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  55.3696 + -7.0276 * tfactors.T9i + -81.7175 * tfactors.T913i + 5.07471 * tfactors.T913
                         + -2.34907 * tfactors.T9 + 0.226169 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.0276 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.7175 * tfactors.T943i + (1.0/3.0) * 5.07471 * tfactors.T923i
                              + -2.34907 + (5.0/3.0) * 0.226169 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v48__n_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + he4 --> n + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -25.5516 + -21.8217 * tfactors.T9i + 20.8632 * tfactors.T913
                         + 0.466645 * tfactors.T9 + -0.196969 * tfactors.T953;

    dln_set_rate_dT9 =  21.8217 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 20.8632 * tfactors.T923i
                              + 0.466645 + (5.0/3.0) * -0.196969 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v48__p_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v48 + he4 --> p + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.9483 + -84.3192 * tfactors.T913i + -1.84683 * tfactors.T913
                         + -0.459124 * tfactors.T9 + 0.00700566 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.3192 * tfactors.T943i + (1.0/3.0) * -1.84683 * tfactors.T923i
                              + -0.459124 + (5.0/3.0) * 0.00700566 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v49__p_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + n --> p + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.9391 + -2.17107 * tfactors.T913
                         + 1.10014 * tfactors.T9 + -0.0944408 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.17107 * tfactors.T923i
                              + 1.10014 + (5.0/3.0) * -0.0944408 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v49__he4_sc46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + n --> he4 + sc46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -906.502 + 8.26422 * tfactors.T9i + -1592.71 * tfactors.T913i + 2609.63 * tfactors.T913
                         + -155.96 * tfactors.T9 + 8.94971 * tfactors.T953 + -1223.97 * tfactors.lnT9;

    dln_set_rate_dT9 =  -8.26422 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1592.71 * tfactors.T943i + (1.0/3.0) * 2609.63 * tfactors.T923i
                              + -155.96 + (5.0/3.0) * 8.94971 * tfactors.T923 + -1223.97 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v49__n_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + p --> n + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.8188 + -39.5575 * tfactors.T9i + -1.62261 * tfactors.T913
                         + 0.507111 * tfactors.T9 + -0.0492268 * tfactors.T953;

    dln_set_rate_dT9 =  39.5575 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.62261 * tfactors.T923i
                              + 0.507111 + (5.0/3.0) * -0.0492268 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v49__he4_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + p --> he4 + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -20.0996 + -34.217 * tfactors.T913i + 47.2584 * tfactors.T913
                         + -9.18871 * tfactors.T9 + 0.87823 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.217 * tfactors.T943i + (1.0/3.0) * 47.2584 * tfactors.T923i
                              + -9.18871 + (5.0/3.0) * 0.87823 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v49__n_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + he4 --> n + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -3.10657 + -33.6287 * tfactors.T9i + 5.72895 * tfactors.T913
                         + 1.74506 * tfactors.T9 + -0.232362 * tfactors.T953;

    dln_set_rate_dT9 =  33.6287 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.72895 * tfactors.T923i
                              + 1.74506 + (5.0/3.0) * -0.232362 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v49__p_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v49 + he4 --> p + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.428 + -84.3633 * tfactors.T913i + 2.73419 * tfactors.T913
                         + -2.05655 * tfactors.T9 + 0.203834 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.3633 * tfactors.T943i + (1.0/3.0) * 2.73419 * tfactors.T923i
                              + -2.05655 + (5.0/3.0) * 0.203834 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v50__p_ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + n --> p + ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  2.14011 + 13.156 * tfactors.T913
                         + -2.27428 * tfactors.T9 + 0.204692 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 13.156 * tfactors.T923i
                              + -2.27428 + (5.0/3.0) * 0.204692 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v50__he4_sc47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + n --> he4 + sc47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -71.6649 + 66.0687 * tfactors.T913
                         + -8.06344 * tfactors.T9 + 0.527546 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 66.0687 * tfactors.T923i
                              + -8.06344 + (5.0/3.0) * 0.527546 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v50__n_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + p --> n + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.9003 + -34.2216 * tfactors.T913i + 18.9337 * tfactors.T913
                         + -4.3348 * tfactors.T9 + 0.409807 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.2216 * tfactors.T943i + (1.0/3.0) * 18.9337 * tfactors.T923i
                              + -4.3348 + (5.0/3.0) * 0.409807 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v50__he4_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + p --> he4 + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -50.621 + -34.2216 * tfactors.T913i + 78.8919 * tfactors.T913
                         + -16.0561 * tfactors.T9 + 1.55251 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.2216 * tfactors.T943i + (1.0/3.0) * 78.8919 * tfactors.T923i
                              + -16.0561 + (5.0/3.0) * 1.55251 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v50__n_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + he4 --> n + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -124.679 + -2.0894 * tfactors.T9i + 115.52 * tfactors.T913
                         + -16.7944 * tfactors.T9 + 1.23427 * tfactors.T953;

    dln_set_rate_dT9 =  2.0894 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 115.52 * tfactors.T923i
                              + -16.7944 + (5.0/3.0) * 1.23427 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v50__p_cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v50 + he4 --> p + cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  43.0514 + -84.4058 * tfactors.T913i + 13.5454 * tfactors.T913
                         + -3.26175 * tfactors.T9 + 0.249401 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -84.4058 * tfactors.T943i + (1.0/3.0) * 13.5454 * tfactors.T923i
                              + -3.26175 + (5.0/3.0) * 0.249401 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v51__p_ti51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + n --> p + ti51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  121.114 + -25.3807 * tfactors.T9i + 213.317 * tfactors.T913i + -345.382 * tfactors.T913
                         + 19.0423 * tfactors.T9 + -1.06972 * tfactors.T953 + 173.788 * tfactors.lnT9;

    dln_set_rate_dT9 =  25.3807 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 213.317 * tfactors.T943i + (1.0/3.0) * -345.382 * tfactors.T923i
                              + 19.0423 + (5.0/3.0) * -1.06972 * tfactors.T923 + 173.788 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v51__he4_sc48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + n --> he4 + sc48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -923.883 + -8.95576 * tfactors.T9i + -1621.99 * tfactors.T913i + 2659.5 * tfactors.T913
                         + -158.959 * tfactors.T9 + 9.12514 * tfactors.T953 + -1247.44 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.95576 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1621.99 * tfactors.T943i + (1.0/3.0) * 2659.5 * tfactors.T923i
                              + -158.959 + (5.0/3.0) * 9.12514 * tfactors.T923 + -1247.44 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v51__n_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + p --> n + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.1388 + -17.812 * tfactors.T9i + -0.462299 * tfactors.T913
                         + 0.925265 * tfactors.T9 + -0.103818 * tfactors.T953;

    dln_set_rate_dT9 =  17.812 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.462299 * tfactors.T923i
                              + 0.925265 + (5.0/3.0) * -0.103818 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v51__he4_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + p --> he4 + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -13.7548 + -34.2261 * tfactors.T913i + 38.6574 * tfactors.T913
                         + -7.18743 * tfactors.T9 + 0.692255 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -34.2261 * tfactors.T943i + (1.0/3.0) * 38.6574 * tfactors.T923i
                              + -7.18743 + (5.0/3.0) * 0.692255 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v51__n_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + he4 --> n + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -8.83794 + -26.6023 * tfactors.T9i + 7.07865 * tfactors.T913
                         + 2.24997 * tfactors.T9 + -0.318964 * tfactors.T953;

    dln_set_rate_dT9 =  26.6023 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.07865 * tfactors.T923i
                              + 2.24997 + (5.0/3.0) * -0.318964 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v51__p_cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v51 + he4 --> p + cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -98.078 + -1.54216 * tfactors.T9i + -35.2237 * tfactors.T913i + 131.726 * tfactors.T913
                         + -29.7395 * tfactors.T9 + 3.03809 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.54216 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -35.2237 * tfactors.T943i + (1.0/3.0) * 131.726 * tfactors.T923i
                              + -29.7395 + (5.0/3.0) * 3.03809 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_v52__he4_sc49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 + n --> he4 + sc49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -13.0046 + -2.2017 * tfactors.T9i + 174.784 * tfactors.T913i + -175.991 * tfactors.T913
                         + 2.92402 * tfactors.T9 + 0.0459501 * tfactors.T953 + 127.478 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.2017 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 174.784 * tfactors.T943i + (1.0/3.0) * -175.991 * tfactors.T923i
                              + 2.92402 + (5.0/3.0) * 0.0459501 * tfactors.T923 + 127.478 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v52__n_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 + p --> n + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  130.283 + -6.04059 * tfactors.T9i + 225.572 * tfactors.T913i + -367.914 * tfactors.T913
                         + 20.4967 * tfactors.T9 + -1.16016 * tfactors.T953 + 184.15 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.04059 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 225.572 * tfactors.T943i + (1.0/3.0) * -367.914 * tfactors.T923i
                              + 20.4967 + (5.0/3.0) * -1.16016 * tfactors.T923 + 184.15 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_v52__he4_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 + p --> he4 + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  60.9203 + -5.89339 * tfactors.T9i + 209.633 * tfactors.T913i + -291.46 * tfactors.T913
                         + 13.4258 * tfactors.T9 + -0.668366 * tfactors.T953 + 164.685 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.89339 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 209.633 * tfactors.T943i + (1.0/3.0) * -291.46 * tfactors.T923i
                              + 13.4258 + (5.0/3.0) * -0.668366 * tfactors.T923 + 164.685 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_v52__n_mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // v52 + he4 --> n + mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -1026.77 + 16.489 * tfactors.T9i + -1790.25 * tfactors.T913i + 2939.64 * tfactors.T913
                         + -175.533 * tfactors.T9 + 10.0701 * tfactors.T953 + -1379.09 * tfactors.lnT9;

    dln_set_rate_dT9 =  -16.489 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1790.25 * tfactors.T943i + (1.0/3.0) * 2939.64 * tfactors.T923i
                              + -175.533 + (5.0/3.0) * 10.0701 * tfactors.T923 + -1379.09 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr48__p_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 + n --> p + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.9 + 0.783544 * tfactors.T913
                         + 0.521131 * tfactors.T9 + -0.0677724 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.783544 * tfactors.T923i
                              + 0.521131 + (5.0/3.0) * -0.0677724 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr48__he4_ti45(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 + n --> he4 + ti45

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -27.4028 + 29.3634 * tfactors.T913
                         + -2.63599 * tfactors.T9 + 0.159116 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 29.3634 * tfactors.T923i
                              + -2.63599 + (5.0/3.0) * 0.159116 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr48__p_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr48 + he4 --> p + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.2276 + -86.7459 * tfactors.T913i + 1.05653 * tfactors.T913
                         + -1.15757 * tfactors.T9 + 0.0877546 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.7459 * tfactors.T943i + (1.0/3.0) * 1.05653 * tfactors.T923i
                              + -1.15757 + (5.0/3.0) * 0.0877546 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr49__p_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + n --> p + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.1065 + -1.62261 * tfactors.T913
                         + 0.507111 * tfactors.T9 + -0.0492268 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.62261 * tfactors.T923i
                              + 0.507111 + (5.0/3.0) * -0.0492268 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr49__he4_ti46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + n --> he4 + ti46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.4786 + -2.81456 * tfactors.T913
                         + 1.61029 * tfactors.T9 + -0.138467 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.81456 * tfactors.T923i
                              + 1.61029 + (5.0/3.0) * -0.138467 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr49__he4_v46(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + p --> he4 + v46

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.2978 + -39.3789 * tfactors.T9i + -84.2255 * tfactors.T913i + -1.09776 * tfactors.T913
                         + -0.495216 * tfactors.T9 + 0.0124719 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.3789 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.2255 * tfactors.T943i + (1.0/3.0) * -1.09776 * tfactors.T923i
                              + -0.495216 + (5.0/3.0) * 0.0124719 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr49__n_fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + he4 --> n + fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -14.2485 + -30.697 * tfactors.T9i + 14.3781 * tfactors.T913
                         + 0.0859569 * tfactors.T9 + -0.0900604 * tfactors.T953;

    dln_set_rate_dT9 =  30.697 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 14.3781 * tfactors.T923i
                              + 0.0859569 + (5.0/3.0) * -0.0900604 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr49__p_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr49 + he4 --> p + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  52.5075 + -86.7913 * tfactors.T913i + 10.6892 * tfactors.T913
                         + -4.01586 * tfactors.T9 + 0.411275 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -86.7913 * tfactors.T943i + (1.0/3.0) * 10.6892 * tfactors.T923i
                              + -4.01586 + (5.0/3.0) * 0.411275 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr50__p_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + n --> p + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.4653 + -2.9661 * tfactors.T9i + -34.2216 * tfactors.T913i + 18.9337 * tfactors.T913
                         + -4.3348 * tfactors.T9 + 0.409807 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.9661 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -34.2216 * tfactors.T943i + (1.0/3.0) * 18.9337 * tfactors.T923i
                              + -4.3348 + (5.0/3.0) * 0.409807 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr50__he4_ti47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + n --> he4 + ti47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -108.708 + 104.649 * tfactors.T913
                         + -15.3856 * tfactors.T9 + 1.13897 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 104.649 * tfactors.T923i
                              + -15.3856 + (5.0/3.0) * 1.13897 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr50__n_mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + p --> n + mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.5859 + -97.6522 * tfactors.T9i + -1.04612 * tfactors.T913
                         + 0.340541 * tfactors.T9 + -0.0370932 * tfactors.T953;

    dln_set_rate_dT9 =  97.6522 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.04612 * tfactors.T923i
                              + 0.340541 + (5.0/3.0) * -0.0370932 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr50__he4_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + p --> he4 + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.5904 + -39.3786 * tfactors.T9i + -84.2732 * tfactors.T913i + -1.10027 * tfactors.T913
                         + -0.487084 * tfactors.T9 + 0.00453269 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  39.3786 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.2732 * tfactors.T943i + (1.0/3.0) * -1.10027 * tfactors.T923i
                              + -0.487084 + (5.0/3.0) * 0.00453269 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr50__n_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + he4 --> n + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.8056 + -57.5651 * tfactors.T9i + -0.146952 * tfactors.T913
                         + 1.12217 * tfactors.T9 + -0.10318 * tfactors.T953;

    dln_set_rate_dT9 =  57.5651 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.146952 * tfactors.T923i
                              + 1.12217 + (5.0/3.0) * -0.10318 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr50__p_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr50 + he4 --> p + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -67.5619 + -5.0555 * tfactors.T9i + -36.1913 * tfactors.T913i + 99.0857 * tfactors.T913
                         + -20.8943 * tfactors.T9 + 2.06209 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.0555 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.1913 * tfactors.T943i + (1.0/3.0) * 99.0857 * tfactors.T923i
                              + -20.8943 + (5.0/3.0) * 2.06209 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr51__p_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + n --> p + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.1388 + -0.462299 * tfactors.T913
                         + 0.925265 * tfactors.T9 + -0.103818 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.462299 * tfactors.T923i
                              + 0.925265 + (5.0/3.0) * -0.103818 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr51__he4_ti48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + n --> he4 + ti48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -0.304828 + 1.94389 * tfactors.T913
                         + 2.5871 * tfactors.T9 + -0.307303 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.94389 * tfactors.T923i
                              + 2.5871 + (5.0/3.0) * -0.307303 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr51__n_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + p --> n + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.6943 + -46.2998 * tfactors.T9i + -1.37768 * tfactors.T913
                         + 0.466991 * tfactors.T9 + -0.0461074 * tfactors.T953;

    dln_set_rate_dT9 =  46.2998 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.37768 * tfactors.T923i
                              + 0.466991 + (5.0/3.0) * -0.0461074 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr51__he4_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + p --> he4 + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.3614 + -24.4782 * tfactors.T9i + -84.3192 * tfactors.T913i + -1.84683 * tfactors.T913
                         + -0.459124 * tfactors.T9 + 0.00700566 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  24.4782 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.3192 * tfactors.T943i + (1.0/3.0) * -1.84683 * tfactors.T923i
                              + -0.459124 + (5.0/3.0) * 0.00700566 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr51__n_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + he4 --> n + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -86.4622 + -9.77972 * tfactors.T9i + 77.6519 * tfactors.T913
                         + -9.70923 * tfactors.T9 + 0.625406 * tfactors.T953;

    dln_set_rate_dT9 =  9.77972 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 77.6519 * tfactors.T923i
                              + -9.70923 + (5.0/3.0) * 0.625406 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr51__p_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr51 + he4 --> p + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -42.067 + -8.79032 * tfactors.T9i + -36.1955 * tfactors.T913i + 69.5086 * tfactors.T913
                         + -14.1484 * tfactors.T9 + 1.38598 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.79032 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.1955 * tfactors.T943i + (1.0/3.0) * 69.5086 * tfactors.T923i
                              + -14.1484 + (5.0/3.0) * 1.38598 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr52__p_v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + n --> p + v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  132.229 + -43.1054 * tfactors.T9i + 225.572 * tfactors.T913i + -367.914 * tfactors.T913
                         + 20.4967 * tfactors.T9 + -1.16016 * tfactors.T953 + 184.15 * tfactors.lnT9;

    dln_set_rate_dT9 =  43.1054 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 225.572 * tfactors.T943i + (1.0/3.0) * -367.914 * tfactors.T923i
                              + 20.4967 + (5.0/3.0) * -1.16016 * tfactors.T923 + 184.15 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr52__he4_ti49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + n --> he4 + ti49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.1906 + -14.0615 * tfactors.T9i + -81.8999 * tfactors.T913i + -0.331496 * tfactors.T913
                         + -0.758416 * tfactors.T9 + 0.0413394 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  14.0615 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -81.8999 * tfactors.T943i + (1.0/3.0) * -0.331496 * tfactors.T923i
                              + -0.758416 + (5.0/3.0) * 0.0413394 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr52__n_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + p --> n + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.5136 + -63.7533 * tfactors.T9i + 0.50599 * tfactors.T913
                         + 0.283832 * tfactors.T9 + -0.0422814 * tfactors.T953;

    dln_set_rate_dT9 =  63.7533 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.50599 * tfactors.T923i
                              + 0.283832 + (5.0/3.0) * -0.0422814 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr52__he4_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + p --> he4 + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.8046 + -30.1245 * tfactors.T9i + -84.3633 * tfactors.T913i + 2.73419 * tfactors.T913
                         + -2.05655 * tfactors.T9 + 0.203834 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  30.1245 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.3633 * tfactors.T943i + (1.0/3.0) * 2.73419 * tfactors.T923i
                              + -2.05655 + (5.0/3.0) * 0.203834 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr52__n_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + he4 --> n + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.7294 + -41.5902 * tfactors.T9i + -4.54346 * tfactors.T913
                         + 2.79557 * tfactors.T9 + -0.273997 * tfactors.T953;

    dln_set_rate_dT9 =  41.5902 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -4.54346 * tfactors.T923i
                              + 2.79557 + (5.0/3.0) * -0.273997 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr52__p_mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr52 + he4 --> p + mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.2793 + -29.8283 * tfactors.T9i + -36.1995 * tfactors.T913i + 11.023 * tfactors.T913
                         + -2.435 * tfactors.T9 + 0.306933 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.8283 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -36.1995 * tfactors.T943i + (1.0/3.0) * 11.023 * tfactors.T923i
                              + -2.435 + (5.0/3.0) * 0.306933 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr53__he4_ti50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 + n --> he4 + ti50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -23.5895 + 21.17 * tfactors.T913
                         + -0.195248 * tfactors.T9 + -0.121068 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 21.17 * tfactors.T923i
                              + -0.195248 + (5.0/3.0) * -0.121068 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr53__n_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 + p --> n + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.3906 + -16.0047 * tfactors.T9i + 0.167386 * tfactors.T913
                         + 1.15594 * tfactors.T9 + -0.119143 * tfactors.T953;

    dln_set_rate_dT9 =  16.0047 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.167386 * tfactors.T923i
                              + 1.15594 + (5.0/3.0) * -0.119143 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr53__he4_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 + p --> he4 + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  45.5289 + -13.9153 * tfactors.T9i + -84.4058 * tfactors.T913i + 13.5454 * tfactors.T913
                         + -3.26175 * tfactors.T9 + 0.249401 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.9153 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -84.4058 * tfactors.T943i + (1.0/3.0) * 13.5454 * tfactors.T923i
                              + -3.26175 + (5.0/3.0) * 0.249401 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr53__n_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr53 + he4 --> n + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -118.607 + -3.78063 * tfactors.T9i + 108.603 * tfactors.T913
                         + -15.5995 * tfactors.T9 + 1.14343 * tfactors.T953;

    dln_set_rate_dT9 =  3.78063 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 108.603 * tfactors.T923i
                              + -15.5995 + (5.0/3.0) * 1.14343 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cr54__he4_ti51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 + n --> he4 + ti51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -985.091 + -2.195 * tfactors.T9i + -1722.81 * tfactors.T913i + 2829.38 * tfactors.T913
                         + -169.068 * tfactors.T9 + 9.70315 * tfactors.T953 + -1326.98 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.195 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1722.81 * tfactors.T943i + (1.0/3.0) * 2829.38 * tfactors.T923i
                              + -169.068 + (5.0/3.0) * 9.70315 * tfactors.T923 + -1326.98 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr54__n_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 + p --> n + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.904 + -25.0602 * tfactors.T9i + -1.70783 * tfactors.T913
                         + 0.767763 * tfactors.T9 + -0.0572818 * tfactors.T953;

    dln_set_rate_dT9 =  25.0602 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.70783 * tfactors.T923i
                              + 0.767763 + (5.0/3.0) * -0.0572818 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cr54__he4_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 + p --> he4 + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -94.698 + -35.2237 * tfactors.T913i + 131.726 * tfactors.T913
                         + -29.7395 * tfactors.T9 + 3.03809 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -35.2237 * tfactors.T943i + (1.0/3.0) * 131.726 * tfactors.T923i
                              + -29.7395 + (5.0/3.0) * 3.03809 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cr54__n_fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cr54 + he4 --> n + fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -7.33581 + -27.8371 * tfactors.T9i + 4.48478 * tfactors.T913
                         + 2.88431 * tfactors.T9 + -0.366076 * tfactors.T953;

    dln_set_rate_dT9 =  27.8371 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.48478 * tfactors.T923i
                              + 2.88431 + (5.0/3.0) * -0.366076 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn50__p_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 + n --> p + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.5859 + -1.04612 * tfactors.T913
                         + 0.340541 * tfactors.T9 + -0.0370932 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.04612 * tfactors.T923i
                              + 0.340541 + (5.0/3.0) * -0.0370932 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn50__he4_v47(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 + n --> he4 + v47

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.7581 + 0.0723126 * tfactors.T913
                         + 0.772457 * tfactors.T9 + -0.0591176 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.0723126 * tfactors.T923i
                              + 0.772457 + (5.0/3.0) * -0.0591176 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn50__n_co53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 + he4 --> n + co53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.55453 + -65.3147 * tfactors.T9i + 4.96211 * tfactors.T913
                         + -1.17699 * tfactors.T9 + 0.226 * tfactors.T953;

    dln_set_rate_dT9 =  65.3147 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.96211 * tfactors.T923i
                              + -1.17699 + (5.0/3.0) * 0.226 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn50__p_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn50 + he4 --> p + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.6721 + -89.2309 * tfactors.T913i + -1.4758 * tfactors.T913
                         + -0.437831 * tfactors.T9 + -0.00354594 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.2309 * tfactors.T943i + (1.0/3.0) * -1.4758 * tfactors.T923i
                              + -0.437831 + (5.0/3.0) * -0.00354594 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn51__p_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + n --> p + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.982 + -1.37768 * tfactors.T913
                         + 0.466991 * tfactors.T9 + -0.0461074 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.37768 * tfactors.T923i
                              + 0.466991 + (5.0/3.0) * -0.0461074 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn51__he4_v48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + n --> he4 + v48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -23.8508 + 20.8632 * tfactors.T913
                         + 0.466645 * tfactors.T9 + -0.196969 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 20.8632 * tfactors.T923i
                              + 0.466645 + (5.0/3.0) * -0.196969 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn51__he4_cr48(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + p --> he4 + cr48

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  58.7312 + -6.47654 * tfactors.T9i + -86.7459 * tfactors.T913i + 1.05653 * tfactors.T913
                         + -1.15757 * tfactors.T9 + 0.0877546 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  6.47654 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.7459 * tfactors.T943i + (1.0/3.0) * 1.05653 * tfactors.T923i
                              + -1.15757 + (5.0/3.0) * 0.0877546 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn51__n_co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + he4 --> n + co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.1923 + -68.2136 * tfactors.T9i + -1.92176 * tfactors.T913
                         + 1.2968 * tfactors.T9 + -0.117145 * tfactors.T953;

    dln_set_rate_dT9 =  68.2136 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.92176 * tfactors.T923i
                              + 1.2968 + (5.0/3.0) * -0.117145 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn51__p_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn51 + he4 --> p + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.2777 + -89.274 * tfactors.T913i + -0.862452 * tfactors.T913
                         + -0.635672 * tfactors.T9 + 0.0196464 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.274 * tfactors.T943i + (1.0/3.0) * -0.862452 * tfactors.T923i
                              + -0.635672 + (5.0/3.0) * 0.0196464 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn52__p_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + n --> p + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.9487 + 0.50599 * tfactors.T913
                         + 0.283832 * tfactors.T9 + -0.0422814 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.50599 * tfactors.T923i
                              + 0.283832 + (5.0/3.0) * -0.0422814 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn52__he4_v49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + n --> he4 + v49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -2.29492 + 5.72895 * tfactors.T913
                         + 1.74506 * tfactors.T9 + -0.232362 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 5.72895 * tfactors.T923i
                              + 1.74506 + (5.0/3.0) * -0.232362 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn52__n_fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + p --> n + fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.3836 + -36.6259 * tfactors.T9i + 0.569856 * tfactors.T913
                         + 0.390117 * tfactors.T9 + -0.0479043 * tfactors.T953;

    dln_set_rate_dT9 =  36.6259 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.569856 * tfactors.T923i
                              + 0.390117 + (5.0/3.0) * -0.0479043 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn52__he4_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + p --> he4 + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  53.0315 + -5.9288 * tfactors.T9i + -86.7913 * tfactors.T913i + 10.6892 * tfactors.T913
                         + -4.01586 * tfactors.T9 + 0.411275 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.9288 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -86.7913 * tfactors.T943i + (1.0/3.0) * 10.6892 * tfactors.T923i
                              + -4.01586 + (5.0/3.0) * 0.411275 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn52__n_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + he4 --> n + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -14.3346 + -26.9722 * tfactors.T9i + 8.15876 * tfactors.T913
                         + 3.05978 * tfactors.T9 + -0.406535 * tfactors.T953;

    dln_set_rate_dT9 =  26.9722 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 8.15876 * tfactors.T923i
                              + 3.05978 + (5.0/3.0) * -0.406535 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn52__p_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn52 + he4 --> p + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.6689 + -89.3157 * tfactors.T913i + 5.65639 * tfactors.T913
                         + -2.28952 * tfactors.T9 + 0.186017 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.3157 * tfactors.T943i + (1.0/3.0) * 5.65639 * tfactors.T923i
                              + -2.28952 + (5.0/3.0) * 0.186017 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn53__p_cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + n --> p + cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.6975 + 0.167386 * tfactors.T913
                         + 1.15594 * tfactors.T9 + -0.119143 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.167386 * tfactors.T923i
                              + 1.15594 + (5.0/3.0) * -0.119143 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn53__he4_v50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + n --> he4 + v50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -122.895 + 115.52 * tfactors.T913
                         + -16.7944 * tfactors.T9 + 1.23427 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 115.52 * tfactors.T923i
                              + -16.7944 + (5.0/3.0) * 1.23427 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn53__n_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + p --> n + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.1239 + -52.5096 * tfactors.T9i + -1.19445 * tfactors.T913
                         + 0.393603 * tfactors.T9 + -0.0404022 * tfactors.T953;

    dln_set_rate_dT9 =  52.5096 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.19445 * tfactors.T923i
                              + 0.393603 + (5.0/3.0) * -0.0404022 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn53__he4_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + p --> he4 + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -68.3424 + -36.1913 * tfactors.T913i + 99.0857 * tfactors.T913
                         + -20.8943 * tfactors.T9 + 2.06209 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.1913 * tfactors.T943i + (1.0/3.0) * 99.0857 * tfactors.T923i
                              + -20.8943 + (5.0/3.0) * 2.06209 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn53__n_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + he4 --> n + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.3813 + -49.8407 * tfactors.T9i + -2.81854 * tfactors.T913
                         + 1.84188 * tfactors.T9 + -0.164509 * tfactors.T953;

    dln_set_rate_dT9 =  49.8407 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.81854 * tfactors.T923i
                              + 1.84188 + (5.0/3.0) * -0.164509 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn53__p_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn53 + he4 --> p + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.0176 + -89.3558 * tfactors.T913i + 9.25287 * tfactors.T913
                         + -3.70352 * tfactors.T9 + 0.372202 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -89.3558 * tfactors.T943i + (1.0/3.0) * 9.25287 * tfactors.T923i
                              + -3.70352 + (5.0/3.0) * 0.372202 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn54__p_cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + n --> p + cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.9581 + -1.70783 * tfactors.T913
                         + 0.767763 * tfactors.T9 + -0.0572818 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.70783 * tfactors.T923i
                              + 0.767763 + (5.0/3.0) * -0.0572818 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn54__he4_v51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + n --> he4 + v51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -7.40385 + 7.07865 * tfactors.T913
                         + 2.24997 * tfactors.T9 + -0.318964 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 7.07865 * tfactors.T923i
                              + 2.24997 + (5.0/3.0) * -0.318964 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn54__n_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + p --> n + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -45.0778 + -0.9894 * tfactors.T9i + 51.9922 * tfactors.T913
                         + -7.26639 * tfactors.T9 + 0.502147 * tfactors.T953;

    dln_set_rate_dT9 =  0.9894 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 51.9922 * tfactors.T923i
                              + -7.26639 + (5.0/3.0) * 0.502147 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn54__he4_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + p --> he4 + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -40.6329 + -36.1955 * tfactors.T913i + 69.5086 * tfactors.T913
                         + -14.1484 * tfactors.T9 + 1.38598 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.1955 * tfactors.T943i + (1.0/3.0) * 69.5086 * tfactors.T923i
                              + -14.1484 + (5.0/3.0) * 1.38598 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn54__n_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + he4 --> n + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -31.7456 + -21.5562 * tfactors.T9i + 26.4125 * tfactors.T913
                         + -0.137701 * tfactors.T9 + -0.184911 * tfactors.T953;

    dln_set_rate_dT9 =  21.5562 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 26.4125 * tfactors.T923i
                              + -0.137701 + (5.0/3.0) * -0.184911 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn54__p_fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn54 + he4 --> p + fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -90.99 + -2.7769 * tfactors.T9i + -37.1663 * tfactors.T913i + 123.946 * tfactors.T913
                         + -27.2803 * tfactors.T9 + 2.75453 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.7769 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.1663 * tfactors.T943i + (1.0/3.0) * 123.946 * tfactors.T923i
                              + -27.2803 + (5.0/3.0) * 2.75453 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_mn55__he4_v52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 + n --> he4 + v52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // rath 
    ln_set_rate =  -1025.31 + 9.271 * tfactors.T9i + -1790.25 * tfactors.T913i + 2939.64 * tfactors.T913
                         + -175.533 * tfactors.T9 + 10.0701 * tfactors.T953 + -1379.09 * tfactors.lnT9;

    dln_set_rate_dT9 =  -9.271 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1790.25 * tfactors.T943i + (1.0/3.0) * 2939.64 * tfactors.T923i
                              + -175.533 + (5.0/3.0) * 10.0701 * tfactors.T923 + -1379.09 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn55__n_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 + p --> n + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  4.30092 + -11.7619 * tfactors.T9i + 7.03052 * tfactors.T913
                         + 0.260509 * tfactors.T9 + -0.0813397 * tfactors.T953;

    dln_set_rate_dT9 =  11.7619 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.03052 * tfactors.T923i
                              + 0.260509 + (5.0/3.0) * -0.0813397 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_mn55__he4_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 + p --> he4 + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.7897 + -36.1995 * tfactors.T913i + 11.023 * tfactors.T913
                         + -2.435 * tfactors.T9 + 0.306933 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -36.1995 * tfactors.T943i + (1.0/3.0) * 11.023 * tfactors.T923i
                              + -2.435 + (5.0/3.0) * 0.306933 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn55__n_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 + he4 --> n + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  9.14605 + -40.7447 * tfactors.T9i + -5.4323 * tfactors.T913
                         + 3.33275 * tfactors.T9 + -0.339917 * tfactors.T953;

    dln_set_rate_dT9 =  40.7447 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -5.4323 * tfactors.T923i
                              + 3.33275 + (5.0/3.0) * -0.339917 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_mn55__p_fe58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // mn55 + he4 --> p + fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -77.6133 + -4.88801 * tfactors.T9i + -37.17 * tfactors.T913i + 110.878 * tfactors.T913
                         + -24.5555 * tfactors.T9 + 2.47003 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.88801 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -37.17 * tfactors.T943i + (1.0/3.0) * 110.878 * tfactors.T923i
                              + -24.5555 + (5.0/3.0) * 2.47003 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe52__p_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 + n --> p + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.9485 + 0.569856 * tfactors.T913
                         + 0.390117 * tfactors.T9 + -0.0479043 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.569856 * tfactors.T923i
                              + 0.390117 + (5.0/3.0) * -0.0479043 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe52__he4_cr49(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 + n --> he4 + cr49

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -11.1596 + 14.3781 * tfactors.T913
                         + 0.0859569 * tfactors.T9 + -0.0900604 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 14.3781 * tfactors.T923i
                              + 0.0859569 + (5.0/3.0) * -0.0900604 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe52__p_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe52 + he4 --> p + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  62.2207 + -91.6819 * tfactors.T913i + -0.329235 * tfactors.T913
                         + -0.780924 * tfactors.T9 + 0.0425179 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.6819 * tfactors.T943i + (1.0/3.0) * -0.329235 * tfactors.T923i
                              + -0.780924 + (5.0/3.0) * 0.0425179 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe53__p_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + n --> p + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.1239 + -1.19445 * tfactors.T913
                         + 0.393603 * tfactors.T9 + -0.0404022 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.19445 * tfactors.T923i
                              + 0.393603 + (5.0/3.0) * -0.0404022 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe53__he4_cr50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + n --> he4 + cr50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.025 + -0.146952 * tfactors.T913
                         + 1.12217 * tfactors.T9 + -0.10318 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.146952 * tfactors.T923i
                              + 1.12217 + (5.0/3.0) * -0.10318 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe53__n_co53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + p --> n + co53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.5271 + -105.402 * tfactors.T9i + -0.94587 * tfactors.T913
                         + 0.327891 * tfactors.T9 + -0.0355667 * tfactors.T953;

    dln_set_rate_dT9 =  105.402 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.94587 * tfactors.T923i
                              + 0.327891 + (5.0/3.0) * -0.0355667 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe53__he4_mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + p --> he4 + mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.8915 + -40.0872 * tfactors.T9i + -89.2309 * tfactors.T913i + -1.4758 * tfactors.T913
                         + -0.437831 * tfactors.T9 + -0.00354594 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  40.0872 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.2309 * tfactors.T943i + (1.0/3.0) * -1.4758 * tfactors.T923i
                              + -0.437831 + (5.0/3.0) * -0.00354594 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe53__n_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + he4 --> n + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -11.2271 + -31.1935 * tfactors.T9i + 6.43259 * tfactors.T913
                         + 2.29591 * tfactors.T9 + -0.254724 * tfactors.T953;

    dln_set_rate_dT9 =  31.1935 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 6.43259 * tfactors.T923i
                              + 2.29591 + (5.0/3.0) * -0.254724 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe53__p_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe53 + he4 --> p + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  54.8614 + -91.7231 * tfactors.T913i + 10.052 * tfactors.T913
                         + -3.86332 * tfactors.T9 + 0.391105 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -91.7231 * tfactors.T943i + (1.0/3.0) * 10.052 * tfactors.T923i
                              + -3.86332 + (5.0/3.0) * 0.391105 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe54__p_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + n --> p + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -43.1319 + 51.9922 * tfactors.T913
                         + -7.26639 * tfactors.T9 + 0.502147 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 51.9922 * tfactors.T923i
                              + -7.26639 + (5.0/3.0) * 0.502147 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe54__he4_cr51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + n --> he4 + cr51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -83.0822 + 77.6519 * tfactors.T913
                         + -9.70923 * tfactors.T9 + 0.625406 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 77.6519 * tfactors.T923i
                              + -9.70923 + (5.0/3.0) * 0.625406 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe54__n_co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + p --> n + co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.6932 + -104.734 * tfactors.T9i + -1.41064 * tfactors.T913
                         + 0.417457 * tfactors.T9 + -0.0400596 * tfactors.T953;

    dln_set_rate_dT9 =  104.734 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.41064 * tfactors.T923i
                              + 0.417457 + (5.0/3.0) * -0.0400596 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe54__he4_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + p --> he4 + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.37 + -36.5201 * tfactors.T9i + -89.274 * tfactors.T913i + -0.862452 * tfactors.T913
                         + -0.635672 * tfactors.T9 + 0.0196464 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  36.5201 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.274 * tfactors.T943i + (1.0/3.0) * -0.862452 * tfactors.T923i
                              + -0.635672 + (5.0/3.0) * 0.0196464 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe54__n_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + he4 --> n + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.6138 + -67.5021 * tfactors.T9i + 0.48562 * tfactors.T913
                         + -0.0249302 * tfactors.T9 + 0.0509605 * tfactors.T953;

    dln_set_rate_dT9 =  67.5021 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.48562 * tfactors.T923i
                              + -0.0249302 + (5.0/3.0) * 0.0509605 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe54__p_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe54 + he4 --> p + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -1.42195 + -20.5668 * tfactors.T9i + -38.1133 * tfactors.T913i + 29.3541 * tfactors.T913
                         + -4.75966 * tfactors.T9 + 0.40418 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  20.5668 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1133 * tfactors.T943i + (1.0/3.0) * 29.3541 * tfactors.T923i
                              + -4.75966 + (5.0/3.0) * 0.40418 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe55__p_mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + n --> p + mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  4.70639 + 7.03052 * tfactors.T913
                         + 0.260509 * tfactors.T9 + -0.0813397 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 7.03052 * tfactors.T923i
                              + 0.260509 + (5.0/3.0) * -0.0813397 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe55__he4_cr52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + n --> he4 + cr52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.6453 + -4.54346 * tfactors.T913
                         + 2.79557 * tfactors.T9 + -0.273997 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -4.54346 * tfactors.T923i
                              + 2.79557 + (5.0/3.0) * -0.273997 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe55__n_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + p --> n + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.4329 + -49.1353 * tfactors.T9i + -1.62382 * tfactors.T913
                         + 0.58115 * tfactors.T9 + -0.0537057 * tfactors.T953;

    dln_set_rate_dT9 =  49.1353 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.62382 * tfactors.T923i
                              + 0.58115 + (5.0/3.0) * -0.0537057 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe55__he4_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + p --> he4 + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  59.1497 + -22.1631 * tfactors.T9i + -89.3157 * tfactors.T913i + 5.65639 * tfactors.T913
                         + -2.28952 * tfactors.T9 + 0.186017 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  22.1631 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.3157 * tfactors.T943i + (1.0/3.0) * 5.65639 * tfactors.T923i
                              + -2.28952 + (5.0/3.0) * 0.186017 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe55__n_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + he4 --> n + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -4.73193 + -33.6308 * tfactors.T9i + 3.44996 * tfactors.T913
                         + 2.98226 * tfactors.T9 + -0.387699 * tfactors.T953;

    dln_set_rate_dT9 =  33.6308 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 3.44996 * tfactors.T923i
                              + 2.98226 + (5.0/3.0) * -0.387699 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe55__p_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe55 + he4 --> p + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.0177 + -28.9828 * tfactors.T9i + -38.1171 * tfactors.T913i + 13.2187 * tfactors.T913
                         + -1.74746 * tfactors.T9 + 0.142513 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  28.9828 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1171 * tfactors.T943i + (1.0/3.0) * 13.2187 * tfactors.T923i
                              + -1.74746 + (5.0/3.0) * 0.142513 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe56__he4_cr53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + n --> he4 + cr53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -115.917 + 108.603 * tfactors.T913
                         + -15.5995 * tfactors.T9 + 1.14343 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 108.603 * tfactors.T923i
                              + -15.5995 + (5.0/3.0) * 1.14343 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe56__n_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + p --> n + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  22.6511 + -62.0649 * tfactors.T9i + -1.13331 * tfactors.T913
                         + 0.347185 * tfactors.T9 + -0.0328879 * tfactors.T953;

    dln_set_rate_dT9 =  62.0649 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.13331 * tfactors.T923i
                              + 0.347185 + (5.0/3.0) * -0.0328879 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe56__he4_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + p --> he4 + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  57.4007 + -12.2241 * tfactors.T9i + -89.3558 * tfactors.T913i + 9.25287 * tfactors.T913
                         + -3.70352 * tfactors.T9 + 0.372202 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  12.2241 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -89.3558 * tfactors.T943i + (1.0/3.0) * 9.25287 * tfactors.T923i
                              + -3.70352 + (5.0/3.0) * 0.372202 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe56__n_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + he4 --> n + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.4866 + -59.1377 * tfactors.T9i + -4.21617 * tfactors.T913
                         + 1.58032 * tfactors.T9 + -0.126895 * tfactors.T953;

    dln_set_rate_dT9 =  59.1377 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -4.21617 * tfactors.T923i
                              + 1.58032 + (5.0/3.0) * -0.126895 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe56__p_co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe56 + he4 --> p + co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.2414 + -37.6102 * tfactors.T9i + -38.1208 * tfactors.T913i + 13.9086 * tfactors.T913
                         + -3.45838 * tfactors.T9 + 0.391302 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  37.6102 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -38.1208 * tfactors.T943i + (1.0/3.0) * 13.9086 * tfactors.T923i
                              + -3.45838 + (5.0/3.0) * 0.391302 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_fe57__he4_cr54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 + n --> he4 + cr54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -6.72376 + 4.48478 * tfactors.T913
                         + 2.88431 * tfactors.T9 + -0.366076 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.48478 * tfactors.T923i
                              + 2.88431 + (5.0/3.0) * -0.366076 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe57__n_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 + p --> n + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.9333 + -18.7792 * tfactors.T9i + -0.061056 * tfactors.T913
                         + 1.28749 * tfactors.T9 + -0.156423 * tfactors.T953;

    dln_set_rate_dT9 =  18.7792 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.061056 * tfactors.T923i
                              + 1.28749 + (5.0/3.0) * -0.156423 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe57__he4_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 + p --> he4 + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -88.432 + -37.1663 * tfactors.T913i + 123.946 * tfactors.T913
                         + -27.2803 * tfactors.T9 + 2.75453 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.1663 * tfactors.T943i + (1.0/3.0) * 123.946 * tfactors.T923i
                              + -27.2803 + (5.0/3.0) * 2.75453 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe57__n_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe57 + he4 --> n + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -62.4146 + -15.7177 * tfactors.T9i + 55.1407 * tfactors.T913
                         + -5.1585 * tfactors.T9 + 0.212248 * tfactors.T953;

    dln_set_rate_dT9 =  15.7177 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 55.1407 * tfactors.T923i
                              + -5.1585 + (5.0/3.0) * 0.212248 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe58__n_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe58 + p --> n + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.159 + -35.8567 * tfactors.T9i + -3.2947 * tfactors.T913
                         + 0.833003 * tfactors.T9 + -0.0604538 * tfactors.T953;

    dln_set_rate_dT9 =  35.8567 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -3.2947 * tfactors.T923i
                              + 0.833003 + (5.0/3.0) * -0.0604538 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_fe58__he4_mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe58 + p --> he4 + mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -74.5149 + -37.17 * tfactors.T913i + 110.878 * tfactors.T913
                         + -24.5555 * tfactors.T9 + 2.47003 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.17 * tfactors.T943i + (1.0/3.0) * 110.878 * tfactors.T923i
                              + -24.5555 + (5.0/3.0) * 2.47003 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_fe58__n_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // fe58 + he4 --> n + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.5941 + -41.5317 * tfactors.T9i + -7.53968 * tfactors.T913
                         + 4.09062 * tfactors.T9 + -0.416412 * tfactors.T953;

    dln_set_rate_dT9 =  41.5317 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -7.53968 * tfactors.T923i
                              + 4.09062 + (5.0/3.0) * -0.416412 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co53__p_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co53 + n --> p + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.5271 + -0.94587 * tfactors.T913
                         + 0.327891 * tfactors.T9 + -0.0355667 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.94587 * tfactors.T923i
                              + 0.327891 + (5.0/3.0) * -0.0355667 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co53__he4_mn50(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co53 + n --> he4 + mn50

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.77398 + 4.96211 * tfactors.T913
                         + -1.17699 * tfactors.T9 + 0.226 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.96211 * tfactors.T923i
                              + -1.17699 + (5.0/3.0) * 0.226 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co53__p_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co53 + he4 --> p + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  64.2463 + -94.0605 * tfactors.T913i + -1.48203 * tfactors.T913
                         + -0.476442 * tfactors.T9 + 0.00631587 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.0605 * tfactors.T943i + (1.0/3.0) * -1.48203 * tfactors.T923i
                              + -0.476442 + (5.0/3.0) * 0.00631587 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co54__p_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 + n --> p + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.6932 + -1.41064 * tfactors.T913
                         + 0.417457 * tfactors.T9 + -0.0400596 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.41064 * tfactors.T923i
                              + 0.417457 + (5.0/3.0) * -0.0400596 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co54__he4_mn51(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 + n --> he4 + mn51

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.2846 + -1.92176 * tfactors.T913
                         + 1.2968 * tfactors.T9 + -0.117145 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.92176 * tfactors.T923i
                              + 1.2968 + (5.0/3.0) * -0.117145 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co54__n_cu57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 + he4 --> n + cu57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.5817 + -73.6465 * tfactors.T9i + 1.52892 * tfactors.T913
                         + -0.01999 * tfactors.T9 + 0.0715186 * tfactors.T953;

    dln_set_rate_dT9 =  73.6465 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.52892 * tfactors.T923i
                              + -0.01999 + (5.0/3.0) * 0.0715186 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co54__p_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co54 + he4 --> p + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  64.379 + -94.1012 * tfactors.T913i + -1.53121 * tfactors.T913
                         + -0.462669 * tfactors.T9 + 0.00353266 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.1012 * tfactors.T943i + (1.0/3.0) * -1.53121 * tfactors.T923i
                              + -0.462669 + (5.0/3.0) * 0.00353266 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co55__p_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + n --> p + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.7398 + -1.62382 * tfactors.T913
                         + 0.58115 * tfactors.T9 + -0.0537057 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.62382 * tfactors.T923i
                              + 0.58115 + (5.0/3.0) * -0.0537057 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co55__he4_mn52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + n --> he4 + mn52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -12.5469 + 8.15876 * tfactors.T913
                         + 3.05978 * tfactors.T9 + -0.406535 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 8.15876 * tfactors.T923i
                              + 3.05978 + (5.0/3.0) * -0.406535 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co55__he4_fe52(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + p --> he4 + fe52

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  61.4434 + -9.65363 * tfactors.T9i + -91.6819 * tfactors.T913i + -0.329235 * tfactors.T913
                         + -0.780924 * tfactors.T9 + 0.0425179 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  9.65363 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.6819 * tfactors.T943i + (1.0/3.0) * -0.329235 * tfactors.T923i
                              + -0.780924 + (5.0/3.0) * 0.0425179 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co55__n_cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + he4 --> n + cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  9.69034 + -92.9741 * tfactors.T9i + 4.29921 * tfactors.T913
                         + -0.76309 * tfactors.T9 + 0.10257 * tfactors.T953;

    dln_set_rate_dT9 =  92.9741 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.29921 * tfactors.T923i
                              + -0.76309 + (5.0/3.0) * 0.10257 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co55__p_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co55 + he4 --> p + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  60.2281 + -94.1404 * tfactors.T913i + 3.39179 * tfactors.T913
                         + -1.71062 * tfactors.T9 + 0.133003 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.1404 * tfactors.T943i + (1.0/3.0) * 3.39179 * tfactors.T923i
                              + -1.71062 + (5.0/3.0) * 0.133003 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co56__p_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + n --> p + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.4539 + -1.13331 * tfactors.T913
                         + 0.347185 * tfactors.T9 + -0.0328879 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.13331 * tfactors.T923i
                              + 0.347185 + (5.0/3.0) * -0.0328879 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co56__he4_mn53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + n --> he4 + mn53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.5672 + -2.81854 * tfactors.T913
                         + 1.84188 * tfactors.T9 + -0.164509 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.81854 * tfactors.T923i
                              + 1.84188 + (5.0/3.0) * -0.164509 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co56__n_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + p --> n + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.3721 + -33.8622 * tfactors.T9i + 1.76846 * tfactors.T913
                         + 0.197992 * tfactors.T9 + -0.017494 * tfactors.T953;

    dln_set_rate_dT9 =  33.8622 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.76846 * tfactors.T923i
                              + 0.197992 + (5.0/3.0) * -0.017494 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co56__he4_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + p --> he4 + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  56.0473 + -2.66873 * tfactors.T9i + -91.7231 * tfactors.T913i + 10.052 * tfactors.T913
                         + -3.86332 * tfactors.T9 + 0.391105 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.66873 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -91.7231 * tfactors.T943i + (1.0/3.0) * 10.052 * tfactors.T923i
                              + -3.86332 + (5.0/3.0) * 0.391105 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co56__n_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + he4 --> n + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.89185 + -61.8349 * tfactors.T9i + -1.00882 * tfactors.T913
                         + 1.88993 * tfactors.T9 + -0.202319 * tfactors.T953;

    dln_set_rate_dT9 =  61.8349 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.00882 * tfactors.T923i
                              + 1.88993 + (5.0/3.0) * -0.202319 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co56__p_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co56 + he4 --> p + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  49.7325 + -94.1784 * tfactors.T913i + 17.5303 * tfactors.T913
                         + -5.78946 * tfactors.T9 + 0.587654 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.1784 * tfactors.T943i + (1.0/3.0) * 17.5303 * tfactors.T923i
                              + -5.78946 + (5.0/3.0) * 0.587654 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co57__p_fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + n --> p + fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.547 + -0.061056 * tfactors.T913
                         + 1.28749 * tfactors.T9 + -0.156423 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.061056 * tfactors.T923i
                              + 1.28749 + (5.0/3.0) * -0.156423 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co57__he4_mn54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + n --> he4 + mn54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -30.5739 + 26.4125 * tfactors.T913
                         + -0.137701 * tfactors.T9 + -0.184911 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 26.4125 * tfactors.T923i
                              + -0.137701 + (5.0/3.0) * -0.184911 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co57__n_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + p --> n + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.3008 + -46.9353 * tfactors.T9i + -1.13177 * tfactors.T913
                         + 0.56875 * tfactors.T9 + -0.0579913 * tfactors.T953;

    dln_set_rate_dT9 =  46.9353 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.13177 * tfactors.T923i
                              + 0.56875 + (5.0/3.0) * -0.0579913 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co57__he4_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + p --> he4 + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -2.1962 + -38.1133 * tfactors.T913i + 29.3541 * tfactors.T913
                         + -4.75966 * tfactors.T9 + 0.40418 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1133 * tfactors.T943i + (1.0/3.0) * 29.3541 * tfactors.T923i
                              + -4.75966 + (5.0/3.0) * 0.40418 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co57__n_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + he4 --> n + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.0625 + -77.1294 * tfactors.T9i + 2.72669 * tfactors.T913
                         + -0.141713 * tfactors.T9 + 0.025172 * tfactors.T953;

    dln_set_rate_dT9 =  77.1294 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.72669 * tfactors.T923i
                              + -0.141713 + (5.0/3.0) * 0.025172 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co57__p_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co57 + he4 --> p + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  49.6113 + -94.2152 * tfactors.T913i + 16.1097 * tfactors.T913
                         + -4.84624 * tfactors.T9 + 0.441487 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -94.2152 * tfactors.T943i + (1.0/3.0) * 16.1097 * tfactors.T923i
                              + -4.84624 + (5.0/3.0) * 0.441487 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co58__p_fe58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + n --> p + fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.5496 + -3.2947 * tfactors.T913
                         + 0.833003 * tfactors.T9 + -0.0604538 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -3.2947 * tfactors.T923i
                              + 0.833003 + (5.0/3.0) * -0.0604538 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_co58__he4_mn55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + n --> he4 + mn55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.635 + -5.4323 * tfactors.T913
                         + 3.33275 * tfactors.T9 + -0.339917 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -5.4323 * tfactors.T923i
                              + 3.33275 + (5.0/3.0) * -0.339917 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co58__n_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + p --> n + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -27.5032 + -4.64783 * tfactors.T9i + 34.6301 * tfactors.T913
                         + -3.77385 * tfactors.T9 + 0.190506 * tfactors.T953;

    dln_set_rate_dT9 =  4.64783 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 34.6301 * tfactors.T923i
                              + -3.77385 + (5.0/3.0) * 0.190506 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co58__he4_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + p --> he4 + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.1012 + -38.1171 * tfactors.T913i + 13.2187 * tfactors.T913
                         + -1.74746 * tfactors.T9 + 0.142513 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1171 * tfactors.T943i + (1.0/3.0) * 13.2187 * tfactors.T923i
                              + -1.74746 + (5.0/3.0) * 0.142513 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co58__n_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + he4 --> n + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  1.34095 + -40.7159 * tfactors.T9i + 1.07449 * tfactors.T913
                         + 3.05815 * tfactors.T9 + -0.386686 * tfactors.T953;

    dln_set_rate_dT9 =  40.7159 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.07449 * tfactors.T923i
                              + 3.05815 + (5.0/3.0) * -0.386686 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co58__p_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co58 + he4 --> p + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -75.9084 + -5.67496 * tfactors.T9i + -39.0635 * tfactors.T913i + 109.727 * tfactors.T913
                         + -23.3971 * tfactors.T9 + 2.29485 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.67496 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0635 * tfactors.T943i + (1.0/3.0) * 109.727 * tfactors.T923i
                              + -23.3971 + (5.0/3.0) * 2.29485 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co59__n_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 + p --> n + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.9735 + -21.5276 * tfactors.T9i + 2.48878 * tfactors.T913
                         + 0.158023 * tfactors.T9 + -0.0135864 * tfactors.T953;

    dln_set_rate_dT9 =  21.5276 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.48878 * tfactors.T923i
                              + 0.158023 + (5.0/3.0) * -0.0135864 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_co59__he4_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 + p --> he4 + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.47 + -38.1208 * tfactors.T913i + 13.9086 * tfactors.T913
                         + -3.45838 * tfactors.T9 + 0.391302 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -38.1208 * tfactors.T943i + (1.0/3.0) * 13.9086 * tfactors.T923i
                              + -3.45838 + (5.0/3.0) * 0.391302 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co59__n_cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 + he4 --> n + cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  9.13317 + -58.9158 * tfactors.T9i + 0.965159 * tfactors.T913
                         + 0.563053 * tfactors.T9 + -0.0358157 * tfactors.T953;

    dln_set_rate_dT9 =  58.9158 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.965159 * tfactors.T923i
                              + 0.563053 + (5.0/3.0) * -0.0358157 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_co59__p_ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // co59 + he4 --> p + ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -93.0347 + -4.01946 * tfactors.T9i + -39.0669 * tfactors.T913i + 126.723 * tfactors.T913
                         + -27.3047 * tfactors.T9 + 2.67436 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.01946 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.0669 * tfactors.T943i + (1.0/3.0) * 126.723 * tfactors.T923i
                              + -27.3047 + (5.0/3.0) * 2.67436 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni56__p_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + n --> p + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.5693 + 1.76846 * tfactors.T913
                         + 0.197992 * tfactors.T9 + -0.017494 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.76846 * tfactors.T923i
                              + 0.197992 + (5.0/3.0) * -0.017494 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni56__he4_fe53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + n --> he4 + fe53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -7.84393 + 6.43259 * tfactors.T913
                         + 2.29591 * tfactors.T9 + -0.254724 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 6.43259 * tfactors.T923i
                              + 2.29591 + (5.0/3.0) * -0.254724 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni56__he4_co53(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + p --> he4 + co53

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  67.6294 + -74.2085 * tfactors.T9i + -94.0605 * tfactors.T913i + -1.48203 * tfactors.T913
                         + -0.476442 * tfactors.T9 + 0.00631587 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  74.2085 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.0605 * tfactors.T943i + (1.0/3.0) * -1.48203 * tfactors.T923i
                              + -0.476442 + (5.0/3.0) * 0.00631587 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni56__n_zn59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + he4 --> n + zn59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.1566 + -142.615 * tfactors.T9i + 4.01795 * tfactors.T913
                         + -1.00571 * tfactors.T9 + 0.129548 * tfactors.T953;

    dln_set_rate_dT9 =  142.615 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.01795 * tfactors.T923i
                              + -1.00571 + (5.0/3.0) * 0.129548 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni56__p_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni56 + he4 --> p + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.8471 + -27.9728 * tfactors.T9i + -39.9808 * tfactors.T913i + 13.6773 * tfactors.T913
                         + -3.76429 * tfactors.T9 + 0.438096 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.9728 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9808 * tfactors.T943i + (1.0/3.0) * 13.6773 * tfactors.T923i
                              + -3.76429 + (5.0/3.0) * 0.438096 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni57__p_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + n --> p + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.9939 + -1.13177 * tfactors.T913
                         + 0.56875 * tfactors.T9 + -0.0579913 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.13177 * tfactors.T923i
                              + 0.56875 + (5.0/3.0) * -0.0579913 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni57__he4_fe54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + n --> he4 + fe54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.5327 + 0.48562 * tfactors.T913
                         + -0.0249302 * tfactors.T9 + 0.0509605 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.48562 * tfactors.T923i
                              + -0.0249302 + (5.0/3.0) * 0.0509605 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni57__n_cu57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + p --> n + cu57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.0221 + -110.878 * tfactors.T9i + -0.57954 * tfactors.T913
                         + 0.250954 * tfactors.T9 + -0.0264877 * tfactors.T953;

    dln_set_rate_dT9 =  110.878 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.57954 * tfactors.T923i
                              + 0.250954 + (5.0/3.0) * -0.0264877 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni57__he4_co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + p --> he4 + co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  64.2979 + -37.2315 * tfactors.T9i + -94.1012 * tfactors.T913i + -1.53121 * tfactors.T913
                         + -0.462669 * tfactors.T9 + 0.00353266 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  37.2315 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.1012 * tfactors.T943i + (1.0/3.0) * -1.53121 * tfactors.T923i
                              + -0.462669 + (5.0/3.0) * 0.00353266 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni57__n_zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + he4 --> n + zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  9.72845 + -87.5049 * tfactors.T9i + 5.43552 * tfactors.T913
                         + -1.25169 * tfactors.T9 + 0.148383 * tfactors.T953;

    dln_set_rate_dT9 =  87.5049 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.43552 * tfactors.T923i
                              + -1.25169 + (5.0/3.0) * 0.148383 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni57__p_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni57 + he4 --> p + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.6894 + -30.1941 * tfactors.T9i + -39.9846 * tfactors.T913i + 20.3348 * tfactors.T913
                         + -4.47882 * tfactors.T9 + 0.442893 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  30.1941 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9846 * tfactors.T943i + (1.0/3.0) * 20.3348 * tfactors.T923i
                              + -4.47882 + (5.0/3.0) * 0.442893 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni58__p_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + n --> p + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -25.8938 + 34.6301 * tfactors.T913
                         + -3.77385 * tfactors.T9 + 0.190506 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 34.6301 * tfactors.T923i
                              + -3.77385 + (5.0/3.0) * 0.190506 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni58__he4_fe55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + n --> he4 + fe55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -2.03901 + 3.44996 * tfactors.T913
                         + 2.98226 * tfactors.T9 + -0.387699 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 3.44996 * tfactors.T923i
                              + 2.98226 + (5.0/3.0) * -0.387699 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni58__n_cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + p --> n + cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.9037 + -108.479 * tfactors.T9i + -0.603447 * tfactors.T913
                         + 0.300346 * tfactors.T9 + -0.0361808 * tfactors.T953;

    dln_set_rate_dT9 =  108.479 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.603447 * tfactors.T923i
                              + 0.300346 + (5.0/3.0) * -0.0361808 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni58__he4_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + p --> he4 + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  63.6142 + -15.5045 * tfactors.T9i + -94.1404 * tfactors.T913i + 3.39179 * tfactors.T913
                         + -1.71062 * tfactors.T9 + 0.133003 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  15.5045 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.1404 * tfactors.T943i + (1.0/3.0) * 3.39179 * tfactors.T923i
                              + -1.71062 + (5.0/3.0) * 0.133003 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni58__n_zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + he4 --> n + zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.06 + -110.575 * tfactors.T9i + 2.9413 * tfactors.T913
                         + -0.542181 * tfactors.T9 + 0.0584262 * tfactors.T953;

    dln_set_rate_dT9 =  110.575 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.9413 * tfactors.T923i
                              + -0.542181 + (5.0/3.0) * 0.0584262 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni58__p_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni58 + he4 --> p + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.4671 + -36.0681 * tfactors.T9i + -39.9882 * tfactors.T913i + 13.3129 * tfactors.T913
                         + -2.90092 * tfactors.T9 + 0.277699 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  36.0681 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9882 * tfactors.T943i + (1.0/3.0) * 13.3129 * tfactors.T923i
                              + -2.90092 + (5.0/3.0) * 0.277699 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni59__p_co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + n --> p + co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.6666 + 2.48878 * tfactors.T913
                         + 0.158023 * tfactors.T9 + -0.0135864 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.48878 * tfactors.T923i
                              + 0.158023 + (5.0/3.0) * -0.0135864 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni59__he4_fe56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + n --> he4 + fe56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.4083 + -4.21617 * tfactors.T913
                         + 1.58032 * tfactors.T9 + -0.126895 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -4.21617 * tfactors.T923i
                              + 1.58032 + (5.0/3.0) * -0.126895 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni59__n_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + p --> n + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.6885 + -64.762 * tfactors.T9i + -0.680585 * tfactors.T913
                         + 0.344111 * tfactors.T9 + -0.0446623 * tfactors.T953;

    dln_set_rate_dT9 =  64.762 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.680585 * tfactors.T923i
                              + 0.344111 + (5.0/3.0) * -0.0446623 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni59__he4_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + p --> he4 + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  51.8514 + -2.92715 * tfactors.T9i + -94.1784 * tfactors.T913i + 17.5303 * tfactors.T913
                         + -5.78946 * tfactors.T9 + 0.587654 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.92715 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.1784 * tfactors.T943i + (1.0/3.0) * 17.5303 * tfactors.T923i
                              + -5.78946 + (5.0/3.0) * 0.587654 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni59__n_zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + he4 --> n + zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.7055 + -65.3405 * tfactors.T9i + -0.824101 * tfactors.T913
                         + 0.913843 * tfactors.T9 + -0.084157 * tfactors.T953;

    dln_set_rate_dT9 =  65.3405 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.824101 * tfactors.T923i
                              + 0.913843 + (5.0/3.0) * -0.084157 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni59__p_cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni59 + he4 --> p + cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.4545 + -37.3882 * tfactors.T9i + -39.9917 * tfactors.T913i + 15.2078 * tfactors.T913
                         + -3.13691 * tfactors.T9 + 0.278116 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  37.3882 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9917 * tfactors.T943i + (1.0/3.0) * 15.2078 * tfactors.T923i
                              + -3.13691 + (5.0/3.0) * 0.278116 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni60__he4_fe57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + n --> he4 + fe57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -60.4121 + 55.1407 * tfactors.T913
                         + -5.1585 * tfactors.T9 + 0.212248 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 55.1407 * tfactors.T923i
                              + -5.1585 + (5.0/3.0) * 0.212248 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni60__n_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + p --> n + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  22.2617 + -80.1909 * tfactors.T9i + -0.671684 * tfactors.T913
                         + 0.215296 * tfactors.T9 + -0.0251141 * tfactors.T953;

    dln_set_rate_dT9 =  80.1909 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.671684 * tfactors.T923i
                              + 0.215296 + (5.0/3.0) * -0.0251141 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni60__he4_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + p --> he4 + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  53.0001 + -3.0615 * tfactors.T9i + -94.2152 * tfactors.T913i + 16.1097 * tfactors.T913
                         + -4.84624 * tfactors.T9 + 0.441487 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.0615 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -94.2152 * tfactors.T943i + (1.0/3.0) * 16.1097 * tfactors.T923i
                              + -4.84624 + (5.0/3.0) * 0.441487 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni60__n_zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + he4 --> n + zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.4158 + -91.7388 * tfactors.T9i + 1.29216 * tfactors.T913
                         + -0.174127 * tfactors.T9 + 0.0226404 * tfactors.T953;

    dln_set_rate_dT9 =  91.7388 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.29216 * tfactors.T923i
                              + -0.174127 + (5.0/3.0) * 0.0226404 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni60__p_cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni60 + he4 --> p + cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  25.9226 + -43.5935 * tfactors.T9i + -39.995 * tfactors.T913i + 9.96871 * tfactors.T913
                         + -2.08607 * tfactors.T9 + 0.166693 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  43.5935 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.995 * tfactors.T943i + (1.0/3.0) * 9.96871 * tfactors.T923i
                              + -2.08607 + (5.0/3.0) * 0.166693 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ni61__he4_fe58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + n --> he4 + fe58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.5185 + -7.53968 * tfactors.T913
                         + 4.09062 * tfactors.T9 + -0.416412 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -7.53968 * tfactors.T923i
                              + 4.09062 + (5.0/3.0) * -0.416412 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni61__n_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + p --> n + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.1763 + -35.0409 * tfactors.T9i + -1.69187 * tfactors.T913
                         + 0.784543 * tfactors.T9 + -0.100904 * tfactors.T953;

    dln_set_rate_dT9 =  35.0409 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.69187 * tfactors.T923i
                              + 0.784543 + (5.0/3.0) * -0.100904 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni61__he4_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + p --> he4 + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -74.3746 + -39.0635 * tfactors.T913i + 109.727 * tfactors.T913
                         + -23.3971 * tfactors.T9 + 2.29485 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0635 * tfactors.T943i + (1.0/3.0) * 109.727 * tfactors.T923i
                              + -23.3971 + (5.0/3.0) * 2.29485 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni61__n_zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + he4 --> n + zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  4.60741 + -44.8367 * tfactors.T9i + -0.988345 * tfactors.T913
                         + 3.05973 * tfactors.T9 + -0.380848 * tfactors.T953;

    dln_set_rate_dT9 =  44.8367 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.988345 * tfactors.T923i
                              + 3.05973 + (5.0/3.0) * -0.380848 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni61__p_cu64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni61 + he4 --> p + cu64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  25.1786 + -42.4806 * tfactors.T9i + -39.9983 * tfactors.T913i + 5.14164 * tfactors.T913
                         + 0.0632313 * tfactors.T9 + -0.0939329 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  42.4806 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -39.9983 * tfactors.T943i + (1.0/3.0) * 5.14164 * tfactors.T923i
                              + 0.0632313 + (5.0/3.0) * -0.0939329 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni62__n_cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 + p --> n + cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  22.2147 + -54.8962 * tfactors.T9i + -2.13932 * tfactors.T913
                         + 0.412918 * tfactors.T9 + -0.0409549 * tfactors.T953;

    dln_set_rate_dT9 =  54.8962 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.13932 * tfactors.T923i
                              + 0.412918 + (5.0/3.0) * -0.0409549 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni62__he4_co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 + p --> he4 + co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -89.6434 + -39.0669 * tfactors.T913i + 126.723 * tfactors.T913
                         + -27.3047 * tfactors.T9 + 2.67436 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.0669 * tfactors.T943i + (1.0/3.0) * 126.723 * tfactors.T923i
                              + -27.3047 + (5.0/3.0) * 2.67436 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni62__n_zn65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 + he4 --> n + zn65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.1063 + -75.2076 * tfactors.T9i + -1.0424 * tfactors.T913
                         + 0.355927 * tfactors.T9 + -0.0148374 * tfactors.T953;

    dln_set_rate_dT9 =  75.2076 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.0424 * tfactors.T923i
                              + 0.355927 + (5.0/3.0) * -0.0148374 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni62__p_cu65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni62 + he4 --> p + cu65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  28.6732 + -50.4388 * tfactors.T9i + -40.0015 * tfactors.T913i + 9.18742 * tfactors.T913
                         + -2.93395 * tfactors.T9 + 0.309787 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  50.4388 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.0015 * tfactors.T943i + (1.0/3.0) * 9.18742 * tfactors.T923i
                              + -2.93395 + (5.0/3.0) * 0.309787 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni63__n_cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni63 + p --> n + cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -11.1451 + -8.30152 * tfactors.T9i + 21.0235 * tfactors.T913
                         + -1.85553 * tfactors.T9 + 0.0587378 * tfactors.T953;

    dln_set_rate_dT9 =  8.30152 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 21.0235 * tfactors.T923i
                              + -1.85553 + (5.0/3.0) * 0.0587378 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_ni63__n_zn66(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni63 + he4 --> n + zn66

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -30.2433 + -26.2207 * tfactors.T9i + 25.0757 * tfactors.T913
                         + 0.0590561 * tfactors.T9 + -0.21357 * tfactors.T953;

    dln_set_rate_dT9 =  26.2207 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 25.0757 * tfactors.T923i
                              + 0.0590561 + (5.0/3.0) * -0.21357 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ni64__n_cu64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ni64 + p --> n + cu64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.6809 + -28.5167 * tfactors.T9i + -2.37283 * tfactors.T913
                         + 0.155682 * tfactors.T9 + 0.0314201 * tfactors.T953;

    dln_set_rate_dT9 =  28.5167 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.37283 * tfactors.T923i
                              + 0.155682 + (5.0/3.0) * 0.0314201 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu57__p_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu57 + n --> p + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.0221 + -0.57954 * tfactors.T913
                         + 0.250954 * tfactors.T9 + -0.0264877 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.57954 * tfactors.T923i
                              + 0.250954 + (5.0/3.0) * -0.0264877 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu57__he4_co54(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu57 + n --> he4 + co54

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.5006 + 1.52892 * tfactors.T913
                         + -0.01999 * tfactors.T9 + 0.0715186 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.52892 * tfactors.T923i
                              + -0.01999 + (5.0/3.0) * 0.0715186 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu57__p_zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu57 + he4 --> p + zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  65.3414 + -98.8126 * tfactors.T913i + -0.580624 * tfactors.T913
                         + -0.793165 * tfactors.T9 + 0.0435934 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -98.8126 * tfactors.T943i + (1.0/3.0) * -0.580624 * tfactors.T923i
                              + -0.793165 + (5.0/3.0) * 0.0435934 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu58__p_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 + n --> p + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.8051 + -0.603447 * tfactors.T913
                         + 0.300346 * tfactors.T9 + -0.0361808 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.603447 * tfactors.T923i
                              + 0.300346 + (5.0/3.0) * -0.0361808 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu58__he4_co55(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 + n --> he4 + co55

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.9778 + 4.29921 * tfactors.T913
                         + -0.76309 * tfactors.T9 + 0.10257 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.29921 * tfactors.T923i
                              + -0.76309 + (5.0/3.0) * 0.10257 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu58__p_zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu58 + he4 --> p + zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -80.5277 + -2.09612 * tfactors.T9i + -40.9023 * tfactors.T913i + 107.263 * tfactors.T913
                         + -20.9034 * tfactors.T9 + 1.9567 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  2.09612 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.9023 * tfactors.T943i + (1.0/3.0) * 107.263 * tfactors.T923i
                              + -20.9034 + (5.0/3.0) * 1.9567 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu59__p_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + n --> p + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.6885 + -0.680585 * tfactors.T913
                         + 0.344111 * tfactors.T9 + -0.0446623 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.680585 * tfactors.T923i
                              + 0.344111 + (5.0/3.0) * -0.0446623 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu59__he4_co56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + n --> he4 + co56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.0108 + -1.00882 * tfactors.T913
                         + 1.88993 * tfactors.T9 + -0.202319 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.00882 * tfactors.T923i
                              + 1.88993 + (5.0/3.0) * -0.202319 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu59__n_zn59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + p --> n + zn59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.3972 + -114.642 * tfactors.T9i + -0.234419 * tfactors.T913
                         + 0.226299 * tfactors.T9 + -0.0269152 * tfactors.T953;

    dln_set_rate_dT9 =  114.642 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.234419 * tfactors.T923i
                              + 0.226299 + (5.0/3.0) * -0.0269152 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu59__he4_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + p --> he4 + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.7688 + -39.9808 * tfactors.T913i + 13.6773 * tfactors.T913
                         + -3.76429 * tfactors.T9 + 0.438096 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9808 * tfactors.T943i + (1.0/3.0) * 13.6773 * tfactors.T923i
                              + -3.76429 + (5.0/3.0) * 0.438096 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu59__n_ga62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + he4 --> n + ga62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  10.6411 + -116.082 * tfactors.T9i + 5.15052 * tfactors.T913
                         + -1.31888 * tfactors.T9 + 0.177044 * tfactors.T953;

    dln_set_rate_dT9 =  116.082 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 5.15052 * tfactors.T923i
                              + -1.31888 + (5.0/3.0) * 0.177044 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu59__p_zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu59 + he4 --> p + zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -110.088 + -0.578461 * tfactors.T9i + -40.9058 * tfactors.T913i + 144.145 * tfactors.T913
                         + -30.7303 * tfactors.T9 + 3.0118 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  0.578461 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.9058 * tfactors.T943i + (1.0/3.0) * 144.145 * tfactors.T923i
                              + -30.7303 + (5.0/3.0) * 3.0118 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu60__p_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + n --> p + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.6523 + -0.671684 * tfactors.T913
                         + 0.215296 * tfactors.T9 + -0.0251141 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.671684 * tfactors.T923i
                              + 0.215296 + (5.0/3.0) * -0.0251141 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu60__he4_co57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + n --> he4 + co57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.8419 + 2.72669 * tfactors.T913
                         + -0.141713 * tfactors.T9 + 0.025172 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.72669 * tfactors.T923i
                              + -0.141713 + (5.0/3.0) * 0.025172 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu60__n_zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + p --> n + zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.8375 + -57.3109 * tfactors.T9i + -0.620889 * tfactors.T913
                         + 0.360154 * tfactors.T9 + -0.0412341 * tfactors.T953;

    dln_set_rate_dT9 =  57.3109 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.620889 * tfactors.T923i
                              + 0.360154 + (5.0/3.0) * -0.0412341 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu60__he4_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + p --> he4 + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.7756 + -39.9846 * tfactors.T913i + 20.3348 * tfactors.T913
                         + -4.47882 * tfactors.T9 + 0.442893 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9846 * tfactors.T943i + (1.0/3.0) * 20.3348 * tfactors.T923i
                              + -4.47882 + (5.0/3.0) * 0.442893 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu60__n_ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + he4 --> n + ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.5144 + -86.3771 * tfactors.T9i + 4.02167 * tfactors.T913
                         + -0.688499 * tfactors.T9 + 0.0864831 * tfactors.T953;

    dln_set_rate_dT9 =  86.3771 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 4.02167 * tfactors.T923i
                              + -0.688499 + (5.0/3.0) * 0.0864831 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu60__p_zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu60 + he4 --> p + zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -39.0633 + -11.548 * tfactors.T9i + -40.9093 * tfactors.T913i + 67.8676 * tfactors.T913
                         + -12.8153 * tfactors.T9 + 1.17292 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  11.548 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.9093 * tfactors.T943i + (1.0/3.0) * 67.8676 * tfactors.T923i
                              + -12.8153 + (5.0/3.0) * 1.17292 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu61__p_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + n --> p + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.1763 + -1.69187 * tfactors.T913
                         + 0.784543 * tfactors.T9 + -0.100904 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.69187 * tfactors.T923i
                              + 0.784543 + (5.0/3.0) * -0.100904 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu61__he4_co58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + n --> he4 + co58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  2.87474 + 1.07449 * tfactors.T913
                         + 3.05815 * tfactors.T9 + -0.386686 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.07449 * tfactors.T923i
                              + 3.05815 + (5.0/3.0) * -0.386686 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu61__n_zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + p --> n + zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.4412 + -74.5068 * tfactors.T9i + -0.657488 * tfactors.T913
                         + 0.358985 * tfactors.T9 + -0.0432252 * tfactors.T953;

    dln_set_rate_dT9 =  74.5068 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.657488 * tfactors.T923i
                              + 0.358985 + (5.0/3.0) * -0.0432252 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu61__he4_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + p --> he4 + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.3915 + -39.9882 * tfactors.T913i + 13.3129 * tfactors.T913
                         + -2.90092 * tfactors.T9 + 0.277699 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9882 * tfactors.T943i + (1.0/3.0) * 13.3129 * tfactors.T923i
                              + -2.90092 + (5.0/3.0) * 0.277699 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu61__n_ga64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + he4 --> n + ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.5232 + -102.07 * tfactors.T9i + 2.74537 * tfactors.T913
                         + -0.458111 * tfactors.T9 + 0.0581457 * tfactors.T953;

    dln_set_rate_dT9 =  102.07 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 2.74537 * tfactors.T923i
                              + -0.458111 + (5.0/3.0) * 0.0581457 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu61__p_zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu61 + he4 --> p + zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -49.6329 + -9.79576 * tfactors.T9i + -40.9126 * tfactors.T913i + 78.2645 * tfactors.T913
                         + -15.0794 * tfactors.T9 + 1.39304 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  9.79576 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.9126 * tfactors.T943i + (1.0/3.0) * 78.2645 * tfactors.T923i
                              + -15.0794 + (5.0/3.0) * 1.39304 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu62__p_ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 + n --> p + ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.1161 + -2.13932 * tfactors.T913
                         + 0.412918 * tfactors.T9 + -0.0409549 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.13932 * tfactors.T923i
                              + 0.412918 + (5.0/3.0) * -0.0409549 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu62__he4_co59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 + n --> he4 + co59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.4259 + 0.965159 * tfactors.T913
                         + 0.563053 * tfactors.T9 + -0.0358157 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.965159 * tfactors.T923i
                              + 0.563053 + (5.0/3.0) * -0.0358157 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu62__n_zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 + p --> n + zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.6773 + -27.9523 * tfactors.T9i + -0.772736 * tfactors.T913
                         + 1.08329 * tfactors.T9 + -0.144709 * tfactors.T953;

    dln_set_rate_dT9 =  27.9523 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.772736 * tfactors.T923i
                              + 1.08329 + (5.0/3.0) * -0.144709 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu62__he4_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 + p --> he4 + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.0541 + -39.9917 * tfactors.T913i + 15.2078 * tfactors.T913
                         + -3.13691 * tfactors.T9 + 0.278116 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9917 * tfactors.T943i + (1.0/3.0) * 15.2078 * tfactors.T923i
                              + -3.13691 + (5.0/3.0) * 0.278116 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu62__p_zn65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu62 + he4 --> p + zn65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -7.79044 + -20.3112 * tfactors.T9i + -40.9159 * tfactors.T913i + 37.2348 * tfactors.T913
                         + -6.13297 * tfactors.T9 + 0.499001 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  20.3112 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.9159 * tfactors.T943i + (1.0/3.0) * 37.2348 * tfactors.T923i
                              + -6.13297 + (5.0/3.0) * 0.499001 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu63__p_ni63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 + n --> p + ni63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -11.8382 + 21.0235 * tfactors.T913
                         + -1.85553 * tfactors.T9 + 0.0587378 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 21.0235 * tfactors.T923i
                              + -1.85553 + (5.0/3.0) * 0.0587378 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu63__n_zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 + p --> n + zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.0355 + -48.1453 * tfactors.T9i + -2.10997 * tfactors.T913
                         + 0.691727 * tfactors.T9 + -0.0763545 * tfactors.T953;

    dln_set_rate_dT9 =  48.1453 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -2.10997 * tfactors.T923i
                              + 0.691727 + (5.0/3.0) * -0.0763545 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu63__he4_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 + p --> he4 + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  25.8494 + -39.995 * tfactors.T913i + 9.96871 * tfactors.T913
                         + -2.08607 * tfactors.T9 + 0.166693 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.995 * tfactors.T943i + (1.0/3.0) * 9.96871 * tfactors.T923i
                              + -2.08607 + (5.0/3.0) * 0.166693 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_cu63__p_zn66(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu63 + he4 --> p + zn66

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -13.8091 + -17.9192 * tfactors.T9i + -40.919 * tfactors.T913i + 40.0655 * tfactors.T913
                         + -6.06828 * tfactors.T9 + 0.437776 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  17.9192 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -40.919 * tfactors.T943i + (1.0/3.0) * 40.0655 * tfactors.T923i
                              + -6.06828 + (5.0/3.0) * 0.437776 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_cu64__p_ni64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 + n --> p + ni64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  18.5823 + -2.37283 * tfactors.T913
                         + 0.155682 * tfactors.T9 + 0.0314201 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.37283 * tfactors.T923i
                              + 0.155682 + (5.0/3.0) * 0.0314201 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu64__n_zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 + p --> n + zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -44.155 + -2.35605 * tfactors.T9i + 50.9002 * tfactors.T913
                         + -6.85035 * tfactors.T9 + 0.452984 * tfactors.T953;

    dln_set_rate_dT9 =  2.35605 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 50.9002 * tfactors.T923i
                              + -6.85035 + (5.0/3.0) * 0.452984 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu64__he4_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu64 + p --> he4 + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  26.7806 + -39.9983 * tfactors.T913i + 5.14164 * tfactors.T913
                         + 0.0632313 * tfactors.T9 + -0.0939329 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -39.9983 * tfactors.T943i + (1.0/3.0) * 5.14164 * tfactors.T923i
                              + 0.0632313 + (5.0/3.0) * -0.0939329 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu65__n_zn65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu65 + p --> n + zn65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.5015 + -24.7688 * tfactors.T9i + -1.75991 * tfactors.T913
                         + 0.616648 * tfactors.T9 + -0.0273633 * tfactors.T953;

    dln_set_rate_dT9 =  24.7688 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.75991 * tfactors.T923i
                              + 0.616648 + (5.0/3.0) * -0.0273633 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_cu65__he4_ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // cu65 + p --> he4 + ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  28.6023 + -40.0015 * tfactors.T913i + 9.18742 * tfactors.T913
                         + -2.93395 * tfactors.T9 + 0.309787 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.0015 * tfactors.T943i + (1.0/3.0) * 9.18742 * tfactors.T923i
                              + -2.93395 + (5.0/3.0) * 0.309787 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn59__p_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 + n --> p + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.3972 + -0.234419 * tfactors.T913
                         + 0.226299 * tfactors.T9 + -0.0269152 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.234419 * tfactors.T923i
                              + 0.226299 + (5.0/3.0) * -0.0269152 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn59__he4_ni56(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 + n --> he4 + ni56

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.0783 + 4.01795 * tfactors.T913
                         + -1.00571 * tfactors.T9 + 0.129548 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.01795 * tfactors.T923i
                              + -1.00571 + (5.0/3.0) * 0.129548 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_zn59__p_ga62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn59 + he4 --> p + ga62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -105.635 + -1.44039 * tfactors.T9i + -41.8099 * tfactors.T913i + 139.289 * tfactors.T913
                         + -29.8912 * tfactors.T9 + 2.95102 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.44039 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -41.8099 * tfactors.T943i + (1.0/3.0) * 139.289 * tfactors.T923i
                              + -29.8912 + (5.0/3.0) * 2.95102 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn60__p_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 + n --> p + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.4469 + -0.620889 * tfactors.T913
                         + 0.360154 * tfactors.T9 + -0.0412341 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.620889 * tfactors.T923i
                              + 0.360154 + (5.0/3.0) * -0.0412341 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn60__he4_ni57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 + n --> he4 + ni57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  12.4241 + 5.43552 * tfactors.T913
                         + -1.25169 * tfactors.T9 + 0.148383 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 5.43552 * tfactors.T923i
                              + -1.25169 + (5.0/3.0) * 0.148383 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn60__he4_cu57(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 + p --> he4 + cu57

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  68.037 + -23.3731 * tfactors.T9i + -98.8126 * tfactors.T913i + -0.580624 * tfactors.T913
                         + -0.793165 * tfactors.T9 + 0.0435934 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  23.3731 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -98.8126 * tfactors.T943i + (1.0/3.0) * -0.580624 * tfactors.T923i
                              + -0.793165 + (5.0/3.0) * 0.0435934 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_zn60__n_ge63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 + he4 --> n + ge63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.7238 + -149.52 * tfactors.T9i + 1.7273 * tfactors.T913
                         + -0.26458 * tfactors.T9 + 0.0395 * tfactors.T953;

    dln_set_rate_dT9 =  149.52 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 1.7273 * tfactors.T923i
                              + -0.26458 + (5.0/3.0) * 0.0395 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_zn60__p_ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn60 + he4 --> p + ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.0286 + -29.0661 * tfactors.T9i + -41.8134 * tfactors.T913i + 14.9697 * tfactors.T913
                         + -4.35453 * tfactors.T9 + 0.544288 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  29.0661 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -41.8134 * tfactors.T943i + (1.0/3.0) * 14.9697 * tfactors.T923i
                              + -4.35453 + (5.0/3.0) * 0.544288 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn61__p_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 + n --> p + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.4412 + -0.657488 * tfactors.T913
                         + 0.358985 * tfactors.T9 + -0.0432252 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.657488 * tfactors.T923i
                              + 0.358985 + (5.0/3.0) * -0.0432252 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn61__he4_ni58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 + n --> he4 + ni58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.9844 + 2.9413 * tfactors.T913
                         + -0.542181 * tfactors.T9 + 0.0584262 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.9413 * tfactors.T923i
                              + -0.542181 + (5.0/3.0) * 0.0584262 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn61__he4_cu58(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 + p --> he4 + cu58

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -79.5047 + -40.9023 * tfactors.T913i + 107.263 * tfactors.T913
                         + -20.9034 * tfactors.T9 + 1.9567 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.9023 * tfactors.T943i + (1.0/3.0) * 107.263 * tfactors.T923i
                              + -20.9034 + (5.0/3.0) * 1.9567 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_zn61__n_ge64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 + he4 --> n + ge64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.60553 + -89.0782 * tfactors.T9i + 7.47259 * tfactors.T913
                         + -1.92043 * tfactors.T9 + 0.239118 * tfactors.T953;

    dln_set_rate_dT9 =  89.0782 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 7.47259 * tfactors.T923i
                              + -1.92043 + (5.0/3.0) * 0.239118 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_zn61__p_ga64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn61 + he4 --> p + ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  8.46743 + -27.5631 * tfactors.T9i + -41.8168 * tfactors.T913i + 24.3154 * tfactors.T913
                         + -5.57278 * tfactors.T9 + 0.588234 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  27.5631 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -41.8168 * tfactors.T943i + (1.0/3.0) * 24.3154 * tfactors.T923i
                              + -5.57278 + (5.0/3.0) * 0.588234 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn62__p_cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 + n --> p + cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.7759 + -0.772736 * tfactors.T913
                         + 1.08329 * tfactors.T9 + -0.144709 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.772736 * tfactors.T923i
                              + 1.08329 + (5.0/3.0) * -0.144709 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn62__he4_ni59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 + n --> he4 + ni59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.4037 + -0.824101 * tfactors.T913
                         + 0.913843 * tfactors.T9 + -0.084157 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.824101 * tfactors.T923i
                              + 0.913843 + (5.0/3.0) * -0.084157 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn62__n_ga62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 + p --> n + ga62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.0588 + -115.504 * tfactors.T9i + -1.58452 * tfactors.T913
                         + 0.736569 * tfactors.T9 + -0.0951725 * tfactors.T953;

    dln_set_rate_dT9 =  115.504 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.58452 * tfactors.T923i
                              + 0.736569 + (5.0/3.0) * -0.0951725 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn62__he4_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn62 + p --> he4 + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -107.39 + -40.9058 * tfactors.T913i + 144.145 * tfactors.T913
                         + -30.7303 * tfactors.T9 + 3.0118 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.9058 * tfactors.T943i + (1.0/3.0) * 144.145 * tfactors.T923i
                              + -30.7303 + (5.0/3.0) * 3.0118 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn63__p_cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 + n --> p + cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.0355 + -2.10997 * tfactors.T913
                         + 0.691727 * tfactors.T9 + -0.0763545 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -2.10997 * tfactors.T923i
                              + 0.691727 + (5.0/3.0) * -0.0763545 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn63__he4_ni60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 + n --> he4 + ni60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.3426 + 1.29216 * tfactors.T913
                         + -0.174127 * tfactors.T9 + 0.0226404 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.29216 * tfactors.T923i
                              + -0.174127 + (5.0/3.0) * 0.0226404 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn63__n_ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 + p --> n + ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.1422 + -74.8291 * tfactors.T9i + -0.334251 * tfactors.T913
                         + 0.328281 * tfactors.T9 + -0.0442083 * tfactors.T953;

    dln_set_rate_dT9 =  74.8291 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.334251 * tfactors.T923i
                              + 0.328281 + (5.0/3.0) * -0.0442083 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn63__he4_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn63 + p --> he4 + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -37.527 + -40.9093 * tfactors.T913i + 67.8676 * tfactors.T913
                         + -12.8153 * tfactors.T9 + 1.17292 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.9093 * tfactors.T943i + (1.0/3.0) * 67.8676 * tfactors.T923i
                              + -12.8153 + (5.0/3.0) * 1.17292 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn64__p_cu64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 + n --> p + cu64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -43.0564 + 50.9002 * tfactors.T913
                         + -6.85035 * tfactors.T9 + 0.452984 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 50.9002 * tfactors.T923i
                              + -6.85035 + (5.0/3.0) * 0.452984 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn64__he4_ni61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 + n --> he4 + ni61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  7.30798 + -0.988345 * tfactors.T913
                         + 3.05973 * tfactors.T9 + -0.380848 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.988345 * tfactors.T923i
                              + 3.05973 + (5.0/3.0) * -0.380848 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn64__n_ga64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 + p --> n + ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.0454 + -92.2741 * tfactors.T9i + -0.311485 * tfactors.T913
                         + 0.306024 * tfactors.T9 + -0.0439383 * tfactors.T953;

    dln_set_rate_dT9 =  92.2741 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -0.311485 * tfactors.T923i
                              + 0.306024 + (5.0/3.0) * -0.0439383 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn64__he4_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn64 + p --> he4 + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -46.9323 + -40.9126 * tfactors.T913i + 78.2645 * tfactors.T913
                         + -15.0794 * tfactors.T9 + 1.39304 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.9126 * tfactors.T943i + (1.0/3.0) * 78.2645 * tfactors.T923i
                              + -15.0794 + (5.0/3.0) * 1.39304 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn65__p_cu65(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 + n --> p + cu65

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  17.096 + -1.75991 * tfactors.T913
                         + 0.616648 * tfactors.T9 + -0.0273633 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.75991 * tfactors.T923i
                              + 0.616648 + (5.0/3.0) * -0.0273633 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn65__he4_ni62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 + n --> he4 + ni62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  16.63 + -1.0424 * tfactors.T913
                         + 0.355927 * tfactors.T9 + -0.0148374 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.0424 * tfactors.T923i
                              + 0.355927 + (5.0/3.0) * -0.0148374 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn65__he4_cu62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn65 + p --> he4 + cu62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -7.16817 + -40.9159 * tfactors.T913i + 37.2348 * tfactors.T913
                         + -6.13297 * tfactors.T9 + 0.499001 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.9159 * tfactors.T943i + (1.0/3.0) * 37.2348 * tfactors.T923i
                              + -6.13297 + (5.0/3.0) * 0.499001 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_zn66__he4_ni63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn66 + n --> he4 + ni63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -28.2336 + 25.0757 * tfactors.T913
                         + 0.0590561 * tfactors.T9 + -0.21357 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 25.0757 * tfactors.T923i
                              + 0.0590561 + (5.0/3.0) * -0.21357 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_zn66__he4_cu63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // zn66 + p --> he4 + cu63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -11.1063 + -40.919 * tfactors.T913i + 40.0655 * tfactors.T913
                         + -6.06828 * tfactors.T9 + 0.437776 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -40.919 * tfactors.T943i + (1.0/3.0) * 40.0655 * tfactors.T923i
                              + -6.06828 + (5.0/3.0) * 0.437776 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga62__p_zn62(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 + n --> p + zn62

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  21.0588 + -1.58452 * tfactors.T913
                         + 0.736569 * tfactors.T9 + -0.0951725 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.58452 * tfactors.T923i
                              + 0.736569 + (5.0/3.0) * -0.0951725 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga62__he4_cu59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 + n --> he4 + cu59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.3393 + 5.15052 * tfactors.T913
                         + -1.31888 * tfactors.T9 + 0.177044 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 5.15052 * tfactors.T923i
                              + -1.31888 + (5.0/3.0) * 0.177044 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ga62__he4_zn59(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga62 + p --> he4 + zn59

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  -102.937 + -41.8099 * tfactors.T913i + 139.289 * tfactors.T913
                         + -29.8912 * tfactors.T9 + 2.95102 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -41.8099 * tfactors.T943i + (1.0/3.0) * 139.289 * tfactors.T923i
                              + -29.8912 + (5.0/3.0) * 2.95102 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga63__p_zn63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 + n --> p + zn63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.1422 + -0.334251 * tfactors.T913
                         + 0.328281 * tfactors.T9 + -0.0442083 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.334251 * tfactors.T923i
                              + 0.328281 + (5.0/3.0) * -0.0442083 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga63__he4_cu60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 + n --> he4 + cu60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  13.0507 + 4.02167 * tfactors.T913
                         + -0.688499 * tfactors.T9 + 0.0864831 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 4.02167 * tfactors.T923i
                              + -0.688499 + (5.0/3.0) * 0.0864831 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ga63__n_ge63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 + p --> n + ge63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.5443 + -120.452 * tfactors.T9i + 0.716405 * tfactors.T913
                         + 0.00814169 * tfactors.T9 + -0.00430239 * tfactors.T953;

    dln_set_rate_dT9 =  120.452 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * 0.716405 * tfactors.T923i
                              + 0.00814169 + (5.0/3.0) * -0.00430239 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ga63__he4_zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga63 + p --> he4 + zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.9554 + -41.8134 * tfactors.T913i + 14.9697 * tfactors.T913
                         + -4.35453 * tfactors.T9 + 0.544288 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -41.8134 * tfactors.T943i + (1.0/3.0) * 14.9697 * tfactors.T923i
                              + -4.35453 + (5.0/3.0) * 0.544288 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga64__p_zn64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 + n --> p + zn64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.0454 + -0.311485 * tfactors.T913
                         + 0.306024 * tfactors.T9 + -0.0439383 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -0.311485 * tfactors.T923i
                              + 0.306024 + (5.0/3.0) * -0.0439383 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ga64__he4_cu61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 + n --> he4 + cu61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  15.2238 + 2.74537 * tfactors.T913
                         + -0.458111 * tfactors.T9 + 0.0581457 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 2.74537 * tfactors.T923i
                              + -0.458111 + (5.0/3.0) * 0.0581457 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ga64__n_ge64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 + p --> n + ge64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.5679 + -61.5151 * tfactors.T9i + -1.04067 * tfactors.T913
                         + 0.575006 * tfactors.T9 + -0.0714547 * tfactors.T953;

    dln_set_rate_dT9 =  61.5151 * tfactors.T9i * tfactors.T9i + (1.0/3.0) * -1.04067 * tfactors.T923i
                              + 0.575006 + (5.0/3.0) * -0.0714547 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_ga64__he4_zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ga64 + p --> he4 + zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.168 + -41.8168 * tfactors.T913i + 24.3154 * tfactors.T913
                         + -5.57278 * tfactors.T9 + 0.588234 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -41.8168 * tfactors.T943i + (1.0/3.0) * 24.3154 * tfactors.T923i
                              + -5.57278 + (5.0/3.0) * 0.588234 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ge63__p_ga63(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge63 + n --> p + ga63

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  19.5443 + 0.716405 * tfactors.T913
                         + 0.00814169 * tfactors.T9 + -0.00430239 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 0.716405 * tfactors.T923i
                              + 0.00814169 + (5.0/3.0) * -0.00430239 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ge63__he4_zn60(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge63 + n --> he4 + zn60

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  14.6506 + 1.7273 * tfactors.T913
                         + -0.26458 * tfactors.T9 + 0.0395 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 1.7273 * tfactors.T923i
                              + -0.26458 + (5.0/3.0) * 0.0395 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ge64__p_ga64(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge64 + n --> p + ga64

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  20.5679 + -1.04067 * tfactors.T913
                         + 0.575006 * tfactors.T9 + -0.0714547 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * -1.04067 * tfactors.T923i
                              + 0.575006 + (5.0/3.0) * -0.0714547 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_ge64__he4_zn61(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // ge64 + n --> he4 + zn61

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ths8r
    ln_set_rate =  11.3061 + 7.47259 * tfactors.T913
                         + -1.92043 * tfactors.T9 + 0.239118 * tfactors.T953;

    dln_set_rate_dT9 =  + (1.0/3.0) * 7.47259 * tfactors.T923i
                              + -1.92043 + (5.0/3.0) * 0.239118 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_d__n_p_p(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // d + p --> n + p + p

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  17.3271 + -25.82 * tfactors.T9i + -3.72 * tfactors.T913i + 0.946313 * tfactors.T913
                         + 0.105406 * tfactors.T9 + -0.0149431 * tfactors.T953;

    dln_set_rate_dT9 =  25.82 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -3.72 * tfactors.T943i + (1.0/3.0) * 0.946313 * tfactors.T923i
                              + 0.105406 + (5.0/3.0) * -0.0149431 * tfactors.T923;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he3_he3__p_p_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he3 + he3 --> p + p + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  24.7788 + -12.277 * tfactors.T913i + -0.103699 * tfactors.T913
                         + -0.0649967 * tfactors.T9 + 0.0168191 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.277 * tfactors.T943i + (1.0/3.0) * -0.103699 * tfactors.T923i
                              + -0.0649967 + (5.0/3.0) * 0.0168191 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_li7__n_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 + d --> n + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  26.4 + -10.259 * tfactors.T913i
                         + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -10.259 * tfactors.T943i
                              + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_be7__p_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 + d --> p + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  27.6987 + -12.428 * tfactors.T913i
                         + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.428 * tfactors.T943i
                              + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_be9__d_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be9 + p --> d + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  20.5607 + -5.8 * tfactors.T9i
                         + -0.75 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.8 * tfactors.T9i * tfactors.T9i
                              + -0.75 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  20.1768 + -3.046 * tfactors.T9i
                         + -1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.046 * tfactors.T9i * tfactors.T9i
                              + -1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  26.0751 + -10.359 * tfactors.T913i + 0.103955 * tfactors.T913
                         + 4.4262 * tfactors.T9 + -5.95664 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -10.359 * tfactors.T943i + (1.0/3.0) * 0.103955 * tfactors.T923i
                              + 4.4262 + (5.0/3.0) * -5.95664 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_b8__p_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b8 + n --> p + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  19.812 + -1.13869e-12 * tfactors.T9i + 1.5368e-10 * tfactors.T913i + -5.36043e-10 * tfactors.T913
                         + 5.80628e-11 * tfactors.T9 + -5.23778e-12 * tfactors.T953 + 1.77211e-10 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.13869e-12 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.5368e-10 * tfactors.T943i + (1.0/3.0) * -5.36043e-10 * tfactors.T923i
                              + 5.80628e-11 + (5.0/3.0) * -5.23778e-12 * tfactors.T923 + 1.77211e-10 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_b11__he4_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // b11 + p --> he4 + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  -14.9395 + -1.724 * tfactors.T9i + 8.49175 * tfactors.T913i + 27.3254 * tfactors.T913
                         + -3.72071 * tfactors.T9 + 0.275516 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.724 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 8.49175 * tfactors.T943i + (1.0/3.0) * 27.3254 * tfactors.T923i
                              + -3.72071 + (5.0/3.0) * 0.275516 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  28.6442 + -12.097 * tfactors.T913i + -0.0496312 * tfactors.T913
                         + 0.687736 * tfactors.T9 + -0.564229 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -12.097 * tfactors.T943i + (1.0/3.0) * -0.0496312 * tfactors.T923i
                              + 0.687736 + (5.0/3.0) * -0.564229 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he3_li7__n_p_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // li7 + he3 --> n + p + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  30.038 + -4.24733e-12 * tfactors.T9i + -17.989 * tfactors.T913i + -1.57523e-09 * tfactors.T913
                         + 1.45934e-10 * tfactors.T9 + -1.15341e-11 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.24733e-12 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -17.989 * tfactors.T943i + (1.0/3.0) * -1.57523e-09 * tfactors.T923i
                              + 1.45934e-10 + (5.0/3.0) * -1.15341e-11 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he3_be7__p_p_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be7 + he3 --> p + p + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  31.7435 + -5.45213e-12 * tfactors.T9i + -21.793 * tfactors.T913i + -1.98126e-09 * tfactors.T913
                         + 1.84204e-10 * tfactors.T9 + -1.46403e-11 * tfactors.T953 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  5.45213e-12 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -21.793 * tfactors.T943i + (1.0/3.0) * -1.98126e-09 * tfactors.T923i
                              + 1.84204e-10 + (5.0/3.0) * -1.46403e-11 * tfactors.T923 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_be9__n_p_he4_he4(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // be9 + p --> n + p + he4 + he4

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  20.7431 + -26.725 * tfactors.T9i + 1.40505e-06 * tfactors.T913i + -1.47128e-06 * tfactors.T913
                         + 6.89313e-08 * tfactors.T9 + -3.55179e-09 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  26.725 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.40505e-06 * tfactors.T943i + (1.0/3.0) * -1.47128e-06 * tfactors.T923i
                              + 6.89313e-08 + (5.0/3.0) * -3.55179e-09 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  14.6035 + -21.4742 * tfactors.T9i + -0.634849 * tfactors.T913i + 4.82033 * tfactors.T913
                         + -0.257317 * tfactors.T9 + 0.0134206 * tfactors.T953 + -1.08885 * tfactors.lnT9;

    dln_set_rate_dT9 =  21.4742 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.634849 * tfactors.T943i + (1.0/3.0) * 4.82033 * tfactors.T923i
                              + -0.257317 + (5.0/3.0) * 0.0134206 * tfactors.T923 + -1.08885 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p_he4__li6(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n + p + he4 --> li6

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  -12.2851 + -19.353 * tfactors.T9i + 1.44987 * tfactors.T913i + -1.42759 * tfactors.T913
                         + 0.0454035 * tfactors.T9 + 0.00471161 * tfactors.T953 + -1.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  19.353 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.44987 * tfactors.T943i + (1.0/3.0) * -1.42759 * tfactors.T923i
                              + 0.0454035 + (5.0/3.0) * 0.00471161 * tfactors.T923 + -1.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_he4_he4__be9(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n + he4 + he4 --> be9

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // ac12r
    ln_set_rate =  -6.81178 + -1.01953 * tfactors.T9i + -1.56673 * tfactors.T913i + -5.43497 * tfactors.T913
                         + 0.673807 * tfactors.T9 + -0.041014 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.01953 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -1.56673 * tfactors.T943i + (1.0/3.0) * -5.43497 * tfactors.T923i
                              + 0.673807 + (5.0/3.0) * -0.041014 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // ac12n
    ln_set_rate =  -8.22898 + -13.3317 * tfactors.T913i + 13.2237 * tfactors.T913
                         + -9.06339 * tfactors.T9 + -0.666667 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -13.3317 * tfactors.T943i + (1.0/3.0) * 13.2237 * tfactors.T923i
                              + -9.06339 + -0.666667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_he4_he4__c12(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he4 + he4 + he4 --> c12

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // fy05r
    ln_set_rate =  -24.3505 + -4.12656 * tfactors.T9i + -13.49 * tfactors.T913i + 21.4259 * tfactors.T913
                         + -1.34769 * tfactors.T9 + 0.0879816 * tfactors.T953 + -13.1653 * tfactors.lnT9;

    dln_set_rate_dT9 =  4.12656 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -13.49 * tfactors.T943i + (1.0/3.0) * 21.4259 * tfactors.T923i
                              + -1.34769 + (5.0/3.0) * 0.0879816 * tfactors.T923 + -13.1653 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // fy05r
    ln_set_rate =  -11.7884 + -1.02446 * tfactors.T9i + -23.57 * tfactors.T913i + 20.4886 * tfactors.T913
                         + -12.9882 * tfactors.T9 + -20.0 * tfactors.T953 + -2.16667 * tfactors.lnT9;

    dln_set_rate_dT9 =  1.02446 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -23.57 * tfactors.T943i + (1.0/3.0) * 20.4886 * tfactors.T923i
                              + -12.9882 + (5.0/3.0) * -20.0 * tfactors.T923 + -2.16667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // fy05n
    ln_set_rate =  -0.971052 + -37.06 * tfactors.T913i + 29.3493 * tfactors.T913
                         + -115.507 * tfactors.T9 + -10.0 * tfactors.T953 + -1.33333 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -37.06 * tfactors.T943i + (1.0/3.0) * 29.3493 * tfactors.T923i
                              + -115.507 + (5.0/3.0) * -10.0 * tfactors.T923 + -1.33333 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p_p__p_d(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n + p + p --> p + d

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  -4.24034 + -3.72 * tfactors.T913i + 0.946313 * tfactors.T913
                         + 0.105406 * tfactors.T9 + -0.0149431 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  + -(1.0/3.0) * -3.72 * tfactors.T943i + (1.0/3.0) * 0.946313 * tfactors.T923i
                              + 0.105406 + (5.0/3.0) * -0.0149431 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p_he4__he3_he3(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p + p + he4 --> he3 + he3

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrn
    ln_set_rate =  2.98257 + -149.222 * tfactors.T9i + -12.277 * tfactors.T913i + -0.103699 * tfactors.T913
                         + -0.0649967 * tfactors.T9 + 0.0168191 * tfactors.T953 + -2.16667 * tfactors.lnT9;

    dln_set_rate_dT9 =  149.222 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.277 * tfactors.T943i + (1.0/3.0) * -0.103699 * tfactors.T923i
                              + -0.0649967 + (5.0/3.0) * 0.0168191 * tfactors.T923 + -2.16667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_he4_he4__d_li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n + he4 + he4 --> d + li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  5.67199 + -175.472 * tfactors.T9i + -10.259 * tfactors.T913i
                         + -2.16667 * tfactors.lnT9;

    dln_set_rate_dT9 =  175.472 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.259 * tfactors.T943i
                              + -2.16667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_he4_he4__n_b8(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p + he4 + he4 --> n + b8

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    //  wagn
    ln_set_rate =  -1.93853 + -218.783 * tfactors.T9i + 1.5368e-10 * tfactors.T913i + -5.36043e-10 * tfactors.T913
                         + 5.80628e-11 * tfactors.T9 + -5.23778e-12 * tfactors.T953 + -1.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  218.783 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.5368e-10 * tfactors.T943i + (1.0/3.0) * -5.36043e-10 * tfactors.T923i
                              + 5.80628e-11 + (5.0/3.0) * -5.23778e-12 * tfactors.T923 + -1.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_he4_he4__d_be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p + he4 + he4 --> d + be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88n
    ln_set_rate =  6.97069 + -194.561 * tfactors.T9i + -12.428 * tfactors.T913i
                         + -2.16667 * tfactors.lnT9;

    dln_set_rate_dT9 =  194.561 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.428 * tfactors.T943i
                              + -2.16667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_d_he4_he4__p_be9(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // d + he4 + he4 --> p + be9

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  -2.68071 + -13.3545 * tfactors.T9i
                         + -2.25 * tfactors.lnT9;

    dln_set_rate_dT9 =  13.3545 * tfactors.T9i * tfactors.T9i
                              + -2.25 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88r
    ln_set_rate =  -3.06461 + -10.6005 * tfactors.T9i
                         + -2.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  10.6005 * tfactors.T9i * tfactors.T9i
                              + -2.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  2.83369 + -7.55453 * tfactors.T9i + -10.359 * tfactors.T913i + 0.103955 * tfactors.T913
                         + 4.4262 * tfactors.T9 + -5.95664 * tfactors.T953 + -2.16667 * tfactors.lnT9;

    dln_set_rate_dT9 =  7.55453 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -10.359 * tfactors.T943i + (1.0/3.0) * 0.103955 * tfactors.T923i
                              + 4.4262 + (5.0/3.0) * -5.95664 * tfactors.T923 + -2.16667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_he4_he4_he4__p_b11(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // he4 + he4 + he4 --> p + b11

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // nacrr
    ln_set_rate =  -36.7224 + -102.474 * tfactors.T9i + 8.49175 * tfactors.T913i + 27.3254 * tfactors.T913
                         + -3.72071 * tfactors.T9 + 0.275516 * tfactors.T953 + -3.0 * tfactors.lnT9;

    dln_set_rate_dT9 =  102.474 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 8.49175 * tfactors.T943i + (1.0/3.0) * 27.3254 * tfactors.T923i
                              + -3.72071 + (5.0/3.0) * 0.275516 * tfactors.T923 + -3.0 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // nacrn
    ln_set_rate =  6.8613 + -100.75 * tfactors.T9i + -12.097 * tfactors.T913i + -0.0496312 * tfactors.T913
                         + 0.687736 * tfactors.T9 + -0.564229 * tfactors.T953 + -2.16667 * tfactors.lnT9;

    dln_set_rate_dT9 =  100.75 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -12.097 * tfactors.T943i + (1.0/3.0) * -0.0496312 * tfactors.T923i
                              + 0.687736 + (5.0/3.0) * -0.564229 * tfactors.T923 + -2.16667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p_he4_he4__he3_li7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n + p + he4 + he4 --> he3 + li7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  -14.8862 + -111.725 * tfactors.T9i + -17.989 * tfactors.T913i + -1.57523e-09 * tfactors.T913
                         + 1.45934e-10 * tfactors.T9 + -1.15341e-11 * tfactors.T953 + -3.66667 * tfactors.lnT9;

    dln_set_rate_dT9 =  111.725 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -17.989 * tfactors.T943i + (1.0/3.0) * -1.57523e-09 * tfactors.T923i
                              + 1.45934e-10 + (5.0/3.0) * -1.15341e-11 * tfactors.T923 + -3.66667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_n_p_he4_he4__p_be9(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // n + p + he4 + he4 --> p + be9

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // cf88r
    ln_set_rate =  -25.452 + -8.47112 * tfactors.T9i + 1.40505e-06 * tfactors.T913i + -1.47128e-06 * tfactors.T913
                         + 6.89313e-08 * tfactors.T9 + -3.55179e-09 * tfactors.T953 + -4.5 * tfactors.lnT9;

    dln_set_rate_dT9 =  8.47112 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * 1.40505e-06 * tfactors.T943i + (1.0/3.0) * -1.47128e-06 * tfactors.T923i
                              + 6.89313e-08 + (5.0/3.0) * -3.55179e-09 * tfactors.T923 + -4.5 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

    // cf88n
    ln_set_rate =  -31.5916 + -3.22032 * tfactors.T9i + -0.634849 * tfactors.T913i + 4.82033 * tfactors.T913
                         + -0.257317 * tfactors.T9 + 0.0134206 * tfactors.T953 + -4.08885 * tfactors.lnT9;

    dln_set_rate_dT9 =  3.22032 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -0.634849 * tfactors.T943i + (1.0/3.0) * 4.82033 * tfactors.T923i
                              + -0.257317 + (5.0/3.0) * 0.0134206 * tfactors.T923 + -4.08885 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}

AMREX_GPU_HOST_DEVICE AMREX_INLINE
void rate_p_p_he4_he4__he3_be7(const tf_t& tfactors, Real& rate, Real& drate_dT) {

    // p + p + he4 + he4 --> he3 + be7

    rate = 0.0;
    drate_dT = 0.0;

    Real ln_set_rate{0.0};
    Real dln_set_rate_dT9{0.0};
    Real set_rate{0.0};

    // mafon
    ln_set_rate =  -13.1807 + -130.807 * tfactors.T9i + -21.793 * tfactors.T913i + -1.98126e-09 * tfactors.T913
                         + 1.84204e-10 * tfactors.T9 + -1.46403e-11 * tfactors.T953 + -3.66667 * tfactors.lnT9;

    dln_set_rate_dT9 =  130.807 * tfactors.T9i * tfactors.T9i + -(1.0/3.0) * -21.793 * tfactors.T943i + (1.0/3.0) * -1.98126e-09 * tfactors.T923i
                              + 1.84204e-10 + (5.0/3.0) * -1.46403e-11 * tfactors.T923 + -3.66667 * tfactors.T9i;

    // avoid underflows by zeroing rates in [0.0, 1.e-100]
    ln_set_rate = std::max(ln_set_rate, -230.0);
    set_rate = std::exp(ln_set_rate);
    rate += set_rate;
    drate_dT += set_rate * dln_set_rate_dT9 / 1.0e9;

}


AMREX_GPU_HOST_DEVICE AMREX_INLINE
void
fill_reaclib_rates(const tf_t& tfactors, rate_eval_t& rate_eval)
{

    Real rate;
    Real drate_dT;

    rate_n__p__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n__p__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_n__p__weak__wc12) = drate_dT;

    rate_be7__li7__weak__electron_capture(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_be7__li7__weak__electron_capture) = rate;
    rate_eval.dscreened_rates_dT(k_be7__li7__weak__electron_capture) = drate_dT;

    rate_c14__n14__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c14__n14__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_c14__n14__weak__wc12) = drate_dT;

    rate_n13__c13__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n13__c13__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_n13__c13__weak__wc12) = drate_dT;

    rate_o14__n14__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o14__n14__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_o14__n14__weak__wc12) = drate_dT;

    rate_o15__n15__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o15__n15__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_o15__n15__weak__wc12) = drate_dT;

    rate_f17__o17__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f17__o17__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_f17__o17__weak__wc12) = drate_dT;

    rate_f18__o18__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f18__o18__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_f18__o18__weak__wc12) = drate_dT;

    rate_ne18__f18__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne18__f18__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ne18__f18__weak__wc12) = drate_dT;

    rate_ne19__f19__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne19__f19__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ne19__f19__weak__wc12) = drate_dT;

    rate_na21__ne21__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na21__ne21__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_na21__ne21__weak__wc12) = drate_dT;

    rate_na22__ne22__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na22__ne22__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_na22__ne22__weak__wc12) = drate_dT;

    rate_mg23__na23__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg23__na23__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_mg23__na23__weak__wc12) = drate_dT;

    rate_al25__mg25__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al25__mg25__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_al25__mg25__weak__wc12) = drate_dT;

    rate_al26__mg26__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al26__mg26__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_al26__mg26__weak__wc12) = drate_dT;

    rate_si31__p31__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si31__p31__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_si31__p31__weak__wc12) = drate_dT;

    rate_si32__p32__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si32__p32__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_si32__p32__weak__wc12) = drate_dT;

    rate_p29__si29__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p29__si29__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_p29__si29__weak__wc12) = drate_dT;

    rate_p30__si30__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p30__si30__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_p30__si30__weak__wc12) = drate_dT;

    rate_p32__s32__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p32__s32__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_p32__s32__weak__wc12) = drate_dT;

    rate_p33__s33__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p33__s33__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_p33__s33__weak__wc12) = drate_dT;

    rate_s35__cl35__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s35__cl35__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_s35__cl35__weak__wc12) = drate_dT;

    rate_cl33__s33__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl33__s33__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cl33__s33__weak__wc12) = drate_dT;

    rate_cl34__s34__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl34__s34__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cl34__s34__weak__wc12) = drate_dT;

    rate_cl36__ar36__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl36__ar36__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cl36__ar36__weak__wc12) = drate_dT;

    rate_cl36__s36__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl36__s36__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cl36__s36__weak__wc12) = drate_dT;

    rate_ar37__cl37__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar37__cl37__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ar37__cl37__weak__wc12) = drate_dT;

    rate_ar39__k39__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar39__k39__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ar39__k39__weak__wc12) = drate_dT;

    rate_k37__ar37__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k37__ar37__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_k37__ar37__weak__wc12) = drate_dT;

    rate_k38__ar38__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k38__ar38__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_k38__ar38__weak__wc12) = drate_dT;

    rate_k40__ca40__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k40__ca40__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_k40__ca40__weak__wc12) = drate_dT;

    rate_k40__ar40__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k40__ar40__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_k40__ar40__weak__wc12) = drate_dT;

    rate_ca41__k41__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca41__k41__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ca41__k41__weak__wc12) = drate_dT;

    rate_ca45__sc45__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca45__sc45__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ca45__sc45__weak__wc12) = drate_dT;

    rate_ca47__sc47__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca47__sc47__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ca47__sc47__weak__wc12) = drate_dT;

    rate_ca48__sc48__weak__mo03(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca48__sc48__weak__mo03) = rate;
    rate_eval.dscreened_rates_dT(k_ca48__sc48__weak__mo03) = drate_dT;

    rate_sc43__ca43__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc43__ca43__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_sc43__ca43__weak__wc12) = drate_dT;

    rate_sc44__ca44__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc44__ca44__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_sc44__ca44__weak__wc12) = drate_dT;

    rate_sc46__ti46__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc46__ti46__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_sc46__ti46__weak__wc12) = drate_dT;

    rate_sc47__ti47__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc47__ti47__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_sc47__ti47__weak__wc12) = drate_dT;

    rate_sc48__ti48__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc48__ti48__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_sc48__ti48__weak__wc12) = drate_dT;

    rate_sc49__ti49__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc49__ti49__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_sc49__ti49__weak__wc12) = drate_dT;

    rate_ti44__sc44__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti44__sc44__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ti44__sc44__weak__wc12) = drate_dT;

    rate_ti45__sc45__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti45__sc45__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ti45__sc45__weak__wc12) = drate_dT;

    rate_ti51__v51__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti51__v51__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ti51__v51__weak__wc12) = drate_dT;

    rate_v46__ti46__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v46__ti46__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_v46__ti46__weak__wc12) = drate_dT;

    rate_v47__ti47__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v47__ti47__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_v47__ti47__weak__wc12) = drate_dT;

    rate_v48__ti48__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v48__ti48__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_v48__ti48__weak__wc12) = drate_dT;

    rate_v49__ti49__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v49__ti49__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_v49__ti49__weak__wc12) = drate_dT;

    rate_v50__ti50__weak__mo03(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v50__ti50__weak__mo03) = rate;
    rate_eval.dscreened_rates_dT(k_v50__ti50__weak__mo03) = drate_dT;

    rate_v52__cr52__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v52__cr52__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_v52__cr52__weak__wc12) = drate_dT;

    rate_cr48__v48__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr48__v48__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cr48__v48__weak__wc12) = drate_dT;

    rate_cr49__v49__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr49__v49__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cr49__v49__weak__wc12) = drate_dT;

    rate_cr51__v51__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr51__v51__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cr51__v51__weak__wc12) = drate_dT;

    rate_mn50__cr50__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn50__cr50__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_mn50__cr50__weak__wc12) = drate_dT;

    rate_mn51__cr51__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn51__cr51__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_mn51__cr51__weak__wc12) = drate_dT;

    rate_mn52__cr52__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn52__cr52__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_mn52__cr52__weak__wc12) = drate_dT;

    rate_mn53__cr53__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn53__cr53__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_mn53__cr53__weak__wc12) = drate_dT;

    rate_mn54__cr54__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn54__cr54__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_mn54__cr54__weak__wc12) = drate_dT;

    rate_fe52__mn52__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe52__mn52__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_fe52__mn52__weak__wc12) = drate_dT;

    rate_fe53__mn53__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe53__mn53__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_fe53__mn53__weak__wc12) = drate_dT;

    rate_fe55__mn55__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe55__mn55__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_fe55__mn55__weak__wc12) = drate_dT;

    rate_co53__fe53__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co53__fe53__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_co53__fe53__weak__wc12) = drate_dT;

    rate_co54__fe54__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co54__fe54__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_co54__fe54__weak__wc12) = drate_dT;

    rate_co55__fe55__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co55__fe55__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_co55__fe55__weak__wc12) = drate_dT;

    rate_co56__fe56__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co56__fe56__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_co56__fe56__weak__wc12) = drate_dT;

    rate_co57__fe57__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co57__fe57__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_co57__fe57__weak__wc12) = drate_dT;

    rate_co58__fe58__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co58__fe58__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_co58__fe58__weak__wc12) = drate_dT;

    rate_ni56__co56__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni56__co56__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ni56__co56__weak__wc12) = drate_dT;

    rate_ni57__co57__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni57__co57__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ni57__co57__weak__wc12) = drate_dT;

    rate_ni59__co59__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni59__co59__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ni59__co59__weak__wc12) = drate_dT;

    rate_ni63__cu63__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni63__cu63__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ni63__cu63__weak__wc12) = drate_dT;

    rate_cu57__ni57__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu57__ni57__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu57__ni57__weak__wc12) = drate_dT;

    rate_cu58__ni58__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu58__ni58__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu58__ni58__weak__wc12) = drate_dT;

    rate_cu59__ni59__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu59__ni59__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu59__ni59__weak__wc12) = drate_dT;

    rate_cu60__ni60__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu60__ni60__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu60__ni60__weak__wc12) = drate_dT;

    rate_cu61__ni61__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu61__ni61__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu61__ni61__weak__wc12) = drate_dT;

    rate_cu62__ni62__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu62__ni62__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu62__ni62__weak__wc12) = drate_dT;

    rate_cu64__ni64__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu64__ni64__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu64__ni64__weak__wc12) = drate_dT;

    rate_cu64__zn64__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu64__zn64__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_cu64__zn64__weak__wc12) = drate_dT;

    rate_zn59__cu59__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn59__cu59__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_zn59__cu59__weak__wc12) = drate_dT;

    rate_zn60__cu60__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn60__cu60__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_zn60__cu60__weak__wc12) = drate_dT;

    rate_zn61__cu61__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn61__cu61__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_zn61__cu61__weak__wc12) = drate_dT;

    rate_zn62__cu62__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn62__cu62__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_zn62__cu62__weak__wc12) = drate_dT;

    rate_zn63__cu63__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn63__cu63__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_zn63__cu63__weak__wc12) = drate_dT;

    rate_zn65__cu65__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn65__cu65__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_zn65__cu65__weak__wc12) = drate_dT;

    rate_ga62__zn62__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga62__zn62__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ga62__zn62__weak__wc12) = drate_dT;

    rate_ga63__zn63__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga63__zn63__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ga63__zn63__weak__wc12) = drate_dT;

    rate_ga64__zn64__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga64__zn64__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ga64__zn64__weak__wc12) = drate_dT;

    rate_ge63__ga63__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ge63__ga63__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ge63__ga63__weak__wc12) = drate_dT;

    rate_ge64__ga64__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ge64__ga64__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_ge64__ga64__weak__wc12) = drate_dT;

    rate_d__n_p(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d__n_p) = rate;
    rate_eval.dscreened_rates_dT(k_d__n_p) = drate_dT;

    rate_he3__p_d(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he3__p_d) = rate;
    rate_eval.dscreened_rates_dT(k_he3__p_d) = drate_dT;

    rate_he4__n_he3(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4__n_he3) = rate;
    rate_eval.dscreened_rates_dT(k_he4__n_he3) = drate_dT;

    rate_he4__d_d(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4__d_d) = rate;
    rate_eval.dscreened_rates_dT(k_he4__d_d) = drate_dT;

    rate_li6__he4_d(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_li6__he4_d) = rate;
    rate_eval.dscreened_rates_dT(k_li6__he4_d) = drate_dT;

    rate_li7__n_li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_li7__n_li6) = rate;
    rate_eval.dscreened_rates_dT(k_li7__n_li6) = drate_dT;

    rate_be7__p_li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_be7__p_li6) = rate;
    rate_eval.dscreened_rates_dT(k_be7__p_li6) = drate_dT;

    rate_be7__he4_he3(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_be7__he4_he3) = rate;
    rate_eval.dscreened_rates_dT(k_be7__he4_he3) = drate_dT;

    rate_b8__p_be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_b8__p_be7) = rate;
    rate_eval.dscreened_rates_dT(k_b8__p_be7) = drate_dT;

    rate_b8__he4_he4__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_b8__he4_he4__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_b8__he4_he4__weak__wc12) = drate_dT;

    rate_b10__p_be9(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_b10__p_be9) = rate;
    rate_eval.dscreened_rates_dT(k_b10__p_be9) = drate_dT;

    rate_b10__he4_li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_b10__he4_li6) = rate;
    rate_eval.dscreened_rates_dT(k_b10__he4_li6) = drate_dT;

    rate_b11__n_b10(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_b11__n_b10) = rate;
    rate_eval.dscreened_rates_dT(k_b11__n_b10) = drate_dT;

    rate_b11__he4_li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_b11__he4_li7) = rate;
    rate_eval.dscreened_rates_dT(k_b11__he4_li7) = drate_dT;

    rate_c12__p_b11(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12__p_b11) = rate;
    rate_eval.dscreened_rates_dT(k_c12__p_b11) = drate_dT;

    rate_c13__n_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c13__n_c12) = rate;
    rate_eval.dscreened_rates_dT(k_c13__n_c12) = drate_dT;

    rate_c14__n_c13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c14__n_c13) = rate;
    rate_eval.dscreened_rates_dT(k_c14__n_c13) = drate_dT;

    rate_n13__p_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n13__p_c12) = rate;
    rate_eval.dscreened_rates_dT(k_n13__p_c12) = drate_dT;

    rate_n14__n_n13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n14__n_n13) = rate;
    rate_eval.dscreened_rates_dT(k_n14__n_n13) = drate_dT;

    rate_n14__p_c13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n14__p_c13) = rate;
    rate_eval.dscreened_rates_dT(k_n14__p_c13) = drate_dT;

    rate_n15__n_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n15__n_n14) = rate;
    rate_eval.dscreened_rates_dT(k_n15__n_n14) = drate_dT;

    rate_n15__p_c14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n15__p_c14) = rate;
    rate_eval.dscreened_rates_dT(k_n15__p_c14) = drate_dT;

    rate_o14__p_n13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o14__p_n13) = rate;
    rate_eval.dscreened_rates_dT(k_o14__p_n13) = drate_dT;

    rate_o15__n_o14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o15__n_o14) = rate;
    rate_eval.dscreened_rates_dT(k_o15__n_o14) = drate_dT;

    rate_o15__p_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o15__p_n14) = rate;
    rate_eval.dscreened_rates_dT(k_o15__p_n14) = drate_dT;

    rate_o16__n_o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o16__n_o15) = rate;
    rate_eval.dscreened_rates_dT(k_o16__n_o15) = drate_dT;

    rate_o16__p_n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o16__p_n15) = rate;
    rate_eval.dscreened_rates_dT(k_o16__p_n15) = drate_dT;

    rate_o16__he4_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o16__he4_c12) = rate;
    rate_eval.dscreened_rates_dT(k_o16__he4_c12) = drate_dT;

    rate_o17__n_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o17__n_o16) = rate;
    rate_eval.dscreened_rates_dT(k_o17__n_o16) = drate_dT;

    rate_o18__n_o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o18__n_o17) = rate;
    rate_eval.dscreened_rates_dT(k_o18__n_o17) = drate_dT;

    rate_o18__he4_c14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o18__he4_c14) = rate;
    rate_eval.dscreened_rates_dT(k_o18__he4_c14) = drate_dT;

    rate_f17__p_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f17__p_o16) = rate;
    rate_eval.dscreened_rates_dT(k_f17__p_o16) = drate_dT;

    rate_f18__n_f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f18__n_f17) = rate;
    rate_eval.dscreened_rates_dT(k_f18__n_f17) = drate_dT;

    rate_f18__p_o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f18__p_o17) = rate;
    rate_eval.dscreened_rates_dT(k_f18__p_o17) = drate_dT;

    rate_f18__he4_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f18__he4_n14) = rate;
    rate_eval.dscreened_rates_dT(k_f18__he4_n14) = drate_dT;

    rate_f19__n_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f19__n_f18) = rate;
    rate_eval.dscreened_rates_dT(k_f19__n_f18) = drate_dT;

    rate_f19__p_o18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f19__p_o18) = rate;
    rate_eval.dscreened_rates_dT(k_f19__p_o18) = drate_dT;

    rate_f19__he4_n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_f19__he4_n15) = rate;
    rate_eval.dscreened_rates_dT(k_f19__he4_n15) = drate_dT;

    rate_ne18__p_f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne18__p_f17) = rate;
    rate_eval.dscreened_rates_dT(k_ne18__p_f17) = drate_dT;

    rate_ne18__he4_o14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne18__he4_o14) = rate;
    rate_eval.dscreened_rates_dT(k_ne18__he4_o14) = drate_dT;

    rate_ne19__n_ne18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne19__n_ne18) = rate;
    rate_eval.dscreened_rates_dT(k_ne19__n_ne18) = drate_dT;

    rate_ne19__p_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne19__p_f18) = rate;
    rate_eval.dscreened_rates_dT(k_ne19__p_f18) = drate_dT;

    rate_ne19__he4_o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne19__he4_o15) = rate;
    rate_eval.dscreened_rates_dT(k_ne19__he4_o15) = drate_dT;

    rate_ne20__n_ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne20__n_ne19) = rate;
    rate_eval.dscreened_rates_dT(k_ne20__n_ne19) = drate_dT;

    rate_ne20__p_f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne20__p_f19) = rate;
    rate_eval.dscreened_rates_dT(k_ne20__p_f19) = drate_dT;

    rate_ne20__he4_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne20__he4_o16) = rate;
    rate_eval.dscreened_rates_dT(k_ne20__he4_o16) = drate_dT;

    rate_ne21__n_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne21__n_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_ne21__n_ne20) = drate_dT;

    rate_ne21__he4_o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne21__he4_o17) = rate;
    rate_eval.dscreened_rates_dT(k_ne21__he4_o17) = drate_dT;

    rate_ne22__n_ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne22__n_ne21) = rate;
    rate_eval.dscreened_rates_dT(k_ne22__n_ne21) = drate_dT;

    rate_ne22__he4_o18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ne22__he4_o18) = rate;
    rate_eval.dscreened_rates_dT(k_ne22__he4_o18) = drate_dT;

    rate_na21__p_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na21__p_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_na21__p_ne20) = drate_dT;

    rate_na21__he4_f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na21__he4_f17) = rate;
    rate_eval.dscreened_rates_dT(k_na21__he4_f17) = drate_dT;

    rate_na22__n_na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na22__n_na21) = rate;
    rate_eval.dscreened_rates_dT(k_na22__n_na21) = drate_dT;

    rate_na22__p_ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na22__p_ne21) = rate;
    rate_eval.dscreened_rates_dT(k_na22__p_ne21) = drate_dT;

    rate_na22__he4_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na22__he4_f18) = rate;
    rate_eval.dscreened_rates_dT(k_na22__he4_f18) = drate_dT;

    rate_na23__n_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na23__n_na22) = rate;
    rate_eval.dscreened_rates_dT(k_na23__n_na22) = drate_dT;

    rate_na23__p_ne22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na23__p_ne22) = rate;
    rate_eval.dscreened_rates_dT(k_na23__p_ne22) = drate_dT;

    rate_na23__he4_f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_na23__he4_f19) = rate;
    rate_eval.dscreened_rates_dT(k_na23__he4_f19) = drate_dT;

    rate_mg23__p_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg23__p_na22) = rate;
    rate_eval.dscreened_rates_dT(k_mg23__p_na22) = drate_dT;

    rate_mg23__he4_ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg23__he4_ne19) = rate;
    rate_eval.dscreened_rates_dT(k_mg23__he4_ne19) = drate_dT;

    rate_mg24__n_mg23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg24__n_mg23) = rate;
    rate_eval.dscreened_rates_dT(k_mg24__n_mg23) = drate_dT;

    rate_mg24__p_na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg24__p_na23) = rate;
    rate_eval.dscreened_rates_dT(k_mg24__p_na23) = drate_dT;

    rate_mg24__he4_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg24__he4_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_mg24__he4_ne20) = drate_dT;

    rate_mg25__n_mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg25__n_mg24) = rate;
    rate_eval.dscreened_rates_dT(k_mg25__n_mg24) = drate_dT;

    rate_mg25__he4_ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg25__he4_ne21) = rate;
    rate_eval.dscreened_rates_dT(k_mg25__he4_ne21) = drate_dT;

    rate_mg26__n_mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg26__n_mg25) = rate;
    rate_eval.dscreened_rates_dT(k_mg26__n_mg25) = drate_dT;

    rate_mg26__he4_ne22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mg26__he4_ne22) = rate;
    rate_eval.dscreened_rates_dT(k_mg26__he4_ne22) = drate_dT;

    rate_al25__p_mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al25__p_mg24) = rate;
    rate_eval.dscreened_rates_dT(k_al25__p_mg24) = drate_dT;

    rate_al25__he4_na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al25__he4_na21) = rate;
    rate_eval.dscreened_rates_dT(k_al25__he4_na21) = drate_dT;

    rate_al26__n_al25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al26__n_al25) = rate;
    rate_eval.dscreened_rates_dT(k_al26__n_al25) = drate_dT;

    rate_al26__p_mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al26__p_mg25) = rate;
    rate_eval.dscreened_rates_dT(k_al26__p_mg25) = drate_dT;

    rate_al26__he4_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al26__he4_na22) = rate;
    rate_eval.dscreened_rates_dT(k_al26__he4_na22) = drate_dT;

    rate_al27__n_al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al27__n_al26) = rate;
    rate_eval.dscreened_rates_dT(k_al27__n_al26) = drate_dT;

    rate_al27__p_mg26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al27__p_mg26) = rate;
    rate_eval.dscreened_rates_dT(k_al27__p_mg26) = drate_dT;

    rate_al27__he4_na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_al27__he4_na23) = rate;
    rate_eval.dscreened_rates_dT(k_al27__he4_na23) = drate_dT;

    rate_si28__p_al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si28__p_al27) = rate;
    rate_eval.dscreened_rates_dT(k_si28__p_al27) = drate_dT;

    rate_si28__he4_mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si28__he4_mg24) = rate;
    rate_eval.dscreened_rates_dT(k_si28__he4_mg24) = drate_dT;

    rate_si29__n_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si29__n_si28) = rate;
    rate_eval.dscreened_rates_dT(k_si29__n_si28) = drate_dT;

    rate_si29__he4_mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si29__he4_mg25) = rate;
    rate_eval.dscreened_rates_dT(k_si29__he4_mg25) = drate_dT;

    rate_si30__n_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si30__n_si29) = rate;
    rate_eval.dscreened_rates_dT(k_si30__n_si29) = drate_dT;

    rate_si30__he4_mg26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si30__he4_mg26) = rate;
    rate_eval.dscreened_rates_dT(k_si30__he4_mg26) = drate_dT;

    rate_si31__n_si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si31__n_si30) = rate;
    rate_eval.dscreened_rates_dT(k_si31__n_si30) = drate_dT;

    rate_si32__n_si31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_si32__n_si31) = rate;
    rate_eval.dscreened_rates_dT(k_si32__n_si31) = drate_dT;

    rate_p29__p_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p29__p_si28) = rate;
    rate_eval.dscreened_rates_dT(k_p29__p_si28) = drate_dT;

    rate_p29__he4_al25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p29__he4_al25) = rate;
    rate_eval.dscreened_rates_dT(k_p29__he4_al25) = drate_dT;

    rate_p30__n_p29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p30__n_p29) = rate;
    rate_eval.dscreened_rates_dT(k_p30__n_p29) = drate_dT;

    rate_p30__p_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p30__p_si29) = rate;
    rate_eval.dscreened_rates_dT(k_p30__p_si29) = drate_dT;

    rate_p30__he4_al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p30__he4_al26) = rate;
    rate_eval.dscreened_rates_dT(k_p30__he4_al26) = drate_dT;

    rate_p31__n_p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p31__n_p30) = rate;
    rate_eval.dscreened_rates_dT(k_p31__n_p30) = drate_dT;

    rate_p31__p_si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p31__p_si30) = rate;
    rate_eval.dscreened_rates_dT(k_p31__p_si30) = drate_dT;

    rate_p31__he4_al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p31__he4_al27) = rate;
    rate_eval.dscreened_rates_dT(k_p31__he4_al27) = drate_dT;

    rate_p32__n_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p32__n_p31) = rate;
    rate_eval.dscreened_rates_dT(k_p32__n_p31) = drate_dT;

    rate_p32__p_si31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p32__p_si31) = rate;
    rate_eval.dscreened_rates_dT(k_p32__p_si31) = drate_dT;

    rate_p33__n_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p33__n_p32) = rate;
    rate_eval.dscreened_rates_dT(k_p33__n_p32) = drate_dT;

    rate_p33__p_si32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p33__p_si32) = rate;
    rate_eval.dscreened_rates_dT(k_p33__p_si32) = drate_dT;

    rate_s32__p_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s32__p_p31) = rate;
    rate_eval.dscreened_rates_dT(k_s32__p_p31) = drate_dT;

    rate_s32__he4_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s32__he4_si28) = rate;
    rate_eval.dscreened_rates_dT(k_s32__he4_si28) = drate_dT;

    rate_s33__n_s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s33__n_s32) = rate;
    rate_eval.dscreened_rates_dT(k_s33__n_s32) = drate_dT;

    rate_s33__p_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s33__p_p32) = rate;
    rate_eval.dscreened_rates_dT(k_s33__p_p32) = drate_dT;

    rate_s33__he4_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s33__he4_si29) = rate;
    rate_eval.dscreened_rates_dT(k_s33__he4_si29) = drate_dT;

    rate_s34__n_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s34__n_s33) = rate;
    rate_eval.dscreened_rates_dT(k_s34__n_s33) = drate_dT;

    rate_s34__p_p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s34__p_p33) = rate;
    rate_eval.dscreened_rates_dT(k_s34__p_p33) = drate_dT;

    rate_s34__he4_si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s34__he4_si30) = rate;
    rate_eval.dscreened_rates_dT(k_s34__he4_si30) = drate_dT;

    rate_s35__n_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s35__n_s34) = rate;
    rate_eval.dscreened_rates_dT(k_s35__n_s34) = drate_dT;

    rate_s35__he4_si31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s35__he4_si31) = rate;
    rate_eval.dscreened_rates_dT(k_s35__he4_si31) = drate_dT;

    rate_s36__n_s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s36__n_s35) = rate;
    rate_eval.dscreened_rates_dT(k_s36__n_s35) = drate_dT;

    rate_s36__he4_si32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_s36__he4_si32) = rate;
    rate_eval.dscreened_rates_dT(k_s36__he4_si32) = drate_dT;

    rate_cl33__p_s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl33__p_s32) = rate;
    rate_eval.dscreened_rates_dT(k_cl33__p_s32) = drate_dT;

    rate_cl33__he4_p29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl33__he4_p29) = rate;
    rate_eval.dscreened_rates_dT(k_cl33__he4_p29) = drate_dT;

    rate_cl34__n_cl33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl34__n_cl33) = rate;
    rate_eval.dscreened_rates_dT(k_cl34__n_cl33) = drate_dT;

    rate_cl34__p_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl34__p_s33) = rate;
    rate_eval.dscreened_rates_dT(k_cl34__p_s33) = drate_dT;

    rate_cl34__he4_p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl34__he4_p30) = rate;
    rate_eval.dscreened_rates_dT(k_cl34__he4_p30) = drate_dT;

    rate_cl35__n_cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl35__n_cl34) = rate;
    rate_eval.dscreened_rates_dT(k_cl35__n_cl34) = drate_dT;

    rate_cl35__p_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl35__p_s34) = rate;
    rate_eval.dscreened_rates_dT(k_cl35__p_s34) = drate_dT;

    rate_cl35__he4_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl35__he4_p31) = rate;
    rate_eval.dscreened_rates_dT(k_cl35__he4_p31) = drate_dT;

    rate_cl36__n_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl36__n_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_cl36__n_cl35) = drate_dT;

    rate_cl36__p_s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl36__p_s35) = rate;
    rate_eval.dscreened_rates_dT(k_cl36__p_s35) = drate_dT;

    rate_cl36__he4_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl36__he4_p32) = rate;
    rate_eval.dscreened_rates_dT(k_cl36__he4_p32) = drate_dT;

    rate_cl37__n_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl37__n_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_cl37__n_cl36) = drate_dT;

    rate_cl37__p_s36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl37__p_s36) = rate;
    rate_eval.dscreened_rates_dT(k_cl37__p_s36) = drate_dT;

    rate_cl37__he4_p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cl37__he4_p33) = rate;
    rate_eval.dscreened_rates_dT(k_cl37__he4_p33) = drate_dT;

    rate_ar36__p_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar36__p_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_ar36__p_cl35) = drate_dT;

    rate_ar36__he4_s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar36__he4_s32) = rate;
    rate_eval.dscreened_rates_dT(k_ar36__he4_s32) = drate_dT;

    rate_ar37__n_ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar37__n_ar36) = rate;
    rate_eval.dscreened_rates_dT(k_ar37__n_ar36) = drate_dT;

    rate_ar37__p_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar37__p_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_ar37__p_cl36) = drate_dT;

    rate_ar37__he4_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar37__he4_s33) = rate;
    rate_eval.dscreened_rates_dT(k_ar37__he4_s33) = drate_dT;

    rate_ar38__n_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar38__n_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_ar38__n_ar37) = drate_dT;

    rate_ar38__p_cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar38__p_cl37) = rate;
    rate_eval.dscreened_rates_dT(k_ar38__p_cl37) = drate_dT;

    rate_ar38__he4_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar38__he4_s34) = rate;
    rate_eval.dscreened_rates_dT(k_ar38__he4_s34) = drate_dT;

    rate_ar39__n_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar39__n_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_ar39__n_ar38) = drate_dT;

    rate_ar39__he4_s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar39__he4_s35) = rate;
    rate_eval.dscreened_rates_dT(k_ar39__he4_s35) = drate_dT;

    rate_ar40__n_ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar40__n_ar39) = rate;
    rate_eval.dscreened_rates_dT(k_ar40__n_ar39) = drate_dT;

    rate_ar40__he4_s36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ar40__he4_s36) = rate;
    rate_eval.dscreened_rates_dT(k_ar40__he4_s36) = drate_dT;

    rate_k37__p_ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k37__p_ar36) = rate;
    rate_eval.dscreened_rates_dT(k_k37__p_ar36) = drate_dT;

    rate_k37__he4_cl33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k37__he4_cl33) = rate;
    rate_eval.dscreened_rates_dT(k_k37__he4_cl33) = drate_dT;

    rate_k38__n_k37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k38__n_k37) = rate;
    rate_eval.dscreened_rates_dT(k_k38__n_k37) = drate_dT;

    rate_k38__p_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k38__p_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_k38__p_ar37) = drate_dT;

    rate_k38__he4_cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k38__he4_cl34) = rate;
    rate_eval.dscreened_rates_dT(k_k38__he4_cl34) = drate_dT;

    rate_k39__n_k38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k39__n_k38) = rate;
    rate_eval.dscreened_rates_dT(k_k39__n_k38) = drate_dT;

    rate_k39__p_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k39__p_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_k39__p_ar38) = drate_dT;

    rate_k39__he4_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k39__he4_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_k39__he4_cl35) = drate_dT;

    rate_k40__n_k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k40__n_k39) = rate;
    rate_eval.dscreened_rates_dT(k_k40__n_k39) = drate_dT;

    rate_k40__p_ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k40__p_ar39) = rate;
    rate_eval.dscreened_rates_dT(k_k40__p_ar39) = drate_dT;

    rate_k40__he4_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k40__he4_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_k40__he4_cl36) = drate_dT;

    rate_k41__n_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k41__n_k40) = rate;
    rate_eval.dscreened_rates_dT(k_k41__n_k40) = drate_dT;

    rate_k41__p_ar40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k41__p_ar40) = rate;
    rate_eval.dscreened_rates_dT(k_k41__p_ar40) = drate_dT;

    rate_k41__he4_cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_k41__he4_cl37) = rate;
    rate_eval.dscreened_rates_dT(k_k41__he4_cl37) = drate_dT;

    rate_ca40__p_k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca40__p_k39) = rate;
    rate_eval.dscreened_rates_dT(k_ca40__p_k39) = drate_dT;

    rate_ca40__he4_ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca40__he4_ar36) = rate;
    rate_eval.dscreened_rates_dT(k_ca40__he4_ar36) = drate_dT;

    rate_ca41__n_ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca41__n_ca40) = rate;
    rate_eval.dscreened_rates_dT(k_ca41__n_ca40) = drate_dT;

    rate_ca41__p_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca41__p_k40) = rate;
    rate_eval.dscreened_rates_dT(k_ca41__p_k40) = drate_dT;

    rate_ca41__he4_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca41__he4_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_ca41__he4_ar37) = drate_dT;

    rate_ca42__n_ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca42__n_ca41) = rate;
    rate_eval.dscreened_rates_dT(k_ca42__n_ca41) = drate_dT;

    rate_ca42__p_k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca42__p_k41) = rate;
    rate_eval.dscreened_rates_dT(k_ca42__p_k41) = drate_dT;

    rate_ca42__he4_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca42__he4_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_ca42__he4_ar38) = drate_dT;

    rate_ca43__n_ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca43__n_ca42) = rate;
    rate_eval.dscreened_rates_dT(k_ca43__n_ca42) = drate_dT;

    rate_ca43__he4_ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca43__he4_ar39) = rate;
    rate_eval.dscreened_rates_dT(k_ca43__he4_ar39) = drate_dT;

    rate_ca44__n_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca44__n_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_ca44__n_ca43) = drate_dT;

    rate_ca44__he4_ar40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca44__he4_ar40) = rate;
    rate_eval.dscreened_rates_dT(k_ca44__he4_ar40) = drate_dT;

    rate_ca45__n_ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca45__n_ca44) = rate;
    rate_eval.dscreened_rates_dT(k_ca45__n_ca44) = drate_dT;

    rate_ca46__n_ca45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca46__n_ca45) = rate;
    rate_eval.dscreened_rates_dT(k_ca46__n_ca45) = drate_dT;

    rate_ca47__n_ca46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca47__n_ca46) = rate;
    rate_eval.dscreened_rates_dT(k_ca47__n_ca46) = drate_dT;

    rate_ca48__n_ca47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ca48__n_ca47) = rate;
    rate_eval.dscreened_rates_dT(k_ca48__n_ca47) = drate_dT;

    rate_sc43__p_ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc43__p_ca42) = rate;
    rate_eval.dscreened_rates_dT(k_sc43__p_ca42) = drate_dT;

    rate_sc43__he4_k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc43__he4_k39) = rate;
    rate_eval.dscreened_rates_dT(k_sc43__he4_k39) = drate_dT;

    rate_sc44__n_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc44__n_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_sc44__n_sc43) = drate_dT;

    rate_sc44__p_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc44__p_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_sc44__p_ca43) = drate_dT;

    rate_sc44__he4_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc44__he4_k40) = rate;
    rate_eval.dscreened_rates_dT(k_sc44__he4_k40) = drate_dT;

    rate_sc45__n_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc45__n_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_sc45__n_sc44) = drate_dT;

    rate_sc45__p_ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc45__p_ca44) = rate;
    rate_eval.dscreened_rates_dT(k_sc45__p_ca44) = drate_dT;

    rate_sc45__he4_k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc45__he4_k41) = rate;
    rate_eval.dscreened_rates_dT(k_sc45__he4_k41) = drate_dT;

    rate_sc46__n_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc46__n_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_sc46__n_sc45) = drate_dT;

    rate_sc46__p_ca45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc46__p_ca45) = rate;
    rate_eval.dscreened_rates_dT(k_sc46__p_ca45) = drate_dT;

    rate_sc47__n_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc47__n_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_sc47__n_sc46) = drate_dT;

    rate_sc47__p_ca46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc47__p_ca46) = rate;
    rate_eval.dscreened_rates_dT(k_sc47__p_ca46) = drate_dT;

    rate_sc48__n_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc48__n_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_sc48__n_sc47) = drate_dT;

    rate_sc48__p_ca47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc48__p_ca47) = rate;
    rate_eval.dscreened_rates_dT(k_sc48__p_ca47) = drate_dT;

    rate_sc49__n_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc49__n_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_sc49__n_sc48) = drate_dT;

    rate_sc49__p_ca48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_sc49__p_ca48) = rate;
    rate_eval.dscreened_rates_dT(k_sc49__p_ca48) = drate_dT;

    rate_ti44__p_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti44__p_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_ti44__p_sc43) = drate_dT;

    rate_ti44__he4_ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti44__he4_ca40) = rate;
    rate_eval.dscreened_rates_dT(k_ti44__he4_ca40) = drate_dT;

    rate_ti45__n_ti44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti45__n_ti44) = rate;
    rate_eval.dscreened_rates_dT(k_ti45__n_ti44) = drate_dT;

    rate_ti45__p_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti45__p_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_ti45__p_sc44) = drate_dT;

    rate_ti45__he4_ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti45__he4_ca41) = rate;
    rate_eval.dscreened_rates_dT(k_ti45__he4_ca41) = drate_dT;

    rate_ti46__n_ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti46__n_ti45) = rate;
    rate_eval.dscreened_rates_dT(k_ti46__n_ti45) = drate_dT;

    rate_ti46__p_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti46__p_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_ti46__p_sc45) = drate_dT;

    rate_ti46__he4_ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti46__he4_ca42) = rate;
    rate_eval.dscreened_rates_dT(k_ti46__he4_ca42) = drate_dT;

    rate_ti47__n_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti47__n_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_ti47__n_ti46) = drate_dT;

    rate_ti47__p_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti47__p_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_ti47__p_sc46) = drate_dT;

    rate_ti47__he4_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti47__he4_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_ti47__he4_ca43) = drate_dT;

    rate_ti48__n_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti48__n_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_ti48__n_ti47) = drate_dT;

    rate_ti48__p_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti48__p_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_ti48__p_sc47) = drate_dT;

    rate_ti48__he4_ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti48__he4_ca44) = rate;
    rate_eval.dscreened_rates_dT(k_ti48__he4_ca44) = drate_dT;

    rate_ti49__n_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti49__n_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_ti49__n_ti48) = drate_dT;

    rate_ti49__p_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti49__p_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_ti49__p_sc48) = drate_dT;

    rate_ti49__he4_ca45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti49__he4_ca45) = rate;
    rate_eval.dscreened_rates_dT(k_ti49__he4_ca45) = drate_dT;

    rate_ti50__n_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti50__n_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_ti50__n_ti49) = drate_dT;

    rate_ti50__p_sc49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti50__p_sc49) = rate;
    rate_eval.dscreened_rates_dT(k_ti50__p_sc49) = drate_dT;

    rate_ti50__he4_ca46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti50__he4_ca46) = rate;
    rate_eval.dscreened_rates_dT(k_ti50__he4_ca46) = drate_dT;

    rate_ti51__n_ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti51__n_ti50) = rate;
    rate_eval.dscreened_rates_dT(k_ti51__n_ti50) = drate_dT;

    rate_ti51__he4_ca47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ti51__he4_ca47) = rate;
    rate_eval.dscreened_rates_dT(k_ti51__he4_ca47) = drate_dT;

    rate_v46__p_ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v46__p_ti45) = rate;
    rate_eval.dscreened_rates_dT(k_v46__p_ti45) = drate_dT;

    rate_v47__n_v46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v47__n_v46) = rate;
    rate_eval.dscreened_rates_dT(k_v47__n_v46) = drate_dT;

    rate_v47__p_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v47__p_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_v47__p_ti46) = drate_dT;

    rate_v47__he4_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v47__he4_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_v47__he4_sc43) = drate_dT;

    rate_v48__n_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v48__n_v47) = rate;
    rate_eval.dscreened_rates_dT(k_v48__n_v47) = drate_dT;

    rate_v48__p_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v48__p_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_v48__p_ti47) = drate_dT;

    rate_v48__he4_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v48__he4_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_v48__he4_sc44) = drate_dT;

    rate_v49__n_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v49__n_v48) = rate;
    rate_eval.dscreened_rates_dT(k_v49__n_v48) = drate_dT;

    rate_v49__p_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v49__p_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_v49__p_ti48) = drate_dT;

    rate_v49__he4_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v49__he4_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_v49__he4_sc45) = drate_dT;

    rate_v50__n_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v50__n_v49) = rate;
    rate_eval.dscreened_rates_dT(k_v50__n_v49) = drate_dT;

    rate_v50__p_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v50__p_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_v50__p_ti49) = drate_dT;

    rate_v50__he4_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v50__he4_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_v50__he4_sc46) = drate_dT;

    rate_v51__n_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v51__n_v50) = rate;
    rate_eval.dscreened_rates_dT(k_v51__n_v50) = drate_dT;

    rate_v51__p_ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v51__p_ti50) = rate;
    rate_eval.dscreened_rates_dT(k_v51__p_ti50) = drate_dT;

    rate_v51__he4_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v51__he4_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_v51__he4_sc47) = drate_dT;

    rate_v52__n_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v52__n_v51) = rate;
    rate_eval.dscreened_rates_dT(k_v52__n_v51) = drate_dT;

    rate_v52__p_ti51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v52__p_ti51) = rate;
    rate_eval.dscreened_rates_dT(k_v52__p_ti51) = drate_dT;

    rate_v52__he4_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_v52__he4_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_v52__he4_sc48) = drate_dT;

    rate_cr48__p_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr48__p_v47) = rate;
    rate_eval.dscreened_rates_dT(k_cr48__p_v47) = drate_dT;

    rate_cr48__he4_ti44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr48__he4_ti44) = rate;
    rate_eval.dscreened_rates_dT(k_cr48__he4_ti44) = drate_dT;

    rate_cr49__n_cr48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr49__n_cr48) = rate;
    rate_eval.dscreened_rates_dT(k_cr49__n_cr48) = drate_dT;

    rate_cr49__p_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr49__p_v48) = rate;
    rate_eval.dscreened_rates_dT(k_cr49__p_v48) = drate_dT;

    rate_cr49__he4_ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr49__he4_ti45) = rate;
    rate_eval.dscreened_rates_dT(k_cr49__he4_ti45) = drate_dT;

    rate_cr50__n_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr50__n_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_cr50__n_cr49) = drate_dT;

    rate_cr50__p_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr50__p_v49) = rate;
    rate_eval.dscreened_rates_dT(k_cr50__p_v49) = drate_dT;

    rate_cr50__he4_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr50__he4_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_cr50__he4_ti46) = drate_dT;

    rate_cr51__n_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr51__n_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_cr51__n_cr50) = drate_dT;

    rate_cr51__p_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr51__p_v50) = rate;
    rate_eval.dscreened_rates_dT(k_cr51__p_v50) = drate_dT;

    rate_cr51__he4_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr51__he4_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_cr51__he4_ti47) = drate_dT;

    rate_cr52__n_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr52__n_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_cr52__n_cr51) = drate_dT;

    rate_cr52__p_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr52__p_v51) = rate;
    rate_eval.dscreened_rates_dT(k_cr52__p_v51) = drate_dT;

    rate_cr52__he4_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr52__he4_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_cr52__he4_ti48) = drate_dT;

    rate_cr53__n_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr53__n_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_cr53__n_cr52) = drate_dT;

    rate_cr53__p_v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr53__p_v52) = rate;
    rate_eval.dscreened_rates_dT(k_cr53__p_v52) = drate_dT;

    rate_cr53__he4_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr53__he4_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_cr53__he4_ti49) = drate_dT;

    rate_cr54__n_cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr54__n_cr53) = rate;
    rate_eval.dscreened_rates_dT(k_cr54__n_cr53) = drate_dT;

    rate_cr54__he4_ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cr54__he4_ti50) = rate;
    rate_eval.dscreened_rates_dT(k_cr54__he4_ti50) = drate_dT;

    rate_mn50__p_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn50__p_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_mn50__p_cr49) = drate_dT;

    rate_mn50__he4_v46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn50__he4_v46) = rate;
    rate_eval.dscreened_rates_dT(k_mn50__he4_v46) = drate_dT;

    rate_mn51__n_mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn51__n_mn50) = rate;
    rate_eval.dscreened_rates_dT(k_mn51__n_mn50) = drate_dT;

    rate_mn51__p_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn51__p_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_mn51__p_cr50) = drate_dT;

    rate_mn51__he4_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn51__he4_v47) = rate;
    rate_eval.dscreened_rates_dT(k_mn51__he4_v47) = drate_dT;

    rate_mn52__n_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn52__n_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_mn52__n_mn51) = drate_dT;

    rate_mn52__p_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn52__p_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_mn52__p_cr51) = drate_dT;

    rate_mn52__he4_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn52__he4_v48) = rate;
    rate_eval.dscreened_rates_dT(k_mn52__he4_v48) = drate_dT;

    rate_mn53__n_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn53__n_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_mn53__n_mn52) = drate_dT;

    rate_mn53__p_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn53__p_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_mn53__p_cr52) = drate_dT;

    rate_mn53__he4_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn53__he4_v49) = rate;
    rate_eval.dscreened_rates_dT(k_mn53__he4_v49) = drate_dT;

    rate_mn54__n_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn54__n_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_mn54__n_mn53) = drate_dT;

    rate_mn54__p_cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn54__p_cr53) = rate;
    rate_eval.dscreened_rates_dT(k_mn54__p_cr53) = drate_dT;

    rate_mn54__he4_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn54__he4_v50) = rate;
    rate_eval.dscreened_rates_dT(k_mn54__he4_v50) = drate_dT;

    rate_mn55__n_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn55__n_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_mn55__n_mn54) = drate_dT;

    rate_mn55__p_cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn55__p_cr54) = rate;
    rate_eval.dscreened_rates_dT(k_mn55__p_cr54) = drate_dT;

    rate_mn55__he4_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_mn55__he4_v51) = rate;
    rate_eval.dscreened_rates_dT(k_mn55__he4_v51) = drate_dT;

    rate_fe52__p_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe52__p_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_fe52__p_mn51) = drate_dT;

    rate_fe52__he4_cr48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe52__he4_cr48) = rate;
    rate_eval.dscreened_rates_dT(k_fe52__he4_cr48) = drate_dT;

    rate_fe53__n_fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe53__n_fe52) = rate;
    rate_eval.dscreened_rates_dT(k_fe53__n_fe52) = drate_dT;

    rate_fe53__p_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe53__p_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_fe53__p_mn52) = drate_dT;

    rate_fe53__he4_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe53__he4_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_fe53__he4_cr49) = drate_dT;

    rate_fe54__n_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe54__n_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_fe54__n_fe53) = drate_dT;

    rate_fe54__p_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe54__p_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_fe54__p_mn53) = drate_dT;

    rate_fe54__he4_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe54__he4_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_fe54__he4_cr50) = drate_dT;

    rate_fe55__n_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe55__n_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_fe55__n_fe54) = drate_dT;

    rate_fe55__p_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe55__p_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_fe55__p_mn54) = drate_dT;

    rate_fe55__he4_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe55__he4_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_fe55__he4_cr51) = drate_dT;

    rate_fe56__n_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe56__n_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_fe56__n_fe55) = drate_dT;

    rate_fe56__p_mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe56__p_mn55) = rate;
    rate_eval.dscreened_rates_dT(k_fe56__p_mn55) = drate_dT;

    rate_fe56__he4_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe56__he4_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_fe56__he4_cr52) = drate_dT;

    rate_fe57__n_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe57__n_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_fe57__n_fe56) = drate_dT;

    rate_fe57__he4_cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe57__he4_cr53) = rate;
    rate_eval.dscreened_rates_dT(k_fe57__he4_cr53) = drate_dT;

    rate_fe58__n_fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe58__n_fe57) = rate;
    rate_eval.dscreened_rates_dT(k_fe58__n_fe57) = drate_dT;

    rate_fe58__he4_cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_fe58__he4_cr54) = rate;
    rate_eval.dscreened_rates_dT(k_fe58__he4_cr54) = drate_dT;

    rate_co53__p_fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co53__p_fe52) = rate;
    rate_eval.dscreened_rates_dT(k_co53__p_fe52) = drate_dT;

    rate_co54__n_co53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co54__n_co53) = rate;
    rate_eval.dscreened_rates_dT(k_co54__n_co53) = drate_dT;

    rate_co54__p_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co54__p_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_co54__p_fe53) = drate_dT;

    rate_co54__he4_mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co54__he4_mn50) = rate;
    rate_eval.dscreened_rates_dT(k_co54__he4_mn50) = drate_dT;

    rate_co55__n_co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co55__n_co54) = rate;
    rate_eval.dscreened_rates_dT(k_co55__n_co54) = drate_dT;

    rate_co55__p_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co55__p_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_co55__p_fe54) = drate_dT;

    rate_co55__he4_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co55__he4_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_co55__he4_mn51) = drate_dT;

    rate_co56__n_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co56__n_co55) = rate;
    rate_eval.dscreened_rates_dT(k_co56__n_co55) = drate_dT;

    rate_co56__p_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co56__p_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_co56__p_fe55) = drate_dT;

    rate_co56__he4_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co56__he4_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_co56__he4_mn52) = drate_dT;

    rate_co57__n_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co57__n_co56) = rate;
    rate_eval.dscreened_rates_dT(k_co57__n_co56) = drate_dT;

    rate_co57__p_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co57__p_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_co57__p_fe56) = drate_dT;

    rate_co57__he4_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co57__he4_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_co57__he4_mn53) = drate_dT;

    rate_co58__n_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co58__n_co57) = rate;
    rate_eval.dscreened_rates_dT(k_co58__n_co57) = drate_dT;

    rate_co58__p_fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co58__p_fe57) = rate;
    rate_eval.dscreened_rates_dT(k_co58__p_fe57) = drate_dT;

    rate_co58__he4_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co58__he4_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_co58__he4_mn54) = drate_dT;

    rate_co59__n_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co59__n_co58) = rate;
    rate_eval.dscreened_rates_dT(k_co59__n_co58) = drate_dT;

    rate_co59__p_fe58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co59__p_fe58) = rate;
    rate_eval.dscreened_rates_dT(k_co59__p_fe58) = drate_dT;

    rate_co59__he4_mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_co59__he4_mn55) = rate;
    rate_eval.dscreened_rates_dT(k_co59__he4_mn55) = drate_dT;

    rate_ni56__p_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni56__p_co55) = rate;
    rate_eval.dscreened_rates_dT(k_ni56__p_co55) = drate_dT;

    rate_ni56__he4_fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni56__he4_fe52) = rate;
    rate_eval.dscreened_rates_dT(k_ni56__he4_fe52) = drate_dT;

    rate_ni57__n_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni57__n_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_ni57__n_ni56) = drate_dT;

    rate_ni57__p_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni57__p_co56) = rate;
    rate_eval.dscreened_rates_dT(k_ni57__p_co56) = drate_dT;

    rate_ni57__he4_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni57__he4_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_ni57__he4_fe53) = drate_dT;

    rate_ni58__n_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni58__n_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_ni58__n_ni57) = drate_dT;

    rate_ni58__p_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni58__p_co57) = rate;
    rate_eval.dscreened_rates_dT(k_ni58__p_co57) = drate_dT;

    rate_ni58__he4_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni58__he4_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_ni58__he4_fe54) = drate_dT;

    rate_ni59__n_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni59__n_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_ni59__n_ni58) = drate_dT;

    rate_ni59__p_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni59__p_co58) = rate;
    rate_eval.dscreened_rates_dT(k_ni59__p_co58) = drate_dT;

    rate_ni59__he4_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni59__he4_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_ni59__he4_fe55) = drate_dT;

    rate_ni60__n_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni60__n_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_ni60__n_ni59) = drate_dT;

    rate_ni60__p_co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni60__p_co59) = rate;
    rate_eval.dscreened_rates_dT(k_ni60__p_co59) = drate_dT;

    rate_ni60__he4_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni60__he4_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_ni60__he4_fe56) = drate_dT;

    rate_ni61__n_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni61__n_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_ni61__n_ni60) = drate_dT;

    rate_ni61__he4_fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni61__he4_fe57) = rate;
    rate_eval.dscreened_rates_dT(k_ni61__he4_fe57) = drate_dT;

    rate_ni62__n_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni62__n_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_ni62__n_ni61) = drate_dT;

    rate_ni62__he4_fe58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni62__he4_fe58) = rate;
    rate_eval.dscreened_rates_dT(k_ni62__he4_fe58) = drate_dT;

    rate_ni63__n_ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni63__n_ni62) = rate;
    rate_eval.dscreened_rates_dT(k_ni63__n_ni62) = drate_dT;

    rate_ni64__n_ni63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ni64__n_ni63) = rate;
    rate_eval.dscreened_rates_dT(k_ni64__n_ni63) = drate_dT;

    rate_cu57__p_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu57__p_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_cu57__p_ni56) = drate_dT;

    rate_cu57__he4_co53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu57__he4_co53) = rate;
    rate_eval.dscreened_rates_dT(k_cu57__he4_co53) = drate_dT;

    rate_cu58__n_cu57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu58__n_cu57) = rate;
    rate_eval.dscreened_rates_dT(k_cu58__n_cu57) = drate_dT;

    rate_cu58__p_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu58__p_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_cu58__p_ni57) = drate_dT;

    rate_cu58__he4_co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu58__he4_co54) = rate;
    rate_eval.dscreened_rates_dT(k_cu58__he4_co54) = drate_dT;

    rate_cu59__n_cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu59__n_cu58) = rate;
    rate_eval.dscreened_rates_dT(k_cu59__n_cu58) = drate_dT;

    rate_cu59__p_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu59__p_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_cu59__p_ni58) = drate_dT;

    rate_cu59__he4_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu59__he4_co55) = rate;
    rate_eval.dscreened_rates_dT(k_cu59__he4_co55) = drate_dT;

    rate_cu60__n_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu60__n_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_cu60__n_cu59) = drate_dT;

    rate_cu60__p_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu60__p_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_cu60__p_ni59) = drate_dT;

    rate_cu60__he4_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu60__he4_co56) = rate;
    rate_eval.dscreened_rates_dT(k_cu60__he4_co56) = drate_dT;

    rate_cu61__n_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu61__n_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_cu61__n_cu60) = drate_dT;

    rate_cu61__p_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu61__p_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_cu61__p_ni60) = drate_dT;

    rate_cu61__he4_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu61__he4_co57) = rate;
    rate_eval.dscreened_rates_dT(k_cu61__he4_co57) = drate_dT;

    rate_cu62__n_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu62__n_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_cu62__n_cu61) = drate_dT;

    rate_cu62__p_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu62__p_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_cu62__p_ni61) = drate_dT;

    rate_cu62__he4_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu62__he4_co58) = rate;
    rate_eval.dscreened_rates_dT(k_cu62__he4_co58) = drate_dT;

    rate_cu63__n_cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu63__n_cu62) = rate;
    rate_eval.dscreened_rates_dT(k_cu63__n_cu62) = drate_dT;

    rate_cu63__p_ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu63__p_ni62) = rate;
    rate_eval.dscreened_rates_dT(k_cu63__p_ni62) = drate_dT;

    rate_cu63__he4_co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu63__he4_co59) = rate;
    rate_eval.dscreened_rates_dT(k_cu63__he4_co59) = drate_dT;

    rate_cu64__n_cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu64__n_cu63) = rate;
    rate_eval.dscreened_rates_dT(k_cu64__n_cu63) = drate_dT;

    rate_cu64__p_ni63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu64__p_ni63) = rate;
    rate_eval.dscreened_rates_dT(k_cu64__p_ni63) = drate_dT;

    rate_cu65__n_cu64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu65__n_cu64) = rate;
    rate_eval.dscreened_rates_dT(k_cu65__n_cu64) = drate_dT;

    rate_cu65__p_ni64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_cu65__p_ni64) = rate;
    rate_eval.dscreened_rates_dT(k_cu65__p_ni64) = drate_dT;

    rate_zn59__p_cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn59__p_cu58) = rate;
    rate_eval.dscreened_rates_dT(k_zn59__p_cu58) = drate_dT;

    rate_zn59__p_ni58__weak__wc12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn59__p_ni58__weak__wc12) = rate;
    rate_eval.dscreened_rates_dT(k_zn59__p_ni58__weak__wc12) = drate_dT;

    rate_zn60__n_zn59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn60__n_zn59) = rate;
    rate_eval.dscreened_rates_dT(k_zn60__n_zn59) = drate_dT;

    rate_zn60__p_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn60__p_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_zn60__p_cu59) = drate_dT;

    rate_zn60__he4_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn60__he4_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_zn60__he4_ni56) = drate_dT;

    rate_zn61__n_zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn61__n_zn60) = rate;
    rate_eval.dscreened_rates_dT(k_zn61__n_zn60) = drate_dT;

    rate_zn61__p_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn61__p_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_zn61__p_cu60) = drate_dT;

    rate_zn61__he4_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn61__he4_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_zn61__he4_ni57) = drate_dT;

    rate_zn62__n_zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn62__n_zn61) = rate;
    rate_eval.dscreened_rates_dT(k_zn62__n_zn61) = drate_dT;

    rate_zn62__p_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn62__p_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_zn62__p_cu61) = drate_dT;

    rate_zn62__he4_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn62__he4_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_zn62__he4_ni58) = drate_dT;

    rate_zn63__n_zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn63__n_zn62) = rate;
    rate_eval.dscreened_rates_dT(k_zn63__n_zn62) = drate_dT;

    rate_zn63__p_cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn63__p_cu62) = rate;
    rate_eval.dscreened_rates_dT(k_zn63__p_cu62) = drate_dT;

    rate_zn63__he4_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn63__he4_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_zn63__he4_ni59) = drate_dT;

    rate_zn64__n_zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn64__n_zn63) = rate;
    rate_eval.dscreened_rates_dT(k_zn64__n_zn63) = drate_dT;

    rate_zn64__p_cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn64__p_cu63) = rate;
    rate_eval.dscreened_rates_dT(k_zn64__p_cu63) = drate_dT;

    rate_zn64__he4_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn64__he4_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_zn64__he4_ni60) = drate_dT;

    rate_zn65__n_zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn65__n_zn64) = rate;
    rate_eval.dscreened_rates_dT(k_zn65__n_zn64) = drate_dT;

    rate_zn65__p_cu64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn65__p_cu64) = rate;
    rate_eval.dscreened_rates_dT(k_zn65__p_cu64) = drate_dT;

    rate_zn65__he4_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn65__he4_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_zn65__he4_ni61) = drate_dT;

    rate_zn66__n_zn65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn66__n_zn65) = rate;
    rate_eval.dscreened_rates_dT(k_zn66__n_zn65) = drate_dT;

    rate_zn66__p_cu65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn66__p_cu65) = rate;
    rate_eval.dscreened_rates_dT(k_zn66__p_cu65) = drate_dT;

    rate_zn66__he4_ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_zn66__he4_ni62) = rate;
    rate_eval.dscreened_rates_dT(k_zn66__he4_ni62) = drate_dT;

    rate_ga62__p_zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga62__p_zn61) = rate;
    rate_eval.dscreened_rates_dT(k_ga62__p_zn61) = drate_dT;

    rate_ga62__he4_cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga62__he4_cu58) = rate;
    rate_eval.dscreened_rates_dT(k_ga62__he4_cu58) = drate_dT;

    rate_ga63__n_ga62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga63__n_ga62) = rate;
    rate_eval.dscreened_rates_dT(k_ga63__n_ga62) = drate_dT;

    rate_ga63__p_zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga63__p_zn62) = rate;
    rate_eval.dscreened_rates_dT(k_ga63__p_zn62) = drate_dT;

    rate_ga63__he4_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga63__he4_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_ga63__he4_cu59) = drate_dT;

    rate_ga64__n_ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga64__n_ga63) = rate;
    rate_eval.dscreened_rates_dT(k_ga64__n_ga63) = drate_dT;

    rate_ga64__p_zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga64__p_zn63) = rate;
    rate_eval.dscreened_rates_dT(k_ga64__p_zn63) = drate_dT;

    rate_ga64__he4_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ga64__he4_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_ga64__he4_cu60) = drate_dT;

    rate_ge63__p_ga62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ge63__p_ga62) = rate;
    rate_eval.dscreened_rates_dT(k_ge63__p_ga62) = drate_dT;

    rate_ge63__he4_zn59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ge63__he4_zn59) = rate;
    rate_eval.dscreened_rates_dT(k_ge63__he4_zn59) = drate_dT;

    rate_ge64__n_ge63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ge64__n_ge63) = rate;
    rate_eval.dscreened_rates_dT(k_ge64__n_ge63) = drate_dT;

    rate_ge64__p_ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ge64__p_ga63) = rate;
    rate_eval.dscreened_rates_dT(k_ge64__p_ga63) = drate_dT;

    rate_ge64__he4_zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_ge64__he4_zn60) = rate;
    rate_eval.dscreened_rates_dT(k_ge64__he4_zn60) = drate_dT;

    rate_li6__n_p_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_li6__n_p_he4) = rate;
    rate_eval.dscreened_rates_dT(k_li6__n_p_he4) = drate_dT;

    rate_be9__n_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_be9__n_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_be9__n_he4_he4) = drate_dT;

    rate_c12__he4_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12__he4_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_c12__he4_he4_he4) = drate_dT;

    rate_n_p__d(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p__d) = rate;
    rate_eval.dscreened_rates_dT(k_n_p__d) = drate_dT;

    rate_p_p__d__weak__bet_pos_(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p__d__weak__bet_pos_) = rate;
    rate_eval.dscreened_rates_dT(k_p_p__d__weak__bet_pos_) = drate_dT;

    rate_p_p__d__weak__electron_capture(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p__d__weak__electron_capture) = rate;
    rate_eval.dscreened_rates_dT(k_p_p__d__weak__electron_capture) = drate_dT;

    rate_p_d__he3(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_d__he3) = rate;
    rate_eval.dscreened_rates_dT(k_p_d__he3) = drate_dT;

    rate_d_d__he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_d__he4) = rate;
    rate_eval.dscreened_rates_dT(k_d_d__he4) = drate_dT;

    rate_he4_d__li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_d__li6) = rate;
    rate_eval.dscreened_rates_dT(k_he4_d__li6) = drate_dT;

    rate_n_he3__he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_he3__he4) = rate;
    rate_eval.dscreened_rates_dT(k_n_he3__he4) = drate_dT;

    rate_p_he3__he4__weak__bet_pos_(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_he3__he4__weak__bet_pos_) = rate;
    rate_eval.dscreened_rates_dT(k_p_he3__he4__weak__bet_pos_) = drate_dT;

    rate_he4_he3__be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_he3__be7) = rate;
    rate_eval.dscreened_rates_dT(k_he4_he3__be7) = drate_dT;

    rate_n_li6__li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_li6__li7) = rate;
    rate_eval.dscreened_rates_dT(k_n_li6__li7) = drate_dT;

    rate_p_li6__be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_li6__be7) = rate;
    rate_eval.dscreened_rates_dT(k_p_li6__be7) = drate_dT;

    rate_he4_li6__b10(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_li6__b10) = rate;
    rate_eval.dscreened_rates_dT(k_he4_li6__b10) = drate_dT;

    rate_he4_li7__b11(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_li7__b11) = rate;
    rate_eval.dscreened_rates_dT(k_he4_li7__b11) = drate_dT;

    rate_p_be7__b8(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_be7__b8) = rate;
    rate_eval.dscreened_rates_dT(k_p_be7__b8) = drate_dT;

    rate_p_be9__b10(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_be9__b10) = rate;
    rate_eval.dscreened_rates_dT(k_p_be9__b10) = drate_dT;

    rate_n_b10__b11(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_b10__b11) = rate;
    rate_eval.dscreened_rates_dT(k_n_b10__b11) = drate_dT;

    rate_p_b11__c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_b11__c12) = rate;
    rate_eval.dscreened_rates_dT(k_p_b11__c12) = drate_dT;

    rate_n_c12__c13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_c12__c13) = rate;
    rate_eval.dscreened_rates_dT(k_n_c12__c13) = drate_dT;

    rate_p_c12__n13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_c12__n13) = rate;
    rate_eval.dscreened_rates_dT(k_p_c12__n13) = drate_dT;

    rate_he4_c12__o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_c12__o16) = rate;
    rate_eval.dscreened_rates_dT(k_he4_c12__o16) = drate_dT;

    rate_n_c13__c14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_c13__c14) = rate;
    rate_eval.dscreened_rates_dT(k_n_c13__c14) = drate_dT;

    rate_p_c13__n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_c13__n14) = rate;
    rate_eval.dscreened_rates_dT(k_p_c13__n14) = drate_dT;

    rate_p_c14__n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_c14__n15) = rate;
    rate_eval.dscreened_rates_dT(k_p_c14__n15) = drate_dT;

    rate_he4_c14__o18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_c14__o18) = rate;
    rate_eval.dscreened_rates_dT(k_he4_c14__o18) = drate_dT;

    rate_n_n13__n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n13__n14) = rate;
    rate_eval.dscreened_rates_dT(k_n_n13__n14) = drate_dT;

    rate_p_n13__o14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_n13__o14) = rate;
    rate_eval.dscreened_rates_dT(k_p_n13__o14) = drate_dT;

    rate_n_n14__n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n14__n15) = rate;
    rate_eval.dscreened_rates_dT(k_n_n14__n15) = drate_dT;

    rate_p_n14__o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_n14__o15) = rate;
    rate_eval.dscreened_rates_dT(k_p_n14__o15) = drate_dT;

    rate_he4_n14__f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_n14__f18) = rate;
    rate_eval.dscreened_rates_dT(k_he4_n14__f18) = drate_dT;

    rate_p_n15__o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_n15__o16) = rate;
    rate_eval.dscreened_rates_dT(k_p_n15__o16) = drate_dT;

    rate_he4_n15__f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_n15__f19) = rate;
    rate_eval.dscreened_rates_dT(k_he4_n15__f19) = drate_dT;

    rate_n_o14__o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o14__o15) = rate;
    rate_eval.dscreened_rates_dT(k_n_o14__o15) = drate_dT;

    rate_he4_o14__ne18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o14__ne18) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o14__ne18) = drate_dT;

    rate_n_o15__o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o15__o16) = rate;
    rate_eval.dscreened_rates_dT(k_n_o15__o16) = drate_dT;

    rate_he4_o15__ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o15__ne19) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o15__ne19) = drate_dT;

    rate_n_o16__o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o16__o17) = rate;
    rate_eval.dscreened_rates_dT(k_n_o16__o17) = drate_dT;

    rate_p_o16__f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o16__f17) = rate;
    rate_eval.dscreened_rates_dT(k_p_o16__f17) = drate_dT;

    rate_he4_o16__ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o16__ne20) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o16__ne20) = drate_dT;

    rate_n_o17__o18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o17__o18) = rate;
    rate_eval.dscreened_rates_dT(k_n_o17__o18) = drate_dT;

    rate_p_o17__f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o17__f18) = rate;
    rate_eval.dscreened_rates_dT(k_p_o17__f18) = drate_dT;

    rate_he4_o17__ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o17__ne21) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o17__ne21) = drate_dT;

    rate_p_o18__f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o18__f19) = rate;
    rate_eval.dscreened_rates_dT(k_p_o18__f19) = drate_dT;

    rate_he4_o18__ne22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o18__ne22) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o18__ne22) = drate_dT;

    rate_n_f17__f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_f17__f18) = rate;
    rate_eval.dscreened_rates_dT(k_n_f17__f18) = drate_dT;

    rate_p_f17__ne18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f17__ne18) = rate;
    rate_eval.dscreened_rates_dT(k_p_f17__ne18) = drate_dT;

    rate_he4_f17__na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f17__na21) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f17__na21) = drate_dT;

    rate_n_f18__f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_f18__f19) = rate;
    rate_eval.dscreened_rates_dT(k_n_f18__f19) = drate_dT;

    rate_p_f18__ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f18__ne19) = rate;
    rate_eval.dscreened_rates_dT(k_p_f18__ne19) = drate_dT;

    rate_he4_f18__na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f18__na22) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f18__na22) = drate_dT;

    rate_p_f19__ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f19__ne20) = rate;
    rate_eval.dscreened_rates_dT(k_p_f19__ne20) = drate_dT;

    rate_he4_f19__na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f19__na23) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f19__na23) = drate_dT;

    rate_n_ne18__ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne18__ne19) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne18__ne19) = drate_dT;

    rate_n_ne19__ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne19__ne20) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne19__ne20) = drate_dT;

    rate_he4_ne19__mg23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne19__mg23) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne19__mg23) = drate_dT;

    rate_n_ne20__ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne20__ne21) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne20__ne21) = drate_dT;

    rate_p_ne20__na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne20__na21) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne20__na21) = drate_dT;

    rate_he4_ne20__mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne20__mg24) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne20__mg24) = drate_dT;

    rate_n_ne21__ne22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne21__ne22) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne21__ne22) = drate_dT;

    rate_p_ne21__na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne21__na22) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne21__na22) = drate_dT;

    rate_he4_ne21__mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne21__mg25) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne21__mg25) = drate_dT;

    rate_p_ne22__na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne22__na23) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne22__na23) = drate_dT;

    rate_he4_ne22__mg26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne22__mg26) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne22__mg26) = drate_dT;

    rate_n_na21__na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_na21__na22) = rate;
    rate_eval.dscreened_rates_dT(k_n_na21__na22) = drate_dT;

    rate_he4_na21__al25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na21__al25) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na21__al25) = drate_dT;

    rate_n_na22__na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_na22__na23) = rate;
    rate_eval.dscreened_rates_dT(k_n_na22__na23) = drate_dT;

    rate_p_na22__mg23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_na22__mg23) = rate;
    rate_eval.dscreened_rates_dT(k_p_na22__mg23) = drate_dT;

    rate_he4_na22__al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na22__al26) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na22__al26) = drate_dT;

    rate_p_na23__mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_na23__mg24) = rate;
    rate_eval.dscreened_rates_dT(k_p_na23__mg24) = drate_dT;

    rate_he4_na23__al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na23__al27) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na23__al27) = drate_dT;

    rate_n_mg23__mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg23__mg24) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg23__mg24) = drate_dT;

    rate_n_mg24__mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg24__mg25) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg24__mg25) = drate_dT;

    rate_p_mg24__al25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg24__al25) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg24__al25) = drate_dT;

    rate_he4_mg24__si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg24__si28) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg24__si28) = drate_dT;

    rate_n_mg25__mg26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg25__mg26) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg25__mg26) = drate_dT;

    rate_p_mg25__al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg25__al26) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg25__al26) = drate_dT;

    rate_he4_mg25__si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg25__si29) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg25__si29) = drate_dT;

    rate_p_mg26__al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg26__al27) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg26__al27) = drate_dT;

    rate_he4_mg26__si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg26__si30) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg26__si30) = drate_dT;

    rate_n_al25__al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_al25__al26) = rate;
    rate_eval.dscreened_rates_dT(k_n_al25__al26) = drate_dT;

    rate_he4_al25__p29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al25__p29) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al25__p29) = drate_dT;

    rate_n_al26__al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_al26__al27) = rate;
    rate_eval.dscreened_rates_dT(k_n_al26__al27) = drate_dT;

    rate_he4_al26__p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al26__p30) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al26__p30) = drate_dT;

    rate_p_al27__si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_al27__si28) = rate;
    rate_eval.dscreened_rates_dT(k_p_al27__si28) = drate_dT;

    rate_he4_al27__p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al27__p31) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al27__p31) = drate_dT;

    rate_n_si28__si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_si28__si29) = rate;
    rate_eval.dscreened_rates_dT(k_n_si28__si29) = drate_dT;

    rate_p_si28__p29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si28__p29) = rate;
    rate_eval.dscreened_rates_dT(k_p_si28__p29) = drate_dT;

    rate_he4_si28__s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si28__s32) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si28__s32) = drate_dT;

    rate_n_si29__si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_si29__si30) = rate;
    rate_eval.dscreened_rates_dT(k_n_si29__si30) = drate_dT;

    rate_p_si29__p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si29__p30) = rate;
    rate_eval.dscreened_rates_dT(k_p_si29__p30) = drate_dT;

    rate_he4_si29__s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si29__s33) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si29__s33) = drate_dT;

    rate_n_si30__si31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_si30__si31) = rate;
    rate_eval.dscreened_rates_dT(k_n_si30__si31) = drate_dT;

    rate_p_si30__p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si30__p31) = rate;
    rate_eval.dscreened_rates_dT(k_p_si30__p31) = drate_dT;

    rate_he4_si30__s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si30__s34) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si30__s34) = drate_dT;

    rate_n_si31__si32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_si31__si32) = rate;
    rate_eval.dscreened_rates_dT(k_n_si31__si32) = drate_dT;

    rate_p_si31__p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si31__p32) = rate;
    rate_eval.dscreened_rates_dT(k_p_si31__p32) = drate_dT;

    rate_he4_si31__s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si31__s35) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si31__s35) = drate_dT;

    rate_p_si32__p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si32__p33) = rate;
    rate_eval.dscreened_rates_dT(k_p_si32__p33) = drate_dT;

    rate_he4_si32__s36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si32__s36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si32__s36) = drate_dT;

    rate_n_p29__p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p29__p30) = rate;
    rate_eval.dscreened_rates_dT(k_n_p29__p30) = drate_dT;

    rate_he4_p29__cl33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p29__cl33) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p29__cl33) = drate_dT;

    rate_n_p30__p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p30__p31) = rate;
    rate_eval.dscreened_rates_dT(k_n_p30__p31) = drate_dT;

    rate_he4_p30__cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p30__cl34) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p30__cl34) = drate_dT;

    rate_n_p31__p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p31__p32) = rate;
    rate_eval.dscreened_rates_dT(k_n_p31__p32) = drate_dT;

    rate_p_p31__s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p31__s32) = rate;
    rate_eval.dscreened_rates_dT(k_p_p31__s32) = drate_dT;

    rate_he4_p31__cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p31__cl35) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p31__cl35) = drate_dT;

    rate_n_p32__p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p32__p33) = rate;
    rate_eval.dscreened_rates_dT(k_n_p32__p33) = drate_dT;

    rate_p_p32__s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p32__s33) = rate;
    rate_eval.dscreened_rates_dT(k_p_p32__s33) = drate_dT;

    rate_he4_p32__cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p32__cl36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p32__cl36) = drate_dT;

    rate_p_p33__s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p33__s34) = rate;
    rate_eval.dscreened_rates_dT(k_p_p33__s34) = drate_dT;

    rate_he4_p33__cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p33__cl37) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p33__cl37) = drate_dT;

    rate_n_s32__s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s32__s33) = rate;
    rate_eval.dscreened_rates_dT(k_n_s32__s33) = drate_dT;

    rate_p_s32__cl33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s32__cl33) = rate;
    rate_eval.dscreened_rates_dT(k_p_s32__cl33) = drate_dT;

    rate_he4_s32__ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s32__ar36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s32__ar36) = drate_dT;

    rate_n_s33__s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s33__s34) = rate;
    rate_eval.dscreened_rates_dT(k_n_s33__s34) = drate_dT;

    rate_p_s33__cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s33__cl34) = rate;
    rate_eval.dscreened_rates_dT(k_p_s33__cl34) = drate_dT;

    rate_he4_s33__ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s33__ar37) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s33__ar37) = drate_dT;

    rate_n_s34__s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s34__s35) = rate;
    rate_eval.dscreened_rates_dT(k_n_s34__s35) = drate_dT;

    rate_p_s34__cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s34__cl35) = rate;
    rate_eval.dscreened_rates_dT(k_p_s34__cl35) = drate_dT;

    rate_he4_s34__ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s34__ar38) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s34__ar38) = drate_dT;

    rate_n_s35__s36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s35__s36) = rate;
    rate_eval.dscreened_rates_dT(k_n_s35__s36) = drate_dT;

    rate_p_s35__cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s35__cl36) = rate;
    rate_eval.dscreened_rates_dT(k_p_s35__cl36) = drate_dT;

    rate_he4_s35__ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s35__ar39) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s35__ar39) = drate_dT;

    rate_p_s36__cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s36__cl37) = rate;
    rate_eval.dscreened_rates_dT(k_p_s36__cl37) = drate_dT;

    rate_he4_s36__ar40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s36__ar40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s36__ar40) = drate_dT;

    rate_n_cl33__cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl33__cl34) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl33__cl34) = drate_dT;

    rate_he4_cl33__k37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl33__k37) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl33__k37) = drate_dT;

    rate_n_cl34__cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl34__cl35) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl34__cl35) = drate_dT;

    rate_he4_cl34__k38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl34__k38) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl34__k38) = drate_dT;

    rate_n_cl35__cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl35__cl36) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl35__cl36) = drate_dT;

    rate_p_cl35__ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl35__ar36) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl35__ar36) = drate_dT;

    rate_he4_cl35__k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl35__k39) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl35__k39) = drate_dT;

    rate_n_cl36__cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl36__cl37) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl36__cl37) = drate_dT;

    rate_p_cl36__ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl36__ar37) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl36__ar37) = drate_dT;

    rate_he4_cl36__k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl36__k40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl36__k40) = drate_dT;

    rate_p_cl37__ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl37__ar38) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl37__ar38) = drate_dT;

    rate_he4_cl37__k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl37__k41) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl37__k41) = drate_dT;

    rate_n_ar36__ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar36__ar37) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar36__ar37) = drate_dT;

    rate_p_ar36__k37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar36__k37) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar36__k37) = drate_dT;

    rate_he4_ar36__ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar36__ca40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar36__ca40) = drate_dT;

    rate_n_ar37__ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar37__ar38) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar37__ar38) = drate_dT;

    rate_p_ar37__k38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar37__k38) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar37__k38) = drate_dT;

    rate_he4_ar37__ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar37__ca41) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar37__ca41) = drate_dT;

    rate_n_ar38__ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar38__ar39) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar38__ar39) = drate_dT;

    rate_p_ar38__k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar38__k39) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar38__k39) = drate_dT;

    rate_he4_ar38__ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar38__ca42) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar38__ca42) = drate_dT;

    rate_n_ar39__ar40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar39__ar40) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar39__ar40) = drate_dT;

    rate_p_ar39__k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar39__k40) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar39__k40) = drate_dT;

    rate_he4_ar39__ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar39__ca43) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar39__ca43) = drate_dT;

    rate_p_ar40__k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar40__k41) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar40__k41) = drate_dT;

    rate_he4_ar40__ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar40__ca44) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar40__ca44) = drate_dT;

    rate_n_k37__k38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k37__k38) = rate;
    rate_eval.dscreened_rates_dT(k_n_k37__k38) = drate_dT;

    rate_n_k38__k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k38__k39) = rate;
    rate_eval.dscreened_rates_dT(k_n_k38__k39) = drate_dT;

    rate_n_k39__k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k39__k40) = rate;
    rate_eval.dscreened_rates_dT(k_n_k39__k40) = drate_dT;

    rate_p_k39__ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k39__ca40) = rate;
    rate_eval.dscreened_rates_dT(k_p_k39__ca40) = drate_dT;

    rate_he4_k39__sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k39__sc43) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k39__sc43) = drate_dT;

    rate_n_k40__k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k40__k41) = rate;
    rate_eval.dscreened_rates_dT(k_n_k40__k41) = drate_dT;

    rate_p_k40__ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k40__ca41) = rate;
    rate_eval.dscreened_rates_dT(k_p_k40__ca41) = drate_dT;

    rate_he4_k40__sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k40__sc44) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k40__sc44) = drate_dT;

    rate_p_k41__ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k41__ca42) = rate;
    rate_eval.dscreened_rates_dT(k_p_k41__ca42) = drate_dT;

    rate_he4_k41__sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k41__sc45) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k41__sc45) = drate_dT;

    rate_n_ca40__ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca40__ca41) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca40__ca41) = drate_dT;

    rate_he4_ca40__ti44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca40__ti44) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca40__ti44) = drate_dT;

    rate_n_ca41__ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca41__ca42) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca41__ca42) = drate_dT;

    rate_he4_ca41__ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca41__ti45) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca41__ti45) = drate_dT;

    rate_n_ca42__ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca42__ca43) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca42__ca43) = drate_dT;

    rate_p_ca42__sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca42__sc43) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca42__sc43) = drate_dT;

    rate_he4_ca42__ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca42__ti46) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca42__ti46) = drate_dT;

    rate_n_ca43__ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca43__ca44) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca43__ca44) = drate_dT;

    rate_p_ca43__sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca43__sc44) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca43__sc44) = drate_dT;

    rate_he4_ca43__ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca43__ti47) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca43__ti47) = drate_dT;

    rate_n_ca44__ca45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca44__ca45) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca44__ca45) = drate_dT;

    rate_p_ca44__sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca44__sc45) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca44__sc45) = drate_dT;

    rate_he4_ca44__ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca44__ti48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca44__ti48) = drate_dT;

    rate_n_ca45__ca46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca45__ca46) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca45__ca46) = drate_dT;

    rate_p_ca45__sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca45__sc46) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca45__sc46) = drate_dT;

    rate_he4_ca45__ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca45__ti49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca45__ti49) = drate_dT;

    rate_n_ca46__ca47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca46__ca47) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca46__ca47) = drate_dT;

    rate_p_ca46__sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca46__sc47) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca46__sc47) = drate_dT;

    rate_he4_ca46__ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca46__ti50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca46__ti50) = drate_dT;

    rate_n_ca47__ca48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca47__ca48) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca47__ca48) = drate_dT;

    rate_p_ca47__sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca47__sc48) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca47__sc48) = drate_dT;

    rate_he4_ca47__ti51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca47__ti51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca47__ti51) = drate_dT;

    rate_p_ca48__sc49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca48__sc49) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca48__sc49) = drate_dT;

    rate_n_sc43__sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc43__sc44) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc43__sc44) = drate_dT;

    rate_p_sc43__ti44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc43__ti44) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc43__ti44) = drate_dT;

    rate_he4_sc43__v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc43__v47) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc43__v47) = drate_dT;

    rate_n_sc44__sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc44__sc45) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc44__sc45) = drate_dT;

    rate_p_sc44__ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc44__ti45) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc44__ti45) = drate_dT;

    rate_he4_sc44__v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc44__v48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc44__v48) = drate_dT;

    rate_n_sc45__sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc45__sc46) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc45__sc46) = drate_dT;

    rate_p_sc45__ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc45__ti46) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc45__ti46) = drate_dT;

    rate_he4_sc45__v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc45__v49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc45__v49) = drate_dT;

    rate_n_sc46__sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc46__sc47) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc46__sc47) = drate_dT;

    rate_p_sc46__ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc46__ti47) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc46__ti47) = drate_dT;

    rate_he4_sc46__v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc46__v50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc46__v50) = drate_dT;

    rate_n_sc47__sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc47__sc48) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc47__sc48) = drate_dT;

    rate_p_sc47__ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc47__ti48) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc47__ti48) = drate_dT;

    rate_he4_sc47__v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc47__v51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc47__v51) = drate_dT;

    rate_n_sc48__sc49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc48__sc49) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc48__sc49) = drate_dT;

    rate_p_sc48__ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc48__ti49) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc48__ti49) = drate_dT;

    rate_he4_sc48__v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc48__v52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc48__v52) = drate_dT;

    rate_p_sc49__ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc49__ti50) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc49__ti50) = drate_dT;

    rate_n_ti44__ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti44__ti45) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti44__ti45) = drate_dT;

    rate_he4_ti44__cr48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti44__cr48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti44__cr48) = drate_dT;

    rate_n_ti45__ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti45__ti46) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti45__ti46) = drate_dT;

    rate_p_ti45__v46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti45__v46) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti45__v46) = drate_dT;

    rate_he4_ti45__cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti45__cr49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti45__cr49) = drate_dT;

    rate_n_ti46__ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti46__ti47) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti46__ti47) = drate_dT;

    rate_p_ti46__v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti46__v47) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti46__v47) = drate_dT;

    rate_he4_ti46__cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti46__cr50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti46__cr50) = drate_dT;

    rate_n_ti47__ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti47__ti48) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti47__ti48) = drate_dT;

    rate_p_ti47__v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti47__v48) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti47__v48) = drate_dT;

    rate_he4_ti47__cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti47__cr51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti47__cr51) = drate_dT;

    rate_n_ti48__ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti48__ti49) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti48__ti49) = drate_dT;

    rate_p_ti48__v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti48__v49) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti48__v49) = drate_dT;

    rate_he4_ti48__cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti48__cr52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti48__cr52) = drate_dT;

    rate_n_ti49__ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti49__ti50) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti49__ti50) = drate_dT;

    rate_p_ti49__v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti49__v50) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti49__v50) = drate_dT;

    rate_he4_ti49__cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti49__cr53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti49__cr53) = drate_dT;

    rate_n_ti50__ti51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti50__ti51) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti50__ti51) = drate_dT;

    rate_p_ti50__v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti50__v51) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti50__v51) = drate_dT;

    rate_he4_ti50__cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti50__cr54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti50__cr54) = drate_dT;

    rate_p_ti51__v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti51__v52) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti51__v52) = drate_dT;

    rate_n_v46__v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v46__v47) = rate;
    rate_eval.dscreened_rates_dT(k_n_v46__v47) = drate_dT;

    rate_he4_v46__mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v46__mn50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v46__mn50) = drate_dT;

    rate_n_v47__v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v47__v48) = rate;
    rate_eval.dscreened_rates_dT(k_n_v47__v48) = drate_dT;

    rate_p_v47__cr48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v47__cr48) = rate;
    rate_eval.dscreened_rates_dT(k_p_v47__cr48) = drate_dT;

    rate_he4_v47__mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v47__mn51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v47__mn51) = drate_dT;

    rate_n_v48__v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v48__v49) = rate;
    rate_eval.dscreened_rates_dT(k_n_v48__v49) = drate_dT;

    rate_p_v48__cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v48__cr49) = rate;
    rate_eval.dscreened_rates_dT(k_p_v48__cr49) = drate_dT;

    rate_he4_v48__mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v48__mn52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v48__mn52) = drate_dT;

    rate_n_v49__v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v49__v50) = rate;
    rate_eval.dscreened_rates_dT(k_n_v49__v50) = drate_dT;

    rate_p_v49__cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v49__cr50) = rate;
    rate_eval.dscreened_rates_dT(k_p_v49__cr50) = drate_dT;

    rate_he4_v49__mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v49__mn53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v49__mn53) = drate_dT;

    rate_n_v50__v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v50__v51) = rate;
    rate_eval.dscreened_rates_dT(k_n_v50__v51) = drate_dT;

    rate_p_v50__cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v50__cr51) = rate;
    rate_eval.dscreened_rates_dT(k_p_v50__cr51) = drate_dT;

    rate_he4_v50__mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v50__mn54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v50__mn54) = drate_dT;

    rate_n_v51__v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v51__v52) = rate;
    rate_eval.dscreened_rates_dT(k_n_v51__v52) = drate_dT;

    rate_p_v51__cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v51__cr52) = rate;
    rate_eval.dscreened_rates_dT(k_p_v51__cr52) = drate_dT;

    rate_he4_v51__mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v51__mn55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v51__mn55) = drate_dT;

    rate_p_v52__cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v52__cr53) = rate;
    rate_eval.dscreened_rates_dT(k_p_v52__cr53) = drate_dT;

    rate_n_cr48__cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr48__cr49) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr48__cr49) = drate_dT;

    rate_he4_cr48__fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr48__fe52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr48__fe52) = drate_dT;

    rate_n_cr49__cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr49__cr50) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr49__cr50) = drate_dT;

    rate_p_cr49__mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr49__mn50) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr49__mn50) = drate_dT;

    rate_he4_cr49__fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr49__fe53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr49__fe53) = drate_dT;

    rate_n_cr50__cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr50__cr51) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr50__cr51) = drate_dT;

    rate_p_cr50__mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr50__mn51) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr50__mn51) = drate_dT;

    rate_he4_cr50__fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr50__fe54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr50__fe54) = drate_dT;

    rate_n_cr51__cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr51__cr52) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr51__cr52) = drate_dT;

    rate_p_cr51__mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr51__mn52) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr51__mn52) = drate_dT;

    rate_he4_cr51__fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr51__fe55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr51__fe55) = drate_dT;

    rate_n_cr52__cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr52__cr53) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr52__cr53) = drate_dT;

    rate_p_cr52__mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr52__mn53) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr52__mn53) = drate_dT;

    rate_he4_cr52__fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr52__fe56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr52__fe56) = drate_dT;

    rate_n_cr53__cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr53__cr54) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr53__cr54) = drate_dT;

    rate_p_cr53__mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr53__mn54) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr53__mn54) = drate_dT;

    rate_he4_cr53__fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr53__fe57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr53__fe57) = drate_dT;

    rate_p_cr54__mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr54__mn55) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr54__mn55) = drate_dT;

    rate_he4_cr54__fe58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr54__fe58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr54__fe58) = drate_dT;

    rate_n_mn50__mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn50__mn51) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn50__mn51) = drate_dT;

    rate_he4_mn50__co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn50__co54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn50__co54) = drate_dT;

    rate_n_mn51__mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn51__mn52) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn51__mn52) = drate_dT;

    rate_p_mn51__fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn51__fe52) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn51__fe52) = drate_dT;

    rate_he4_mn51__co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn51__co55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn51__co55) = drate_dT;

    rate_n_mn52__mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn52__mn53) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn52__mn53) = drate_dT;

    rate_p_mn52__fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn52__fe53) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn52__fe53) = drate_dT;

    rate_he4_mn52__co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn52__co56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn52__co56) = drate_dT;

    rate_n_mn53__mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn53__mn54) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn53__mn54) = drate_dT;

    rate_p_mn53__fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn53__fe54) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn53__fe54) = drate_dT;

    rate_he4_mn53__co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn53__co57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn53__co57) = drate_dT;

    rate_n_mn54__mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn54__mn55) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn54__mn55) = drate_dT;

    rate_p_mn54__fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn54__fe55) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn54__fe55) = drate_dT;

    rate_he4_mn54__co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn54__co58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn54__co58) = drate_dT;

    rate_p_mn55__fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn55__fe56) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn55__fe56) = drate_dT;

    rate_he4_mn55__co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn55__co59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn55__co59) = drate_dT;

    rate_n_fe52__fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe52__fe53) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe52__fe53) = drate_dT;

    rate_p_fe52__co53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe52__co53) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe52__co53) = drate_dT;

    rate_he4_fe52__ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe52__ni56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe52__ni56) = drate_dT;

    rate_n_fe53__fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe53__fe54) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe53__fe54) = drate_dT;

    rate_p_fe53__co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe53__co54) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe53__co54) = drate_dT;

    rate_he4_fe53__ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe53__ni57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe53__ni57) = drate_dT;

    rate_n_fe54__fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe54__fe55) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe54__fe55) = drate_dT;

    rate_p_fe54__co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe54__co55) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe54__co55) = drate_dT;

    rate_he4_fe54__ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe54__ni58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe54__ni58) = drate_dT;

    rate_n_fe55__fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe55__fe56) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe55__fe56) = drate_dT;

    rate_p_fe55__co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe55__co56) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe55__co56) = drate_dT;

    rate_he4_fe55__ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe55__ni59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe55__ni59) = drate_dT;

    rate_n_fe56__fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe56__fe57) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe56__fe57) = drate_dT;

    rate_p_fe56__co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe56__co57) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe56__co57) = drate_dT;

    rate_he4_fe56__ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe56__ni60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe56__ni60) = drate_dT;

    rate_n_fe57__fe58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe57__fe58) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe57__fe58) = drate_dT;

    rate_p_fe57__co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe57__co58) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe57__co58) = drate_dT;

    rate_he4_fe57__ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe57__ni61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe57__ni61) = drate_dT;

    rate_p_fe58__co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe58__co59) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe58__co59) = drate_dT;

    rate_he4_fe58__ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe58__ni62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe58__ni62) = drate_dT;

    rate_n_co53__co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co53__co54) = rate;
    rate_eval.dscreened_rates_dT(k_n_co53__co54) = drate_dT;

    rate_he4_co53__cu57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co53__cu57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co53__cu57) = drate_dT;

    rate_n_co54__co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co54__co55) = rate;
    rate_eval.dscreened_rates_dT(k_n_co54__co55) = drate_dT;

    rate_he4_co54__cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co54__cu58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co54__cu58) = drate_dT;

    rate_n_co55__co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co55__co56) = rate;
    rate_eval.dscreened_rates_dT(k_n_co55__co56) = drate_dT;

    rate_p_co55__ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co55__ni56) = rate;
    rate_eval.dscreened_rates_dT(k_p_co55__ni56) = drate_dT;

    rate_he4_co55__cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co55__cu59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co55__cu59) = drate_dT;

    rate_n_co56__co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co56__co57) = rate;
    rate_eval.dscreened_rates_dT(k_n_co56__co57) = drate_dT;

    rate_p_co56__ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co56__ni57) = rate;
    rate_eval.dscreened_rates_dT(k_p_co56__ni57) = drate_dT;

    rate_he4_co56__cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co56__cu60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co56__cu60) = drate_dT;

    rate_n_co57__co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co57__co58) = rate;
    rate_eval.dscreened_rates_dT(k_n_co57__co58) = drate_dT;

    rate_p_co57__ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co57__ni58) = rate;
    rate_eval.dscreened_rates_dT(k_p_co57__ni58) = drate_dT;

    rate_he4_co57__cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co57__cu61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co57__cu61) = drate_dT;

    rate_n_co58__co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co58__co59) = rate;
    rate_eval.dscreened_rates_dT(k_n_co58__co59) = drate_dT;

    rate_p_co58__ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co58__ni59) = rate;
    rate_eval.dscreened_rates_dT(k_p_co58__ni59) = drate_dT;

    rate_he4_co58__cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co58__cu62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co58__cu62) = drate_dT;

    rate_p_co59__ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co59__ni60) = rate;
    rate_eval.dscreened_rates_dT(k_p_co59__ni60) = drate_dT;

    rate_he4_co59__cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co59__cu63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co59__cu63) = drate_dT;

    rate_n_ni56__ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni56__ni57) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni56__ni57) = drate_dT;

    rate_p_ni56__cu57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni56__cu57) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni56__cu57) = drate_dT;

    rate_he4_ni56__zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni56__zn60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni56__zn60) = drate_dT;

    rate_n_ni57__ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni57__ni58) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni57__ni58) = drate_dT;

    rate_p_ni57__cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni57__cu58) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni57__cu58) = drate_dT;

    rate_he4_ni57__zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni57__zn61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni57__zn61) = drate_dT;

    rate_n_ni58__ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni58__ni59) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni58__ni59) = drate_dT;

    rate_p_ni58__cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni58__cu59) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni58__cu59) = drate_dT;

    rate_he4_ni58__zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni58__zn62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni58__zn62) = drate_dT;

    rate_n_ni59__ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni59__ni60) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni59__ni60) = drate_dT;

    rate_p_ni59__cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni59__cu60) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni59__cu60) = drate_dT;

    rate_he4_ni59__zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni59__zn63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni59__zn63) = drate_dT;

    rate_n_ni60__ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni60__ni61) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni60__ni61) = drate_dT;

    rate_p_ni60__cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni60__cu61) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni60__cu61) = drate_dT;

    rate_he4_ni60__zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni60__zn64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni60__zn64) = drate_dT;

    rate_n_ni61__ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni61__ni62) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni61__ni62) = drate_dT;

    rate_p_ni61__cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni61__cu62) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni61__cu62) = drate_dT;

    rate_he4_ni61__zn65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni61__zn65) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni61__zn65) = drate_dT;

    rate_n_ni62__ni63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni62__ni63) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni62__ni63) = drate_dT;

    rate_p_ni62__cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni62__cu63) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni62__cu63) = drate_dT;

    rate_he4_ni62__zn66(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni62__zn66) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni62__zn66) = drate_dT;

    rate_n_ni63__ni64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni63__ni64) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni63__ni64) = drate_dT;

    rate_p_ni63__cu64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni63__cu64) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni63__cu64) = drate_dT;

    rate_p_ni64__cu65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni64__cu65) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni64__cu65) = drate_dT;

    rate_n_cu57__cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu57__cu58) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu57__cu58) = drate_dT;

    rate_n_cu58__cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu58__cu59) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu58__cu59) = drate_dT;

    rate_p_cu58__zn59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu58__zn59) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu58__zn59) = drate_dT;

    rate_he4_cu58__ga62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu58__ga62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu58__ga62) = drate_dT;

    rate_n_cu59__cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu59__cu60) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu59__cu60) = drate_dT;

    rate_p_cu59__zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu59__zn60) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu59__zn60) = drate_dT;

    rate_he4_cu59__ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu59__ga63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu59__ga63) = drate_dT;

    rate_n_cu60__cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu60__cu61) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu60__cu61) = drate_dT;

    rate_p_cu60__zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu60__zn61) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu60__zn61) = drate_dT;

    rate_he4_cu60__ga64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu60__ga64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu60__ga64) = drate_dT;

    rate_n_cu61__cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu61__cu62) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu61__cu62) = drate_dT;

    rate_p_cu61__zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu61__zn62) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu61__zn62) = drate_dT;

    rate_n_cu62__cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu62__cu63) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu62__cu63) = drate_dT;

    rate_p_cu62__zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu62__zn63) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu62__zn63) = drate_dT;

    rate_n_cu63__cu64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu63__cu64) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu63__cu64) = drate_dT;

    rate_p_cu63__zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu63__zn64) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu63__zn64) = drate_dT;

    rate_n_cu64__cu65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu64__cu65) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu64__cu65) = drate_dT;

    rate_p_cu64__zn65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu64__zn65) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu64__zn65) = drate_dT;

    rate_p_cu65__zn66(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu65__zn66) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu65__zn66) = drate_dT;

    rate_n_zn59__zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn59__zn60) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn59__zn60) = drate_dT;

    rate_he4_zn59__ge63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_zn59__ge63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_zn59__ge63) = drate_dT;

    rate_n_zn60__zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn60__zn61) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn60__zn61) = drate_dT;

    rate_he4_zn60__ge64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_zn60__ge64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_zn60__ge64) = drate_dT;

    rate_n_zn61__zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn61__zn62) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn61__zn62) = drate_dT;

    rate_p_zn61__ga62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn61__ga62) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn61__ga62) = drate_dT;

    rate_n_zn62__zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn62__zn63) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn62__zn63) = drate_dT;

    rate_p_zn62__ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn62__ga63) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn62__ga63) = drate_dT;

    rate_n_zn63__zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn63__zn64) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn63__zn64) = drate_dT;

    rate_p_zn63__ga64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn63__ga64) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn63__ga64) = drate_dT;

    rate_n_zn64__zn65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn64__zn65) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn64__zn65) = drate_dT;

    rate_n_zn65__zn66(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn65__zn66) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn65__zn66) = drate_dT;

    rate_n_ga62__ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga62__ga63) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga62__ga63) = drate_dT;

    rate_p_ga62__ge63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ga62__ge63) = rate;
    rate_eval.dscreened_rates_dT(k_p_ga62__ge63) = drate_dT;

    rate_n_ga63__ga64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga63__ga64) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga63__ga64) = drate_dT;

    rate_p_ga63__ge64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ga63__ge64) = rate;
    rate_eval.dscreened_rates_dT(k_p_ga63__ge64) = drate_dT;

    rate_n_ge63__ge64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ge63__ge64) = rate;
    rate_eval.dscreened_rates_dT(k_n_ge63__ge64) = drate_dT;

    rate_d_d__n_he3(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_d__n_he3) = rate;
    rate_eval.dscreened_rates_dT(k_d_d__n_he3) = drate_dT;

    rate_n_he3__d_d(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_he3__d_d) = rate;
    rate_eval.dscreened_rates_dT(k_n_he3__d_d) = drate_dT;

    rate_d_he3__p_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_he3__p_he4) = rate;
    rate_eval.dscreened_rates_dT(k_d_he3__p_he4) = drate_dT;

    rate_he4_he3__p_li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_he3__p_li6) = rate;
    rate_eval.dscreened_rates_dT(k_he4_he3__p_li6) = drate_dT;

    rate_p_he4__d_he3(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_he4__d_he3) = rate;
    rate_eval.dscreened_rates_dT(k_p_he4__d_he3) = drate_dT;

    rate_he4_he4__n_be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_he4__n_be7) = rate;
    rate_eval.dscreened_rates_dT(k_he4_he4__n_be7) = drate_dT;

    rate_he4_he4__p_li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_he4__p_li7) = rate;
    rate_eval.dscreened_rates_dT(k_he4_he4__p_li7) = drate_dT;

    rate_p_li6__he4_he3(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_li6__he4_he3) = rate;
    rate_eval.dscreened_rates_dT(k_p_li6__he4_he3) = drate_dT;

    rate_d_li6__n_be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_li6__n_be7) = rate;
    rate_eval.dscreened_rates_dT(k_d_li6__n_be7) = drate_dT;

    rate_d_li6__p_li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_li6__p_li7) = rate;
    rate_eval.dscreened_rates_dT(k_d_li6__p_li7) = drate_dT;

    rate_he4_li6__p_be9(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_li6__p_be9) = rate;
    rate_eval.dscreened_rates_dT(k_he4_li6__p_be9) = drate_dT;

    rate_p_li7__n_be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_li7__n_be7) = rate;
    rate_eval.dscreened_rates_dT(k_p_li7__n_be7) = drate_dT;

    rate_p_li7__d_li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_li7__d_li6) = rate;
    rate_eval.dscreened_rates_dT(k_p_li7__d_li6) = drate_dT;

    rate_p_li7__he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_li7__he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_p_li7__he4_he4) = drate_dT;

    rate_he4_li7__n_b10(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_li7__n_b10) = rate;
    rate_eval.dscreened_rates_dT(k_he4_li7__n_b10) = drate_dT;

    rate_n_be7__p_li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_be7__p_li7) = rate;
    rate_eval.dscreened_rates_dT(k_n_be7__p_li7) = drate_dT;

    rate_n_be7__d_li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_be7__d_li6) = rate;
    rate_eval.dscreened_rates_dT(k_n_be7__d_li6) = drate_dT;

    rate_n_be7__he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_be7__he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_n_be7__he4_he4) = drate_dT;

    rate_he4_be7__p_b10(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_be7__p_b10) = rate;
    rate_eval.dscreened_rates_dT(k_he4_be7__p_b10) = drate_dT;

    rate_p_be9__he4_li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_be9__he4_li6) = rate;
    rate_eval.dscreened_rates_dT(k_p_be9__he4_li6) = drate_dT;

    rate_he4_be9__n_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_be9__n_c12) = rate;
    rate_eval.dscreened_rates_dT(k_he4_be9__n_c12) = drate_dT;

    rate_n_b10__he4_li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_b10__he4_li7) = rate;
    rate_eval.dscreened_rates_dT(k_n_b10__he4_li7) = drate_dT;

    rate_p_b10__he4_be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_b10__he4_be7) = rate;
    rate_eval.dscreened_rates_dT(k_p_b10__he4_be7) = drate_dT;

    rate_he4_b10__n_n13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_b10__n_n13) = rate;
    rate_eval.dscreened_rates_dT(k_he4_b10__n_n13) = drate_dT;

    rate_he4_b10__p_c13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_b10__p_c13) = rate;
    rate_eval.dscreened_rates_dT(k_he4_b10__p_c13) = drate_dT;

    rate_he4_b11__n_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_b11__n_n14) = rate;
    rate_eval.dscreened_rates_dT(k_he4_b11__n_n14) = drate_dT;

    rate_he4_b11__p_c14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_b11__p_c14) = rate;
    rate_eval.dscreened_rates_dT(k_he4_b11__p_c14) = drate_dT;

    rate_n_c12__he4_be9(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_c12__he4_be9) = rate;
    rate_eval.dscreened_rates_dT(k_n_c12__he4_be9) = drate_dT;

    rate_he4_c12__n_o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_c12__n_o15) = rate;
    rate_eval.dscreened_rates_dT(k_he4_c12__n_o15) = drate_dT;

    rate_he4_c12__p_n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_c12__p_n15) = rate;
    rate_eval.dscreened_rates_dT(k_he4_c12__p_n15) = drate_dT;

    rate_c12_c12__n_mg23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12_c12__n_mg23) = rate;
    rate_eval.dscreened_rates_dT(k_c12_c12__n_mg23) = drate_dT;

    rate_c12_c12__p_na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12_c12__p_na23) = rate;
    rate_eval.dscreened_rates_dT(k_c12_c12__p_na23) = drate_dT;

    rate_c12_c12__he4_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12_c12__he4_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_c12_c12__he4_ne20) = drate_dT;

    rate_p_c13__n_n13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_c13__n_n13) = rate;
    rate_eval.dscreened_rates_dT(k_p_c13__n_n13) = drate_dT;

    rate_p_c13__he4_b10(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_c13__he4_b10) = rate;
    rate_eval.dscreened_rates_dT(k_p_c13__he4_b10) = drate_dT;

    rate_d_c13__n_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_c13__n_n14) = rate;
    rate_eval.dscreened_rates_dT(k_d_c13__n_n14) = drate_dT;

    rate_he4_c13__n_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_c13__n_o16) = rate;
    rate_eval.dscreened_rates_dT(k_he4_c13__n_o16) = drate_dT;

    rate_p_c14__n_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_c14__n_n14) = rate;
    rate_eval.dscreened_rates_dT(k_p_c14__n_n14) = drate_dT;

    rate_p_c14__he4_b11(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_c14__he4_b11) = rate;
    rate_eval.dscreened_rates_dT(k_p_c14__he4_b11) = drate_dT;

    rate_d_c14__n_n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_c14__n_n15) = rate;
    rate_eval.dscreened_rates_dT(k_d_c14__n_n15) = drate_dT;

    rate_he4_c14__n_o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_c14__n_o17) = rate;
    rate_eval.dscreened_rates_dT(k_he4_c14__n_o17) = drate_dT;

    rate_n_n13__p_c13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n13__p_c13) = rate;
    rate_eval.dscreened_rates_dT(k_n_n13__p_c13) = drate_dT;

    rate_n_n13__he4_b10(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n13__he4_b10) = rate;
    rate_eval.dscreened_rates_dT(k_n_n13__he4_b10) = drate_dT;

    rate_he4_n13__p_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_n13__p_o16) = rate;
    rate_eval.dscreened_rates_dT(k_he4_n13__p_o16) = drate_dT;

    rate_n_n14__p_c14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n14__p_c14) = rate;
    rate_eval.dscreened_rates_dT(k_n_n14__p_c14) = drate_dT;

    rate_n_n14__d_c13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n14__d_c13) = rate;
    rate_eval.dscreened_rates_dT(k_n_n14__d_c13) = drate_dT;

    rate_n_n14__he4_b11(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n14__he4_b11) = rate;
    rate_eval.dscreened_rates_dT(k_n_n14__he4_b11) = drate_dT;

    rate_p_n14__n_o14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_n14__n_o14) = rate;
    rate_eval.dscreened_rates_dT(k_p_n14__n_o14) = drate_dT;

    rate_he4_n14__n_f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_n14__n_f17) = rate;
    rate_eval.dscreened_rates_dT(k_he4_n14__n_f17) = drate_dT;

    rate_he4_n14__p_o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_n14__p_o17) = rate;
    rate_eval.dscreened_rates_dT(k_he4_n14__p_o17) = drate_dT;

    rate_n_n15__d_c14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_n15__d_c14) = rate;
    rate_eval.dscreened_rates_dT(k_n_n15__d_c14) = drate_dT;

    rate_p_n15__n_o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_n15__n_o15) = rate;
    rate_eval.dscreened_rates_dT(k_p_n15__n_o15) = drate_dT;

    rate_p_n15__he4_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_n15__he4_c12) = rate;
    rate_eval.dscreened_rates_dT(k_p_n15__he4_c12) = drate_dT;

    rate_he4_n15__n_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_n15__n_f18) = rate;
    rate_eval.dscreened_rates_dT(k_he4_n15__n_f18) = drate_dT;

    rate_he4_n15__p_o18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_n15__p_o18) = rate;
    rate_eval.dscreened_rates_dT(k_he4_n15__p_o18) = drate_dT;

    rate_n_o14__p_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o14__p_n14) = rate;
    rate_eval.dscreened_rates_dT(k_n_o14__p_n14) = drate_dT;

    rate_he4_o14__p_f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o14__p_f17) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o14__p_f17) = drate_dT;

    rate_n_o15__p_n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o15__p_n15) = rate;
    rate_eval.dscreened_rates_dT(k_n_o15__p_n15) = drate_dT;

    rate_n_o15__he4_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o15__he4_c12) = rate;
    rate_eval.dscreened_rates_dT(k_n_o15__he4_c12) = drate_dT;

    rate_he4_o15__n_ne18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o15__n_ne18) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o15__n_ne18) = drate_dT;

    rate_he4_o15__p_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o15__p_f18) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o15__p_f18) = drate_dT;

    rate_n_o16__he4_c13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o16__he4_c13) = rate;
    rate_eval.dscreened_rates_dT(k_n_o16__he4_c13) = drate_dT;

    rate_p_o16__he4_n13(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o16__he4_n13) = rate;
    rate_eval.dscreened_rates_dT(k_p_o16__he4_n13) = drate_dT;

    rate_he4_o16__n_ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o16__n_ne19) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o16__n_ne19) = drate_dT;

    rate_he4_o16__p_f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o16__p_f19) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o16__p_f19) = drate_dT;

    rate_c12_o16__p_al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12_o16__p_al27) = rate;
    rate_eval.dscreened_rates_dT(k_c12_o16__p_al27) = drate_dT;

    rate_c12_o16__he4_mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12_o16__he4_mg24) = rate;
    rate_eval.dscreened_rates_dT(k_c12_o16__he4_mg24) = drate_dT;

    rate_o16_o16__p_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o16_o16__p_p31) = rate;
    rate_eval.dscreened_rates_dT(k_o16_o16__p_p31) = drate_dT;

    rate_o16_o16__he4_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_o16_o16__he4_si28) = rate;
    rate_eval.dscreened_rates_dT(k_o16_o16__he4_si28) = drate_dT;

    rate_n_o17__he4_c14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_o17__he4_c14) = rate;
    rate_eval.dscreened_rates_dT(k_n_o17__he4_c14) = drate_dT;

    rate_p_o17__n_f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o17__n_f17) = rate;
    rate_eval.dscreened_rates_dT(k_p_o17__n_f17) = drate_dT;

    rate_p_o17__he4_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o17__he4_n14) = rate;
    rate_eval.dscreened_rates_dT(k_p_o17__he4_n14) = drate_dT;

    rate_he4_o17__n_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o17__n_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o17__n_ne20) = drate_dT;

    rate_p_o18__n_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o18__n_f18) = rate;
    rate_eval.dscreened_rates_dT(k_p_o18__n_f18) = drate_dT;

    rate_p_o18__he4_n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_o18__he4_n15) = rate;
    rate_eval.dscreened_rates_dT(k_p_o18__he4_n15) = drate_dT;

    rate_he4_o18__n_ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_o18__n_ne21) = rate;
    rate_eval.dscreened_rates_dT(k_he4_o18__n_ne21) = drate_dT;

    rate_n_f17__p_o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_f17__p_o17) = rate;
    rate_eval.dscreened_rates_dT(k_n_f17__p_o17) = drate_dT;

    rate_n_f17__he4_n14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_f17__he4_n14) = rate;
    rate_eval.dscreened_rates_dT(k_n_f17__he4_n14) = drate_dT;

    rate_p_f17__he4_o14(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f17__he4_o14) = rate;
    rate_eval.dscreened_rates_dT(k_p_f17__he4_o14) = drate_dT;

    rate_he4_f17__p_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f17__p_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f17__p_ne20) = drate_dT;

    rate_n_f18__p_o18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_f18__p_o18) = rate;
    rate_eval.dscreened_rates_dT(k_n_f18__p_o18) = drate_dT;

    rate_n_f18__he4_n15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_f18__he4_n15) = rate;
    rate_eval.dscreened_rates_dT(k_n_f18__he4_n15) = drate_dT;

    rate_p_f18__n_ne18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f18__n_ne18) = rate;
    rate_eval.dscreened_rates_dT(k_p_f18__n_ne18) = drate_dT;

    rate_p_f18__he4_o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f18__he4_o15) = rate;
    rate_eval.dscreened_rates_dT(k_p_f18__he4_o15) = drate_dT;

    rate_he4_f18__n_na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f18__n_na21) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f18__n_na21) = drate_dT;

    rate_he4_f18__p_ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f18__p_ne21) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f18__p_ne21) = drate_dT;

    rate_p_f19__n_ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f19__n_ne19) = rate;
    rate_eval.dscreened_rates_dT(k_p_f19__n_ne19) = drate_dT;

    rate_p_f19__he4_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_f19__he4_o16) = rate;
    rate_eval.dscreened_rates_dT(k_p_f19__he4_o16) = drate_dT;

    rate_he4_f19__n_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f19__n_na22) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f19__n_na22) = drate_dT;

    rate_he4_f19__p_ne22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_f19__p_ne22) = rate;
    rate_eval.dscreened_rates_dT(k_he4_f19__p_ne22) = drate_dT;

    rate_n_ne18__p_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne18__p_f18) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne18__p_f18) = drate_dT;

    rate_n_ne18__he4_o15(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne18__he4_o15) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne18__he4_o15) = drate_dT;

    rate_he4_ne18__p_na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne18__p_na21) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne18__p_na21) = drate_dT;

    rate_n_ne19__p_f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne19__p_f19) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne19__p_f19) = drate_dT;

    rate_n_ne19__he4_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne19__he4_o16) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne19__he4_o16) = drate_dT;

    rate_he4_ne19__p_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne19__p_na22) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne19__p_na22) = drate_dT;

    rate_n_ne20__he4_o17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne20__he4_o17) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne20__he4_o17) = drate_dT;

    rate_p_ne20__he4_f17(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne20__he4_f17) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne20__he4_f17) = drate_dT;

    rate_he4_ne20__n_mg23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne20__n_mg23) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne20__n_mg23) = drate_dT;

    rate_he4_ne20__p_na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne20__p_na23) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne20__p_na23) = drate_dT;

    rate_he4_ne20__c12_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne20__c12_c12) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne20__c12_c12) = drate_dT;

    rate_c12_ne20__p_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12_ne20__p_p31) = rate;
    rate_eval.dscreened_rates_dT(k_c12_ne20__p_p31) = drate_dT;

    rate_c12_ne20__he4_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_c12_ne20__he4_si28) = rate;
    rate_eval.dscreened_rates_dT(k_c12_ne20__he4_si28) = drate_dT;

    rate_n_ne21__he4_o18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ne21__he4_o18) = rate;
    rate_eval.dscreened_rates_dT(k_n_ne21__he4_o18) = drate_dT;

    rate_p_ne21__n_na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne21__n_na21) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne21__n_na21) = drate_dT;

    rate_p_ne21__he4_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne21__he4_f18) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne21__he4_f18) = drate_dT;

    rate_he4_ne21__n_mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne21__n_mg24) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne21__n_mg24) = drate_dT;

    rate_p_ne22__n_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne22__n_na22) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne22__n_na22) = drate_dT;

    rate_p_ne22__he4_f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ne22__he4_f19) = rate;
    rate_eval.dscreened_rates_dT(k_p_ne22__he4_f19) = drate_dT;

    rate_he4_ne22__n_mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ne22__n_mg25) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ne22__n_mg25) = drate_dT;

    rate_n_na21__p_ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_na21__p_ne21) = rate;
    rate_eval.dscreened_rates_dT(k_n_na21__p_ne21) = drate_dT;

    rate_n_na21__he4_f18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_na21__he4_f18) = rate;
    rate_eval.dscreened_rates_dT(k_n_na21__he4_f18) = drate_dT;

    rate_p_na21__he4_ne18(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_na21__he4_ne18) = rate;
    rate_eval.dscreened_rates_dT(k_p_na21__he4_ne18) = drate_dT;

    rate_he4_na21__p_mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na21__p_mg24) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na21__p_mg24) = drate_dT;

    rate_n_na22__p_ne22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_na22__p_ne22) = rate;
    rate_eval.dscreened_rates_dT(k_n_na22__p_ne22) = drate_dT;

    rate_n_na22__he4_f19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_na22__he4_f19) = rate;
    rate_eval.dscreened_rates_dT(k_n_na22__he4_f19) = drate_dT;

    rate_p_na22__he4_ne19(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_na22__he4_ne19) = rate;
    rate_eval.dscreened_rates_dT(k_p_na22__he4_ne19) = drate_dT;

    rate_he4_na22__n_al25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na22__n_al25) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na22__n_al25) = drate_dT;

    rate_he4_na22__p_mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na22__p_mg25) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na22__p_mg25) = drate_dT;

    rate_p_na23__n_mg23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_na23__n_mg23) = rate;
    rate_eval.dscreened_rates_dT(k_p_na23__n_mg23) = drate_dT;

    rate_p_na23__he4_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_na23__he4_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_p_na23__he4_ne20) = drate_dT;

    rate_p_na23__c12_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_na23__c12_c12) = rate;
    rate_eval.dscreened_rates_dT(k_p_na23__c12_c12) = drate_dT;

    rate_he4_na23__n_al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na23__n_al26) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na23__n_al26) = drate_dT;

    rate_he4_na23__p_mg26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_na23__p_mg26) = rate;
    rate_eval.dscreened_rates_dT(k_he4_na23__p_mg26) = drate_dT;

    rate_n_mg23__p_na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg23__p_na23) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg23__p_na23) = drate_dT;

    rate_n_mg23__he4_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg23__he4_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg23__he4_ne20) = drate_dT;

    rate_n_mg23__c12_c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg23__c12_c12) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg23__c12_c12) = drate_dT;

    rate_he4_mg23__p_al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg23__p_al26) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg23__p_al26) = drate_dT;

    rate_n_mg24__he4_ne21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg24__he4_ne21) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg24__he4_ne21) = drate_dT;

    rate_p_mg24__he4_na21(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg24__he4_na21) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg24__he4_na21) = drate_dT;

    rate_he4_mg24__p_al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg24__p_al27) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg24__p_al27) = drate_dT;

    rate_he4_mg24__c12_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg24__c12_o16) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg24__c12_o16) = drate_dT;

    rate_n_mg25__he4_ne22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mg25__he4_ne22) = rate;
    rate_eval.dscreened_rates_dT(k_n_mg25__he4_ne22) = drate_dT;

    rate_p_mg25__n_al25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg25__n_al25) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg25__n_al25) = drate_dT;

    rate_p_mg25__he4_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg25__he4_na22) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg25__he4_na22) = drate_dT;

    rate_he4_mg25__n_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg25__n_si28) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg25__n_si28) = drate_dT;

    rate_p_mg26__n_al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg26__n_al26) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg26__n_al26) = drate_dT;

    rate_p_mg26__he4_na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mg26__he4_na23) = rate;
    rate_eval.dscreened_rates_dT(k_p_mg26__he4_na23) = drate_dT;

    rate_he4_mg26__n_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mg26__n_si29) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mg26__n_si29) = drate_dT;

    rate_n_al25__p_mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_al25__p_mg25) = rate;
    rate_eval.dscreened_rates_dT(k_n_al25__p_mg25) = drate_dT;

    rate_n_al25__he4_na22(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_al25__he4_na22) = rate;
    rate_eval.dscreened_rates_dT(k_n_al25__he4_na22) = drate_dT;

    rate_he4_al25__p_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al25__p_si28) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al25__p_si28) = drate_dT;

    rate_n_al26__p_mg26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_al26__p_mg26) = rate;
    rate_eval.dscreened_rates_dT(k_n_al26__p_mg26) = drate_dT;

    rate_n_al26__he4_na23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_al26__he4_na23) = rate;
    rate_eval.dscreened_rates_dT(k_n_al26__he4_na23) = drate_dT;

    rate_p_al26__he4_mg23(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_al26__he4_mg23) = rate;
    rate_eval.dscreened_rates_dT(k_p_al26__he4_mg23) = drate_dT;

    rate_he4_al26__n_p29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al26__n_p29) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al26__n_p29) = drate_dT;

    rate_he4_al26__p_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al26__p_si29) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al26__p_si29) = drate_dT;

    rate_p_al27__he4_mg24(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_al27__he4_mg24) = rate;
    rate_eval.dscreened_rates_dT(k_p_al27__he4_mg24) = drate_dT;

    rate_p_al27__c12_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_al27__c12_o16) = rate;
    rate_eval.dscreened_rates_dT(k_p_al27__c12_o16) = drate_dT;

    rate_he4_al27__n_p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al27__n_p30) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al27__n_p30) = drate_dT;

    rate_he4_al27__p_si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_al27__p_si30) = rate;
    rate_eval.dscreened_rates_dT(k_he4_al27__p_si30) = drate_dT;

    rate_n_si28__he4_mg25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_si28__he4_mg25) = rate;
    rate_eval.dscreened_rates_dT(k_n_si28__he4_mg25) = drate_dT;

    rate_p_si28__he4_al25(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si28__he4_al25) = rate;
    rate_eval.dscreened_rates_dT(k_p_si28__he4_al25) = drate_dT;

    rate_he4_si28__p_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si28__p_p31) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si28__p_p31) = drate_dT;

    rate_he4_si28__c12_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si28__c12_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si28__c12_ne20) = drate_dT;

    rate_he4_si28__o16_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si28__o16_o16) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si28__o16_o16) = drate_dT;

    rate_n_si29__he4_mg26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_si29__he4_mg26) = rate;
    rate_eval.dscreened_rates_dT(k_n_si29__he4_mg26) = drate_dT;

    rate_p_si29__n_p29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si29__n_p29) = rate;
    rate_eval.dscreened_rates_dT(k_p_si29__n_p29) = drate_dT;

    rate_p_si29__he4_al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si29__he4_al26) = rate;
    rate_eval.dscreened_rates_dT(k_p_si29__he4_al26) = drate_dT;

    rate_he4_si29__n_s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si29__n_s32) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si29__n_s32) = drate_dT;

    rate_he4_si29__p_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si29__p_p32) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si29__p_p32) = drate_dT;

    rate_p_si30__n_p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si30__n_p30) = rate;
    rate_eval.dscreened_rates_dT(k_p_si30__n_p30) = drate_dT;

    rate_p_si30__he4_al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si30__he4_al27) = rate;
    rate_eval.dscreened_rates_dT(k_p_si30__he4_al27) = drate_dT;

    rate_he4_si30__n_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si30__n_s33) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si30__n_s33) = drate_dT;

    rate_he4_si30__p_p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si30__p_p33) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si30__p_p33) = drate_dT;

    rate_p_si31__n_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si31__n_p31) = rate;
    rate_eval.dscreened_rates_dT(k_p_si31__n_p31) = drate_dT;

    rate_he4_si31__n_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si31__n_s34) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si31__n_s34) = drate_dT;

    rate_p_si32__n_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_si32__n_p32) = rate;
    rate_eval.dscreened_rates_dT(k_p_si32__n_p32) = drate_dT;

    rate_he4_si32__n_s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_si32__n_s35) = rate;
    rate_eval.dscreened_rates_dT(k_he4_si32__n_s35) = drate_dT;

    rate_n_p29__p_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p29__p_si29) = rate;
    rate_eval.dscreened_rates_dT(k_n_p29__p_si29) = drate_dT;

    rate_n_p29__he4_al26(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p29__he4_al26) = rate;
    rate_eval.dscreened_rates_dT(k_n_p29__he4_al26) = drate_dT;

    rate_he4_p29__p_s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p29__p_s32) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p29__p_s32) = drate_dT;

    rate_n_p30__p_si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p30__p_si30) = rate;
    rate_eval.dscreened_rates_dT(k_n_p30__p_si30) = drate_dT;

    rate_n_p30__he4_al27(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p30__he4_al27) = rate;
    rate_eval.dscreened_rates_dT(k_n_p30__he4_al27) = drate_dT;

    rate_he4_p30__n_cl33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p30__n_cl33) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p30__n_cl33) = drate_dT;

    rate_he4_p30__p_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p30__p_s33) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p30__p_s33) = drate_dT;

    rate_n_p31__p_si31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p31__p_si31) = rate;
    rate_eval.dscreened_rates_dT(k_n_p31__p_si31) = drate_dT;

    rate_p_p31__he4_si28(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p31__he4_si28) = rate;
    rate_eval.dscreened_rates_dT(k_p_p31__he4_si28) = drate_dT;

    rate_p_p31__c12_ne20(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p31__c12_ne20) = rate;
    rate_eval.dscreened_rates_dT(k_p_p31__c12_ne20) = drate_dT;

    rate_p_p31__o16_o16(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p31__o16_o16) = rate;
    rate_eval.dscreened_rates_dT(k_p_p31__o16_o16) = drate_dT;

    rate_he4_p31__n_cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p31__n_cl34) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p31__n_cl34) = drate_dT;

    rate_he4_p31__p_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p31__p_s34) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p31__p_s34) = drate_dT;

    rate_n_p32__p_si32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p32__p_si32) = rate;
    rate_eval.dscreened_rates_dT(k_n_p32__p_si32) = drate_dT;

    rate_p_p32__n_s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p32__n_s32) = rate;
    rate_eval.dscreened_rates_dT(k_p_p32__n_s32) = drate_dT;

    rate_p_p32__he4_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p32__he4_si29) = rate;
    rate_eval.dscreened_rates_dT(k_p_p32__he4_si29) = drate_dT;

    rate_he4_p32__n_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p32__n_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p32__n_cl35) = drate_dT;

    rate_he4_p32__p_s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p32__p_s35) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p32__p_s35) = drate_dT;

    rate_p_p33__n_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p33__n_s33) = rate;
    rate_eval.dscreened_rates_dT(k_p_p33__n_s33) = drate_dT;

    rate_p_p33__he4_si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p33__he4_si30) = rate;
    rate_eval.dscreened_rates_dT(k_p_p33__he4_si30) = drate_dT;

    rate_he4_p33__n_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p33__n_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p33__n_cl36) = drate_dT;

    rate_he4_p33__p_s36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_p33__p_s36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_p33__p_s36) = drate_dT;

    rate_n_s32__p_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s32__p_p32) = rate;
    rate_eval.dscreened_rates_dT(k_n_s32__p_p32) = drate_dT;

    rate_n_s32__he4_si29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s32__he4_si29) = rate;
    rate_eval.dscreened_rates_dT(k_n_s32__he4_si29) = drate_dT;

    rate_p_s32__he4_p29(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s32__he4_p29) = rate;
    rate_eval.dscreened_rates_dT(k_p_s32__he4_p29) = drate_dT;

    rate_he4_s32__p_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s32__p_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s32__p_cl35) = drate_dT;

    rate_n_s33__p_p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s33__p_p33) = rate;
    rate_eval.dscreened_rates_dT(k_n_s33__p_p33) = drate_dT;

    rate_n_s33__he4_si30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s33__he4_si30) = rate;
    rate_eval.dscreened_rates_dT(k_n_s33__he4_si30) = drate_dT;

    rate_p_s33__n_cl33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s33__n_cl33) = rate;
    rate_eval.dscreened_rates_dT(k_p_s33__n_cl33) = drate_dT;

    rate_p_s33__he4_p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s33__he4_p30) = rate;
    rate_eval.dscreened_rates_dT(k_p_s33__he4_p30) = drate_dT;

    rate_he4_s33__n_ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s33__n_ar36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s33__n_ar36) = drate_dT;

    rate_he4_s33__p_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s33__p_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s33__p_cl36) = drate_dT;

    rate_n_s34__he4_si31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s34__he4_si31) = rate;
    rate_eval.dscreened_rates_dT(k_n_s34__he4_si31) = drate_dT;

    rate_p_s34__n_cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s34__n_cl34) = rate;
    rate_eval.dscreened_rates_dT(k_p_s34__n_cl34) = drate_dT;

    rate_p_s34__he4_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s34__he4_p31) = rate;
    rate_eval.dscreened_rates_dT(k_p_s34__he4_p31) = drate_dT;

    rate_he4_s34__n_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s34__n_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s34__n_ar37) = drate_dT;

    rate_he4_s34__p_cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s34__p_cl37) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s34__p_cl37) = drate_dT;

    rate_n_s35__he4_si32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_s35__he4_si32) = rate;
    rate_eval.dscreened_rates_dT(k_n_s35__he4_si32) = drate_dT;

    rate_p_s35__n_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s35__n_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_p_s35__n_cl35) = drate_dT;

    rate_p_s35__he4_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s35__he4_p32) = rate;
    rate_eval.dscreened_rates_dT(k_p_s35__he4_p32) = drate_dT;

    rate_he4_s35__n_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s35__n_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s35__n_ar38) = drate_dT;

    rate_p_s36__n_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s36__n_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_p_s36__n_cl36) = drate_dT;

    rate_p_s36__he4_p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_s36__he4_p33) = rate;
    rate_eval.dscreened_rates_dT(k_p_s36__he4_p33) = drate_dT;

    rate_he4_s36__n_ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_s36__n_ar39) = rate;
    rate_eval.dscreened_rates_dT(k_he4_s36__n_ar39) = drate_dT;

    rate_n_cl33__p_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl33__p_s33) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl33__p_s33) = drate_dT;

    rate_n_cl33__he4_p30(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl33__he4_p30) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl33__he4_p30) = drate_dT;

    rate_he4_cl33__p_ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl33__p_ar36) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl33__p_ar36) = drate_dT;

    rate_n_cl34__p_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl34__p_s34) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl34__p_s34) = drate_dT;

    rate_n_cl34__he4_p31(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl34__he4_p31) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl34__he4_p31) = drate_dT;

    rate_he4_cl34__n_k37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl34__n_k37) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl34__n_k37) = drate_dT;

    rate_he4_cl34__p_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl34__p_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl34__p_ar37) = drate_dT;

    rate_n_cl35__p_s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl35__p_s35) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl35__p_s35) = drate_dT;

    rate_n_cl35__he4_p32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl35__he4_p32) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl35__he4_p32) = drate_dT;

    rate_p_cl35__he4_s32(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl35__he4_s32) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl35__he4_s32) = drate_dT;

    rate_he4_cl35__n_k38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl35__n_k38) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl35__n_k38) = drate_dT;

    rate_he4_cl35__p_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl35__p_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl35__p_ar38) = drate_dT;

    rate_n_cl36__p_s36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl36__p_s36) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl36__p_s36) = drate_dT;

    rate_n_cl36__he4_p33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cl36__he4_p33) = rate;
    rate_eval.dscreened_rates_dT(k_n_cl36__he4_p33) = drate_dT;

    rate_p_cl36__n_ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl36__n_ar36) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl36__n_ar36) = drate_dT;

    rate_p_cl36__he4_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl36__he4_s33) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl36__he4_s33) = drate_dT;

    rate_he4_cl36__n_k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl36__n_k39) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl36__n_k39) = drate_dT;

    rate_he4_cl36__p_ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl36__p_ar39) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl36__p_ar39) = drate_dT;

    rate_p_cl37__n_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl37__n_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl37__n_ar37) = drate_dT;

    rate_p_cl37__he4_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cl37__he4_s34) = rate;
    rate_eval.dscreened_rates_dT(k_p_cl37__he4_s34) = drate_dT;

    rate_he4_cl37__n_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl37__n_k40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl37__n_k40) = drate_dT;

    rate_he4_cl37__p_ar40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cl37__p_ar40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cl37__p_ar40) = drate_dT;

    rate_n_ar36__p_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar36__p_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar36__p_cl36) = drate_dT;

    rate_n_ar36__he4_s33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar36__he4_s33) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar36__he4_s33) = drate_dT;

    rate_p_ar36__he4_cl33(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar36__he4_cl33) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar36__he4_cl33) = drate_dT;

    rate_he4_ar36__p_k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar36__p_k39) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar36__p_k39) = drate_dT;

    rate_n_ar37__p_cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar37__p_cl37) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar37__p_cl37) = drate_dT;

    rate_n_ar37__he4_s34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar37__he4_s34) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar37__he4_s34) = drate_dT;

    rate_p_ar37__n_k37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar37__n_k37) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar37__n_k37) = drate_dT;

    rate_p_ar37__he4_cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar37__he4_cl34) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar37__he4_cl34) = drate_dT;

    rate_he4_ar37__n_ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar37__n_ca40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar37__n_ca40) = drate_dT;

    rate_he4_ar37__p_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar37__p_k40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar37__p_k40) = drate_dT;

    rate_n_ar38__he4_s35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar38__he4_s35) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar38__he4_s35) = drate_dT;

    rate_p_ar38__n_k38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar38__n_k38) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar38__n_k38) = drate_dT;

    rate_p_ar38__he4_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar38__he4_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar38__he4_cl35) = drate_dT;

    rate_he4_ar38__n_ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar38__n_ca41) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar38__n_ca41) = drate_dT;

    rate_he4_ar38__p_k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar38__p_k41) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar38__p_k41) = drate_dT;

    rate_n_ar39__he4_s36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ar39__he4_s36) = rate;
    rate_eval.dscreened_rates_dT(k_n_ar39__he4_s36) = drate_dT;

    rate_p_ar39__n_k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar39__n_k39) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar39__n_k39) = drate_dT;

    rate_p_ar39__he4_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar39__he4_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar39__he4_cl36) = drate_dT;

    rate_he4_ar39__n_ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar39__n_ca42) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar39__n_ca42) = drate_dT;

    rate_p_ar40__n_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar40__n_k40) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar40__n_k40) = drate_dT;

    rate_p_ar40__he4_cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ar40__he4_cl37) = rate;
    rate_eval.dscreened_rates_dT(k_p_ar40__he4_cl37) = drate_dT;

    rate_he4_ar40__n_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ar40__n_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ar40__n_ca43) = drate_dT;

    rate_n_k37__p_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k37__p_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_n_k37__p_ar37) = drate_dT;

    rate_n_k37__he4_cl34(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k37__he4_cl34) = rate;
    rate_eval.dscreened_rates_dT(k_n_k37__he4_cl34) = drate_dT;

    rate_he4_k37__p_ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k37__p_ca40) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k37__p_ca40) = drate_dT;

    rate_n_k38__p_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k38__p_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_n_k38__p_ar38) = drate_dT;

    rate_n_k38__he4_cl35(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k38__he4_cl35) = rate;
    rate_eval.dscreened_rates_dT(k_n_k38__he4_cl35) = drate_dT;

    rate_he4_k38__p_ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k38__p_ca41) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k38__p_ca41) = drate_dT;

    rate_n_k39__p_ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k39__p_ar39) = rate;
    rate_eval.dscreened_rates_dT(k_n_k39__p_ar39) = drate_dT;

    rate_n_k39__he4_cl36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k39__he4_cl36) = rate;
    rate_eval.dscreened_rates_dT(k_n_k39__he4_cl36) = drate_dT;

    rate_p_k39__he4_ar36(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k39__he4_ar36) = rate;
    rate_eval.dscreened_rates_dT(k_p_k39__he4_ar36) = drate_dT;

    rate_he4_k39__p_ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k39__p_ca42) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k39__p_ca42) = drate_dT;

    rate_n_k40__p_ar40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k40__p_ar40) = rate;
    rate_eval.dscreened_rates_dT(k_n_k40__p_ar40) = drate_dT;

    rate_n_k40__he4_cl37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_k40__he4_cl37) = rate;
    rate_eval.dscreened_rates_dT(k_n_k40__he4_cl37) = drate_dT;

    rate_p_k40__n_ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k40__n_ca40) = rate;
    rate_eval.dscreened_rates_dT(k_p_k40__n_ca40) = drate_dT;

    rate_p_k40__he4_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k40__he4_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_p_k40__he4_ar37) = drate_dT;

    rate_he4_k40__n_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k40__n_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k40__n_sc43) = drate_dT;

    rate_he4_k40__p_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k40__p_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k40__p_ca43) = drate_dT;

    rate_p_k41__n_ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k41__n_ca41) = rate;
    rate_eval.dscreened_rates_dT(k_p_k41__n_ca41) = drate_dT;

    rate_p_k41__he4_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_k41__he4_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_p_k41__he4_ar38) = drate_dT;

    rate_he4_k41__n_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k41__n_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k41__n_sc44) = drate_dT;

    rate_he4_k41__p_ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_k41__p_ca44) = rate;
    rate_eval.dscreened_rates_dT(k_he4_k41__p_ca44) = drate_dT;

    rate_n_ca40__p_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca40__p_k40) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca40__p_k40) = drate_dT;

    rate_n_ca40__he4_ar37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca40__he4_ar37) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca40__he4_ar37) = drate_dT;

    rate_p_ca40__he4_k37(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca40__he4_k37) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca40__he4_k37) = drate_dT;

    rate_he4_ca40__p_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca40__p_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca40__p_sc43) = drate_dT;

    rate_n_ca41__p_k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca41__p_k41) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca41__p_k41) = drate_dT;

    rate_n_ca41__he4_ar38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca41__he4_ar38) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca41__he4_ar38) = drate_dT;

    rate_p_ca41__he4_k38(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca41__he4_k38) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca41__he4_k38) = drate_dT;

    rate_he4_ca41__n_ti44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca41__n_ti44) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca41__n_ti44) = drate_dT;

    rate_he4_ca41__p_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca41__p_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca41__p_sc44) = drate_dT;

    rate_n_ca42__he4_ar39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca42__he4_ar39) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca42__he4_ar39) = drate_dT;

    rate_p_ca42__he4_k39(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca42__he4_k39) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca42__he4_k39) = drate_dT;

    rate_he4_ca42__n_ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca42__n_ti45) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca42__n_ti45) = drate_dT;

    rate_he4_ca42__p_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca42__p_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca42__p_sc45) = drate_dT;

    rate_n_ca43__he4_ar40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ca43__he4_ar40) = rate;
    rate_eval.dscreened_rates_dT(k_n_ca43__he4_ar40) = drate_dT;

    rate_p_ca43__n_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca43__n_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca43__n_sc43) = drate_dT;

    rate_p_ca43__he4_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca43__he4_k40) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca43__he4_k40) = drate_dT;

    rate_he4_ca43__n_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca43__n_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca43__n_ti46) = drate_dT;

    rate_he4_ca43__p_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca43__p_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca43__p_sc46) = drate_dT;

    rate_p_ca44__n_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca44__n_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca44__n_sc44) = drate_dT;

    rate_p_ca44__he4_k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca44__he4_k41) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca44__he4_k41) = drate_dT;

    rate_he4_ca44__n_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca44__n_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca44__n_ti47) = drate_dT;

    rate_he4_ca44__p_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca44__p_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca44__p_sc47) = drate_dT;

    rate_p_ca45__n_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca45__n_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca45__n_sc45) = drate_dT;

    rate_he4_ca45__n_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca45__n_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca45__n_ti48) = drate_dT;

    rate_he4_ca45__p_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca45__p_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca45__p_sc48) = drate_dT;

    rate_p_ca46__n_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca46__n_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca46__n_sc46) = drate_dT;

    rate_he4_ca46__n_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca46__n_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca46__n_ti49) = drate_dT;

    rate_he4_ca46__p_sc49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca46__p_sc49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca46__p_sc49) = drate_dT;

    rate_p_ca47__n_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca47__n_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca47__n_sc47) = drate_dT;

    rate_he4_ca47__n_ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca47__n_ti50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca47__n_ti50) = drate_dT;

    rate_p_ca48__n_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ca48__n_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_p_ca48__n_sc48) = drate_dT;

    rate_he4_ca48__n_ti51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ca48__n_ti51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ca48__n_ti51) = drate_dT;

    rate_n_sc43__p_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc43__p_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc43__p_ca43) = drate_dT;

    rate_n_sc43__he4_k40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc43__he4_k40) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc43__he4_k40) = drate_dT;

    rate_p_sc43__he4_ca40(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc43__he4_ca40) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc43__he4_ca40) = drate_dT;

    rate_he4_sc43__n_v46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc43__n_v46) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc43__n_v46) = drate_dT;

    rate_he4_sc43__p_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc43__p_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc43__p_ti46) = drate_dT;

    rate_n_sc44__p_ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc44__p_ca44) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc44__p_ca44) = drate_dT;

    rate_n_sc44__he4_k41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc44__he4_k41) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc44__he4_k41) = drate_dT;

    rate_p_sc44__n_ti44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc44__n_ti44) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc44__n_ti44) = drate_dT;

    rate_p_sc44__he4_ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc44__he4_ca41) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc44__he4_ca41) = drate_dT;

    rate_he4_sc44__n_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc44__n_v47) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc44__n_v47) = drate_dT;

    rate_he4_sc44__p_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc44__p_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc44__p_ti47) = drate_dT;

    rate_n_sc45__p_ca45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc45__p_ca45) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc45__p_ca45) = drate_dT;

    rate_p_sc45__n_ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc45__n_ti45) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc45__n_ti45) = drate_dT;

    rate_p_sc45__he4_ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc45__he4_ca42) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc45__he4_ca42) = drate_dT;

    rate_he4_sc45__n_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc45__n_v48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc45__n_v48) = drate_dT;

    rate_he4_sc45__p_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc45__p_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc45__p_ti48) = drate_dT;

    rate_n_sc46__p_ca46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc46__p_ca46) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc46__p_ca46) = drate_dT;

    rate_p_sc46__n_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc46__n_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc46__n_ti46) = drate_dT;

    rate_p_sc46__he4_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc46__he4_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc46__he4_ca43) = drate_dT;

    rate_he4_sc46__n_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc46__n_v49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc46__n_v49) = drate_dT;

    rate_he4_sc46__p_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc46__p_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc46__p_ti49) = drate_dT;

    rate_n_sc47__p_ca47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc47__p_ca47) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc47__p_ca47) = drate_dT;

    rate_p_sc47__n_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc47__n_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc47__n_ti47) = drate_dT;

    rate_p_sc47__he4_ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc47__he4_ca44) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc47__he4_ca44) = drate_dT;

    rate_he4_sc47__n_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc47__n_v50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc47__n_v50) = drate_dT;

    rate_he4_sc47__p_ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc47__p_ti50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc47__p_ti50) = drate_dT;

    rate_n_sc48__p_ca48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_sc48__p_ca48) = rate;
    rate_eval.dscreened_rates_dT(k_n_sc48__p_ca48) = drate_dT;

    rate_p_sc48__n_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc48__n_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc48__n_ti48) = drate_dT;

    rate_p_sc48__he4_ca45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc48__he4_ca45) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc48__he4_ca45) = drate_dT;

    rate_he4_sc48__n_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc48__n_v51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc48__n_v51) = drate_dT;

    rate_he4_sc48__p_ti51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc48__p_ti51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc48__p_ti51) = drate_dT;

    rate_p_sc49__n_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc49__n_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc49__n_ti49) = drate_dT;

    rate_p_sc49__he4_ca46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_sc49__he4_ca46) = rate;
    rate_eval.dscreened_rates_dT(k_p_sc49__he4_ca46) = drate_dT;

    rate_he4_sc49__n_v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_sc49__n_v52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_sc49__n_v52) = drate_dT;

    rate_n_ti44__p_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti44__p_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti44__p_sc44) = drate_dT;

    rate_n_ti44__he4_ca41(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti44__he4_ca41) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti44__he4_ca41) = drate_dT;

    rate_he4_ti44__p_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti44__p_v47) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti44__p_v47) = drate_dT;

    rate_n_ti45__p_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti45__p_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti45__p_sc45) = drate_dT;

    rate_n_ti45__he4_ca42(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti45__he4_ca42) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti45__he4_ca42) = drate_dT;

    rate_he4_ti45__n_cr48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti45__n_cr48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti45__n_cr48) = drate_dT;

    rate_he4_ti45__p_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti45__p_v48) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti45__p_v48) = drate_dT;

    rate_n_ti46__p_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti46__p_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti46__p_sc46) = drate_dT;

    rate_n_ti46__he4_ca43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti46__he4_ca43) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti46__he4_ca43) = drate_dT;

    rate_p_ti46__n_v46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti46__n_v46) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti46__n_v46) = drate_dT;

    rate_p_ti46__he4_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti46__he4_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti46__he4_sc43) = drate_dT;

    rate_he4_ti46__n_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti46__n_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti46__n_cr49) = drate_dT;

    rate_he4_ti46__p_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti46__p_v49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti46__p_v49) = drate_dT;

    rate_n_ti47__p_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti47__p_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti47__p_sc47) = drate_dT;

    rate_n_ti47__he4_ca44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti47__he4_ca44) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti47__he4_ca44) = drate_dT;

    rate_p_ti47__n_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti47__n_v47) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti47__n_v47) = drate_dT;

    rate_p_ti47__he4_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti47__he4_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti47__he4_sc44) = drate_dT;

    rate_he4_ti47__n_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti47__n_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti47__n_cr50) = drate_dT;

    rate_he4_ti47__p_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti47__p_v50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti47__p_v50) = drate_dT;

    rate_n_ti48__p_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti48__p_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti48__p_sc48) = drate_dT;

    rate_n_ti48__he4_ca45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti48__he4_ca45) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti48__he4_ca45) = drate_dT;

    rate_p_ti48__n_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti48__n_v48) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti48__n_v48) = drate_dT;

    rate_p_ti48__he4_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti48__he4_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti48__he4_sc45) = drate_dT;

    rate_he4_ti48__n_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti48__n_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti48__n_cr51) = drate_dT;

    rate_he4_ti48__p_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti48__p_v51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti48__p_v51) = drate_dT;

    rate_n_ti49__p_sc49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti49__p_sc49) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti49__p_sc49) = drate_dT;

    rate_n_ti49__he4_ca46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti49__he4_ca46) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti49__he4_ca46) = drate_dT;

    rate_p_ti49__n_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti49__n_v49) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti49__n_v49) = drate_dT;

    rate_p_ti49__he4_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti49__he4_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti49__he4_sc46) = drate_dT;

    rate_he4_ti49__n_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti49__n_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti49__n_cr52) = drate_dT;

    rate_he4_ti49__p_v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti49__p_v52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti49__p_v52) = drate_dT;

    rate_n_ti50__he4_ca47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti50__he4_ca47) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti50__he4_ca47) = drate_dT;

    rate_p_ti50__n_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti50__n_v50) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti50__n_v50) = drate_dT;

    rate_p_ti50__he4_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti50__he4_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti50__he4_sc47) = drate_dT;

    rate_he4_ti50__n_cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti50__n_cr53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti50__n_cr53) = drate_dT;

    rate_n_ti51__he4_ca48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ti51__he4_ca48) = rate;
    rate_eval.dscreened_rates_dT(k_n_ti51__he4_ca48) = drate_dT;

    rate_p_ti51__n_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti51__n_v51) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti51__n_v51) = drate_dT;

    rate_p_ti51__he4_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ti51__he4_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_p_ti51__he4_sc48) = drate_dT;

    rate_he4_ti51__n_cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ti51__n_cr54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ti51__n_cr54) = drate_dT;

    rate_n_v46__p_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v46__p_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_n_v46__p_ti46) = drate_dT;

    rate_n_v46__he4_sc43(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v46__he4_sc43) = rate;
    rate_eval.dscreened_rates_dT(k_n_v46__he4_sc43) = drate_dT;

    rate_he4_v46__p_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v46__p_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v46__p_cr49) = drate_dT;

    rate_n_v47__p_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v47__p_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_n_v47__p_ti47) = drate_dT;

    rate_n_v47__he4_sc44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v47__he4_sc44) = rate;
    rate_eval.dscreened_rates_dT(k_n_v47__he4_sc44) = drate_dT;

    rate_p_v47__he4_ti44(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v47__he4_ti44) = rate;
    rate_eval.dscreened_rates_dT(k_p_v47__he4_ti44) = drate_dT;

    rate_he4_v47__n_mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v47__n_mn50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v47__n_mn50) = drate_dT;

    rate_he4_v47__p_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v47__p_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v47__p_cr50) = drate_dT;

    rate_n_v48__p_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v48__p_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_n_v48__p_ti48) = drate_dT;

    rate_n_v48__he4_sc45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v48__he4_sc45) = rate;
    rate_eval.dscreened_rates_dT(k_n_v48__he4_sc45) = drate_dT;

    rate_p_v48__n_cr48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v48__n_cr48) = rate;
    rate_eval.dscreened_rates_dT(k_p_v48__n_cr48) = drate_dT;

    rate_p_v48__he4_ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v48__he4_ti45) = rate;
    rate_eval.dscreened_rates_dT(k_p_v48__he4_ti45) = drate_dT;

    rate_he4_v48__n_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v48__n_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v48__n_mn51) = drate_dT;

    rate_he4_v48__p_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v48__p_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v48__p_cr51) = drate_dT;

    rate_n_v49__p_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v49__p_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_n_v49__p_ti49) = drate_dT;

    rate_n_v49__he4_sc46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v49__he4_sc46) = rate;
    rate_eval.dscreened_rates_dT(k_n_v49__he4_sc46) = drate_dT;

    rate_p_v49__n_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v49__n_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_p_v49__n_cr49) = drate_dT;

    rate_p_v49__he4_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v49__he4_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_p_v49__he4_ti46) = drate_dT;

    rate_he4_v49__n_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v49__n_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v49__n_mn52) = drate_dT;

    rate_he4_v49__p_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v49__p_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v49__p_cr52) = drate_dT;

    rate_n_v50__p_ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v50__p_ti50) = rate;
    rate_eval.dscreened_rates_dT(k_n_v50__p_ti50) = drate_dT;

    rate_n_v50__he4_sc47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v50__he4_sc47) = rate;
    rate_eval.dscreened_rates_dT(k_n_v50__he4_sc47) = drate_dT;

    rate_p_v50__n_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v50__n_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_p_v50__n_cr50) = drate_dT;

    rate_p_v50__he4_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v50__he4_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_p_v50__he4_ti47) = drate_dT;

    rate_he4_v50__n_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v50__n_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v50__n_mn53) = drate_dT;

    rate_he4_v50__p_cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v50__p_cr53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v50__p_cr53) = drate_dT;

    rate_n_v51__p_ti51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v51__p_ti51) = rate;
    rate_eval.dscreened_rates_dT(k_n_v51__p_ti51) = drate_dT;

    rate_n_v51__he4_sc48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v51__he4_sc48) = rate;
    rate_eval.dscreened_rates_dT(k_n_v51__he4_sc48) = drate_dT;

    rate_p_v51__n_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v51__n_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_p_v51__n_cr51) = drate_dT;

    rate_p_v51__he4_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v51__he4_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_p_v51__he4_ti48) = drate_dT;

    rate_he4_v51__n_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v51__n_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v51__n_mn54) = drate_dT;

    rate_he4_v51__p_cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v51__p_cr54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v51__p_cr54) = drate_dT;

    rate_n_v52__he4_sc49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_v52__he4_sc49) = rate;
    rate_eval.dscreened_rates_dT(k_n_v52__he4_sc49) = drate_dT;

    rate_p_v52__n_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v52__n_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_p_v52__n_cr52) = drate_dT;

    rate_p_v52__he4_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_v52__he4_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_p_v52__he4_ti49) = drate_dT;

    rate_he4_v52__n_mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_v52__n_mn55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_v52__n_mn55) = drate_dT;

    rate_n_cr48__p_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr48__p_v48) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr48__p_v48) = drate_dT;

    rate_n_cr48__he4_ti45(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr48__he4_ti45) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr48__he4_ti45) = drate_dT;

    rate_he4_cr48__p_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr48__p_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr48__p_mn51) = drate_dT;

    rate_n_cr49__p_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr49__p_v49) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr49__p_v49) = drate_dT;

    rate_n_cr49__he4_ti46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr49__he4_ti46) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr49__he4_ti46) = drate_dT;

    rate_p_cr49__he4_v46(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr49__he4_v46) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr49__he4_v46) = drate_dT;

    rate_he4_cr49__n_fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr49__n_fe52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr49__n_fe52) = drate_dT;

    rate_he4_cr49__p_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr49__p_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr49__p_mn52) = drate_dT;

    rate_n_cr50__p_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr50__p_v50) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr50__p_v50) = drate_dT;

    rate_n_cr50__he4_ti47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr50__he4_ti47) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr50__he4_ti47) = drate_dT;

    rate_p_cr50__n_mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr50__n_mn50) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr50__n_mn50) = drate_dT;

    rate_p_cr50__he4_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr50__he4_v47) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr50__he4_v47) = drate_dT;

    rate_he4_cr50__n_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr50__n_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr50__n_fe53) = drate_dT;

    rate_he4_cr50__p_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr50__p_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr50__p_mn53) = drate_dT;

    rate_n_cr51__p_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr51__p_v51) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr51__p_v51) = drate_dT;

    rate_n_cr51__he4_ti48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr51__he4_ti48) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr51__he4_ti48) = drate_dT;

    rate_p_cr51__n_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr51__n_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr51__n_mn51) = drate_dT;

    rate_p_cr51__he4_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr51__he4_v48) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr51__he4_v48) = drate_dT;

    rate_he4_cr51__n_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr51__n_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr51__n_fe54) = drate_dT;

    rate_he4_cr51__p_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr51__p_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr51__p_mn54) = drate_dT;

    rate_n_cr52__p_v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr52__p_v52) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr52__p_v52) = drate_dT;

    rate_n_cr52__he4_ti49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr52__he4_ti49) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr52__he4_ti49) = drate_dT;

    rate_p_cr52__n_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr52__n_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr52__n_mn52) = drate_dT;

    rate_p_cr52__he4_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr52__he4_v49) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr52__he4_v49) = drate_dT;

    rate_he4_cr52__n_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr52__n_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr52__n_fe55) = drate_dT;

    rate_he4_cr52__p_mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr52__p_mn55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr52__p_mn55) = drate_dT;

    rate_n_cr53__he4_ti50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr53__he4_ti50) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr53__he4_ti50) = drate_dT;

    rate_p_cr53__n_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr53__n_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr53__n_mn53) = drate_dT;

    rate_p_cr53__he4_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr53__he4_v50) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr53__he4_v50) = drate_dT;

    rate_he4_cr53__n_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr53__n_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr53__n_fe56) = drate_dT;

    rate_n_cr54__he4_ti51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cr54__he4_ti51) = rate;
    rate_eval.dscreened_rates_dT(k_n_cr54__he4_ti51) = drate_dT;

    rate_p_cr54__n_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr54__n_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr54__n_mn54) = drate_dT;

    rate_p_cr54__he4_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cr54__he4_v51) = rate;
    rate_eval.dscreened_rates_dT(k_p_cr54__he4_v51) = drate_dT;

    rate_he4_cr54__n_fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cr54__n_fe57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cr54__n_fe57) = drate_dT;

    rate_n_mn50__p_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn50__p_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn50__p_cr50) = drate_dT;

    rate_n_mn50__he4_v47(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn50__he4_v47) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn50__he4_v47) = drate_dT;

    rate_he4_mn50__n_co53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn50__n_co53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn50__n_co53) = drate_dT;

    rate_he4_mn50__p_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn50__p_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn50__p_fe53) = drate_dT;

    rate_n_mn51__p_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn51__p_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn51__p_cr51) = drate_dT;

    rate_n_mn51__he4_v48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn51__he4_v48) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn51__he4_v48) = drate_dT;

    rate_p_mn51__he4_cr48(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn51__he4_cr48) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn51__he4_cr48) = drate_dT;

    rate_he4_mn51__n_co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn51__n_co54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn51__n_co54) = drate_dT;

    rate_he4_mn51__p_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn51__p_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn51__p_fe54) = drate_dT;

    rate_n_mn52__p_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn52__p_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn52__p_cr52) = drate_dT;

    rate_n_mn52__he4_v49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn52__he4_v49) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn52__he4_v49) = drate_dT;

    rate_p_mn52__n_fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn52__n_fe52) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn52__n_fe52) = drate_dT;

    rate_p_mn52__he4_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn52__he4_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn52__he4_cr49) = drate_dT;

    rate_he4_mn52__n_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn52__n_co55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn52__n_co55) = drate_dT;

    rate_he4_mn52__p_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn52__p_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn52__p_fe55) = drate_dT;

    rate_n_mn53__p_cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn53__p_cr53) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn53__p_cr53) = drate_dT;

    rate_n_mn53__he4_v50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn53__he4_v50) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn53__he4_v50) = drate_dT;

    rate_p_mn53__n_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn53__n_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn53__n_fe53) = drate_dT;

    rate_p_mn53__he4_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn53__he4_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn53__he4_cr50) = drate_dT;

    rate_he4_mn53__n_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn53__n_co56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn53__n_co56) = drate_dT;

    rate_he4_mn53__p_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn53__p_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn53__p_fe56) = drate_dT;

    rate_n_mn54__p_cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn54__p_cr54) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn54__p_cr54) = drate_dT;

    rate_n_mn54__he4_v51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn54__he4_v51) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn54__he4_v51) = drate_dT;

    rate_p_mn54__n_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn54__n_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn54__n_fe54) = drate_dT;

    rate_p_mn54__he4_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn54__he4_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn54__he4_cr51) = drate_dT;

    rate_he4_mn54__n_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn54__n_co57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn54__n_co57) = drate_dT;

    rate_he4_mn54__p_fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn54__p_fe57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn54__p_fe57) = drate_dT;

    rate_n_mn55__he4_v52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_mn55__he4_v52) = rate;
    rate_eval.dscreened_rates_dT(k_n_mn55__he4_v52) = drate_dT;

    rate_p_mn55__n_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn55__n_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn55__n_fe55) = drate_dT;

    rate_p_mn55__he4_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_mn55__he4_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_p_mn55__he4_cr52) = drate_dT;

    rate_he4_mn55__n_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn55__n_co58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn55__n_co58) = drate_dT;

    rate_he4_mn55__p_fe58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_mn55__p_fe58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_mn55__p_fe58) = drate_dT;

    rate_n_fe52__p_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe52__p_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe52__p_mn52) = drate_dT;

    rate_n_fe52__he4_cr49(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe52__he4_cr49) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe52__he4_cr49) = drate_dT;

    rate_he4_fe52__p_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe52__p_co55) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe52__p_co55) = drate_dT;

    rate_n_fe53__p_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe53__p_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe53__p_mn53) = drate_dT;

    rate_n_fe53__he4_cr50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe53__he4_cr50) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe53__he4_cr50) = drate_dT;

    rate_p_fe53__n_co53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe53__n_co53) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe53__n_co53) = drate_dT;

    rate_p_fe53__he4_mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe53__he4_mn50) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe53__he4_mn50) = drate_dT;

    rate_he4_fe53__n_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe53__n_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe53__n_ni56) = drate_dT;

    rate_he4_fe53__p_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe53__p_co56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe53__p_co56) = drate_dT;

    rate_n_fe54__p_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe54__p_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe54__p_mn54) = drate_dT;

    rate_n_fe54__he4_cr51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe54__he4_cr51) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe54__he4_cr51) = drate_dT;

    rate_p_fe54__n_co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe54__n_co54) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe54__n_co54) = drate_dT;

    rate_p_fe54__he4_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe54__he4_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe54__he4_mn51) = drate_dT;

    rate_he4_fe54__n_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe54__n_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe54__n_ni57) = drate_dT;

    rate_he4_fe54__p_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe54__p_co57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe54__p_co57) = drate_dT;

    rate_n_fe55__p_mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe55__p_mn55) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe55__p_mn55) = drate_dT;

    rate_n_fe55__he4_cr52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe55__he4_cr52) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe55__he4_cr52) = drate_dT;

    rate_p_fe55__n_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe55__n_co55) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe55__n_co55) = drate_dT;

    rate_p_fe55__he4_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe55__he4_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe55__he4_mn52) = drate_dT;

    rate_he4_fe55__n_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe55__n_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe55__n_ni58) = drate_dT;

    rate_he4_fe55__p_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe55__p_co58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe55__p_co58) = drate_dT;

    rate_n_fe56__he4_cr53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe56__he4_cr53) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe56__he4_cr53) = drate_dT;

    rate_p_fe56__n_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe56__n_co56) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe56__n_co56) = drate_dT;

    rate_p_fe56__he4_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe56__he4_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe56__he4_mn53) = drate_dT;

    rate_he4_fe56__n_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe56__n_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe56__n_ni59) = drate_dT;

    rate_he4_fe56__p_co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe56__p_co59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe56__p_co59) = drate_dT;

    rate_n_fe57__he4_cr54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_fe57__he4_cr54) = rate;
    rate_eval.dscreened_rates_dT(k_n_fe57__he4_cr54) = drate_dT;

    rate_p_fe57__n_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe57__n_co57) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe57__n_co57) = drate_dT;

    rate_p_fe57__he4_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe57__he4_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe57__he4_mn54) = drate_dT;

    rate_he4_fe57__n_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe57__n_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe57__n_ni60) = drate_dT;

    rate_p_fe58__n_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe58__n_co58) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe58__n_co58) = drate_dT;

    rate_p_fe58__he4_mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_fe58__he4_mn55) = rate;
    rate_eval.dscreened_rates_dT(k_p_fe58__he4_mn55) = drate_dT;

    rate_he4_fe58__n_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_fe58__n_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_fe58__n_ni61) = drate_dT;

    rate_n_co53__p_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co53__p_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_n_co53__p_fe53) = drate_dT;

    rate_n_co53__he4_mn50(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co53__he4_mn50) = rate;
    rate_eval.dscreened_rates_dT(k_n_co53__he4_mn50) = drate_dT;

    rate_he4_co53__p_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co53__p_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co53__p_ni56) = drate_dT;

    rate_n_co54__p_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co54__p_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_n_co54__p_fe54) = drate_dT;

    rate_n_co54__he4_mn51(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co54__he4_mn51) = rate;
    rate_eval.dscreened_rates_dT(k_n_co54__he4_mn51) = drate_dT;

    rate_he4_co54__n_cu57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co54__n_cu57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co54__n_cu57) = drate_dT;

    rate_he4_co54__p_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co54__p_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co54__p_ni57) = drate_dT;

    rate_n_co55__p_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co55__p_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_n_co55__p_fe55) = drate_dT;

    rate_n_co55__he4_mn52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co55__he4_mn52) = rate;
    rate_eval.dscreened_rates_dT(k_n_co55__he4_mn52) = drate_dT;

    rate_p_co55__he4_fe52(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co55__he4_fe52) = rate;
    rate_eval.dscreened_rates_dT(k_p_co55__he4_fe52) = drate_dT;

    rate_he4_co55__n_cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co55__n_cu58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co55__n_cu58) = drate_dT;

    rate_he4_co55__p_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co55__p_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co55__p_ni58) = drate_dT;

    rate_n_co56__p_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co56__p_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_n_co56__p_fe56) = drate_dT;

    rate_n_co56__he4_mn53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co56__he4_mn53) = rate;
    rate_eval.dscreened_rates_dT(k_n_co56__he4_mn53) = drate_dT;

    rate_p_co56__n_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co56__n_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_p_co56__n_ni56) = drate_dT;

    rate_p_co56__he4_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co56__he4_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_p_co56__he4_fe53) = drate_dT;

    rate_he4_co56__n_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co56__n_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co56__n_cu59) = drate_dT;

    rate_he4_co56__p_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co56__p_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co56__p_ni59) = drate_dT;

    rate_n_co57__p_fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co57__p_fe57) = rate;
    rate_eval.dscreened_rates_dT(k_n_co57__p_fe57) = drate_dT;

    rate_n_co57__he4_mn54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co57__he4_mn54) = rate;
    rate_eval.dscreened_rates_dT(k_n_co57__he4_mn54) = drate_dT;

    rate_p_co57__n_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co57__n_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_p_co57__n_ni57) = drate_dT;

    rate_p_co57__he4_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co57__he4_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_p_co57__he4_fe54) = drate_dT;

    rate_he4_co57__n_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co57__n_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co57__n_cu60) = drate_dT;

    rate_he4_co57__p_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co57__p_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co57__p_ni60) = drate_dT;

    rate_n_co58__p_fe58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co58__p_fe58) = rate;
    rate_eval.dscreened_rates_dT(k_n_co58__p_fe58) = drate_dT;

    rate_n_co58__he4_mn55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_co58__he4_mn55) = rate;
    rate_eval.dscreened_rates_dT(k_n_co58__he4_mn55) = drate_dT;

    rate_p_co58__n_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co58__n_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_p_co58__n_ni58) = drate_dT;

    rate_p_co58__he4_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co58__he4_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_p_co58__he4_fe55) = drate_dT;

    rate_he4_co58__n_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co58__n_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co58__n_cu61) = drate_dT;

    rate_he4_co58__p_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co58__p_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co58__p_ni61) = drate_dT;

    rate_p_co59__n_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co59__n_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_p_co59__n_ni59) = drate_dT;

    rate_p_co59__he4_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_co59__he4_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_p_co59__he4_fe56) = drate_dT;

    rate_he4_co59__n_cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co59__n_cu62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co59__n_cu62) = drate_dT;

    rate_he4_co59__p_ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_co59__p_ni62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_co59__p_ni62) = drate_dT;

    rate_n_ni56__p_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni56__p_co56) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni56__p_co56) = drate_dT;

    rate_n_ni56__he4_fe53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni56__he4_fe53) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni56__he4_fe53) = drate_dT;

    rate_p_ni56__he4_co53(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni56__he4_co53) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni56__he4_co53) = drate_dT;

    rate_he4_ni56__n_zn59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni56__n_zn59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni56__n_zn59) = drate_dT;

    rate_he4_ni56__p_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni56__p_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni56__p_cu59) = drate_dT;

    rate_n_ni57__p_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni57__p_co57) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni57__p_co57) = drate_dT;

    rate_n_ni57__he4_fe54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni57__he4_fe54) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni57__he4_fe54) = drate_dT;

    rate_p_ni57__n_cu57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni57__n_cu57) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni57__n_cu57) = drate_dT;

    rate_p_ni57__he4_co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni57__he4_co54) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni57__he4_co54) = drate_dT;

    rate_he4_ni57__n_zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni57__n_zn60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni57__n_zn60) = drate_dT;

    rate_he4_ni57__p_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni57__p_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni57__p_cu60) = drate_dT;

    rate_n_ni58__p_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni58__p_co58) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni58__p_co58) = drate_dT;

    rate_n_ni58__he4_fe55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni58__he4_fe55) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni58__he4_fe55) = drate_dT;

    rate_p_ni58__n_cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni58__n_cu58) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni58__n_cu58) = drate_dT;

    rate_p_ni58__he4_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni58__he4_co55) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni58__he4_co55) = drate_dT;

    rate_he4_ni58__n_zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni58__n_zn61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni58__n_zn61) = drate_dT;

    rate_he4_ni58__p_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni58__p_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni58__p_cu61) = drate_dT;

    rate_n_ni59__p_co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni59__p_co59) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni59__p_co59) = drate_dT;

    rate_n_ni59__he4_fe56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni59__he4_fe56) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni59__he4_fe56) = drate_dT;

    rate_p_ni59__n_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni59__n_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni59__n_cu59) = drate_dT;

    rate_p_ni59__he4_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni59__he4_co56) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni59__he4_co56) = drate_dT;

    rate_he4_ni59__n_zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni59__n_zn62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni59__n_zn62) = drate_dT;

    rate_he4_ni59__p_cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni59__p_cu62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni59__p_cu62) = drate_dT;

    rate_n_ni60__he4_fe57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni60__he4_fe57) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni60__he4_fe57) = drate_dT;

    rate_p_ni60__n_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni60__n_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni60__n_cu60) = drate_dT;

    rate_p_ni60__he4_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni60__he4_co57) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni60__he4_co57) = drate_dT;

    rate_he4_ni60__n_zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni60__n_zn63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni60__n_zn63) = drate_dT;

    rate_he4_ni60__p_cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni60__p_cu63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni60__p_cu63) = drate_dT;

    rate_n_ni61__he4_fe58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ni61__he4_fe58) = rate;
    rate_eval.dscreened_rates_dT(k_n_ni61__he4_fe58) = drate_dT;

    rate_p_ni61__n_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni61__n_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni61__n_cu61) = drate_dT;

    rate_p_ni61__he4_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni61__he4_co58) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni61__he4_co58) = drate_dT;

    rate_he4_ni61__n_zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni61__n_zn64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni61__n_zn64) = drate_dT;

    rate_he4_ni61__p_cu64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni61__p_cu64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni61__p_cu64) = drate_dT;

    rate_p_ni62__n_cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni62__n_cu62) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni62__n_cu62) = drate_dT;

    rate_p_ni62__he4_co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni62__he4_co59) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni62__he4_co59) = drate_dT;

    rate_he4_ni62__n_zn65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni62__n_zn65) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni62__n_zn65) = drate_dT;

    rate_he4_ni62__p_cu65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni62__p_cu65) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni62__p_cu65) = drate_dT;

    rate_p_ni63__n_cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni63__n_cu63) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni63__n_cu63) = drate_dT;

    rate_he4_ni63__n_zn66(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_ni63__n_zn66) = rate;
    rate_eval.dscreened_rates_dT(k_he4_ni63__n_zn66) = drate_dT;

    rate_p_ni64__n_cu64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ni64__n_cu64) = rate;
    rate_eval.dscreened_rates_dT(k_p_ni64__n_cu64) = drate_dT;

    rate_n_cu57__p_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu57__p_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu57__p_ni57) = drate_dT;

    rate_n_cu57__he4_co54(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu57__he4_co54) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu57__he4_co54) = drate_dT;

    rate_he4_cu57__p_zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu57__p_zn60) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu57__p_zn60) = drate_dT;

    rate_n_cu58__p_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu58__p_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu58__p_ni58) = drate_dT;

    rate_n_cu58__he4_co55(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu58__he4_co55) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu58__he4_co55) = drate_dT;

    rate_he4_cu58__p_zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu58__p_zn61) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu58__p_zn61) = drate_dT;

    rate_n_cu59__p_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu59__p_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu59__p_ni59) = drate_dT;

    rate_n_cu59__he4_co56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu59__he4_co56) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu59__he4_co56) = drate_dT;

    rate_p_cu59__n_zn59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu59__n_zn59) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu59__n_zn59) = drate_dT;

    rate_p_cu59__he4_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu59__he4_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu59__he4_ni56) = drate_dT;

    rate_he4_cu59__n_ga62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu59__n_ga62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu59__n_ga62) = drate_dT;

    rate_he4_cu59__p_zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu59__p_zn62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu59__p_zn62) = drate_dT;

    rate_n_cu60__p_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu60__p_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu60__p_ni60) = drate_dT;

    rate_n_cu60__he4_co57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu60__he4_co57) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu60__he4_co57) = drate_dT;

    rate_p_cu60__n_zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu60__n_zn60) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu60__n_zn60) = drate_dT;

    rate_p_cu60__he4_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu60__he4_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu60__he4_ni57) = drate_dT;

    rate_he4_cu60__n_ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu60__n_ga63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu60__n_ga63) = drate_dT;

    rate_he4_cu60__p_zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu60__p_zn63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu60__p_zn63) = drate_dT;

    rate_n_cu61__p_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu61__p_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu61__p_ni61) = drate_dT;

    rate_n_cu61__he4_co58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu61__he4_co58) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu61__he4_co58) = drate_dT;

    rate_p_cu61__n_zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu61__n_zn61) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu61__n_zn61) = drate_dT;

    rate_p_cu61__he4_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu61__he4_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu61__he4_ni58) = drate_dT;

    rate_he4_cu61__n_ga64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu61__n_ga64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu61__n_ga64) = drate_dT;

    rate_he4_cu61__p_zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu61__p_zn64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu61__p_zn64) = drate_dT;

    rate_n_cu62__p_ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu62__p_ni62) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu62__p_ni62) = drate_dT;

    rate_n_cu62__he4_co59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu62__he4_co59) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu62__he4_co59) = drate_dT;

    rate_p_cu62__n_zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu62__n_zn62) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu62__n_zn62) = drate_dT;

    rate_p_cu62__he4_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu62__he4_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu62__he4_ni59) = drate_dT;

    rate_he4_cu62__p_zn65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu62__p_zn65) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu62__p_zn65) = drate_dT;

    rate_n_cu63__p_ni63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu63__p_ni63) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu63__p_ni63) = drate_dT;

    rate_p_cu63__n_zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu63__n_zn63) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu63__n_zn63) = drate_dT;

    rate_p_cu63__he4_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu63__he4_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu63__he4_ni60) = drate_dT;

    rate_he4_cu63__p_zn66(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_cu63__p_zn66) = rate;
    rate_eval.dscreened_rates_dT(k_he4_cu63__p_zn66) = drate_dT;

    rate_n_cu64__p_ni64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_cu64__p_ni64) = rate;
    rate_eval.dscreened_rates_dT(k_n_cu64__p_ni64) = drate_dT;

    rate_p_cu64__n_zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu64__n_zn64) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu64__n_zn64) = drate_dT;

    rate_p_cu64__he4_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu64__he4_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu64__he4_ni61) = drate_dT;

    rate_p_cu65__n_zn65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu65__n_zn65) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu65__n_zn65) = drate_dT;

    rate_p_cu65__he4_ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_cu65__he4_ni62) = rate;
    rate_eval.dscreened_rates_dT(k_p_cu65__he4_ni62) = drate_dT;

    rate_n_zn59__p_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn59__p_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn59__p_cu59) = drate_dT;

    rate_n_zn59__he4_ni56(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn59__he4_ni56) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn59__he4_ni56) = drate_dT;

    rate_he4_zn59__p_ga62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_zn59__p_ga62) = rate;
    rate_eval.dscreened_rates_dT(k_he4_zn59__p_ga62) = drate_dT;

    rate_n_zn60__p_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn60__p_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn60__p_cu60) = drate_dT;

    rate_n_zn60__he4_ni57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn60__he4_ni57) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn60__he4_ni57) = drate_dT;

    rate_p_zn60__he4_cu57(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn60__he4_cu57) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn60__he4_cu57) = drate_dT;

    rate_he4_zn60__n_ge63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_zn60__n_ge63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_zn60__n_ge63) = drate_dT;

    rate_he4_zn60__p_ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_zn60__p_ga63) = rate;
    rate_eval.dscreened_rates_dT(k_he4_zn60__p_ga63) = drate_dT;

    rate_n_zn61__p_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn61__p_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn61__p_cu61) = drate_dT;

    rate_n_zn61__he4_ni58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn61__he4_ni58) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn61__he4_ni58) = drate_dT;

    rate_p_zn61__he4_cu58(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn61__he4_cu58) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn61__he4_cu58) = drate_dT;

    rate_he4_zn61__n_ge64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_zn61__n_ge64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_zn61__n_ge64) = drate_dT;

    rate_he4_zn61__p_ga64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_zn61__p_ga64) = rate;
    rate_eval.dscreened_rates_dT(k_he4_zn61__p_ga64) = drate_dT;

    rate_n_zn62__p_cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn62__p_cu62) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn62__p_cu62) = drate_dT;

    rate_n_zn62__he4_ni59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn62__he4_ni59) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn62__he4_ni59) = drate_dT;

    rate_p_zn62__n_ga62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn62__n_ga62) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn62__n_ga62) = drate_dT;

    rate_p_zn62__he4_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn62__he4_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn62__he4_cu59) = drate_dT;

    rate_n_zn63__p_cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn63__p_cu63) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn63__p_cu63) = drate_dT;

    rate_n_zn63__he4_ni60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn63__he4_ni60) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn63__he4_ni60) = drate_dT;

    rate_p_zn63__n_ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn63__n_ga63) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn63__n_ga63) = drate_dT;

    rate_p_zn63__he4_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn63__he4_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn63__he4_cu60) = drate_dT;

    rate_n_zn64__p_cu64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn64__p_cu64) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn64__p_cu64) = drate_dT;

    rate_n_zn64__he4_ni61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn64__he4_ni61) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn64__he4_ni61) = drate_dT;

    rate_p_zn64__n_ga64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn64__n_ga64) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn64__n_ga64) = drate_dT;

    rate_p_zn64__he4_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn64__he4_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn64__he4_cu61) = drate_dT;

    rate_n_zn65__p_cu65(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn65__p_cu65) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn65__p_cu65) = drate_dT;

    rate_n_zn65__he4_ni62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn65__he4_ni62) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn65__he4_ni62) = drate_dT;

    rate_p_zn65__he4_cu62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn65__he4_cu62) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn65__he4_cu62) = drate_dT;

    rate_n_zn66__he4_ni63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_zn66__he4_ni63) = rate;
    rate_eval.dscreened_rates_dT(k_n_zn66__he4_ni63) = drate_dT;

    rate_p_zn66__he4_cu63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_zn66__he4_cu63) = rate;
    rate_eval.dscreened_rates_dT(k_p_zn66__he4_cu63) = drate_dT;

    rate_n_ga62__p_zn62(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga62__p_zn62) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga62__p_zn62) = drate_dT;

    rate_n_ga62__he4_cu59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga62__he4_cu59) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga62__he4_cu59) = drate_dT;

    rate_p_ga62__he4_zn59(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ga62__he4_zn59) = rate;
    rate_eval.dscreened_rates_dT(k_p_ga62__he4_zn59) = drate_dT;

    rate_n_ga63__p_zn63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga63__p_zn63) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga63__p_zn63) = drate_dT;

    rate_n_ga63__he4_cu60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga63__he4_cu60) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga63__he4_cu60) = drate_dT;

    rate_p_ga63__n_ge63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ga63__n_ge63) = rate;
    rate_eval.dscreened_rates_dT(k_p_ga63__n_ge63) = drate_dT;

    rate_p_ga63__he4_zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ga63__he4_zn60) = rate;
    rate_eval.dscreened_rates_dT(k_p_ga63__he4_zn60) = drate_dT;

    rate_n_ga64__p_zn64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga64__p_zn64) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga64__p_zn64) = drate_dT;

    rate_n_ga64__he4_cu61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ga64__he4_cu61) = rate;
    rate_eval.dscreened_rates_dT(k_n_ga64__he4_cu61) = drate_dT;

    rate_p_ga64__n_ge64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ga64__n_ge64) = rate;
    rate_eval.dscreened_rates_dT(k_p_ga64__n_ge64) = drate_dT;

    rate_p_ga64__he4_zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_ga64__he4_zn61) = rate;
    rate_eval.dscreened_rates_dT(k_p_ga64__he4_zn61) = drate_dT;

    rate_n_ge63__p_ga63(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ge63__p_ga63) = rate;
    rate_eval.dscreened_rates_dT(k_n_ge63__p_ga63) = drate_dT;

    rate_n_ge63__he4_zn60(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ge63__he4_zn60) = rate;
    rate_eval.dscreened_rates_dT(k_n_ge63__he4_zn60) = drate_dT;

    rate_n_ge64__p_ga64(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ge64__p_ga64) = rate;
    rate_eval.dscreened_rates_dT(k_n_ge64__p_ga64) = drate_dT;

    rate_n_ge64__he4_zn61(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_ge64__he4_zn61) = rate;
    rate_eval.dscreened_rates_dT(k_n_ge64__he4_zn61) = drate_dT;

    rate_p_d__n_p_p(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_d__n_p_p) = rate;
    rate_eval.dscreened_rates_dT(k_p_d__n_p_p) = drate_dT;

    rate_he3_he3__p_p_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he3_he3__p_p_he4) = rate;
    rate_eval.dscreened_rates_dT(k_he3_he3__p_p_he4) = drate_dT;

    rate_d_li7__n_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_li7__n_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_d_li7__n_he4_he4) = drate_dT;

    rate_d_be7__p_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_be7__p_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_d_be7__p_he4_he4) = drate_dT;

    rate_p_be9__d_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_be9__d_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_p_be9__d_he4_he4) = drate_dT;

    rate_n_b8__p_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_b8__p_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_n_b8__p_he4_he4) = drate_dT;

    rate_p_b11__he4_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_b11__he4_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_p_b11__he4_he4_he4) = drate_dT;

    rate_he3_li7__n_p_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he3_li7__n_p_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_he3_li7__n_p_he4_he4) = drate_dT;

    rate_he3_be7__p_p_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he3_be7__p_p_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_he3_be7__p_p_he4_he4) = drate_dT;

    rate_p_be9__n_p_he4_he4(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_be9__n_p_he4_he4) = rate;
    rate_eval.dscreened_rates_dT(k_p_be9__n_p_he4_he4) = drate_dT;

    rate_n_p_he4__li6(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p_he4__li6) = rate;
    rate_eval.dscreened_rates_dT(k_n_p_he4__li6) = drate_dT;

    rate_n_he4_he4__be9(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_he4_he4__be9) = rate;
    rate_eval.dscreened_rates_dT(k_n_he4_he4__be9) = drate_dT;

    rate_he4_he4_he4__c12(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_he4_he4__c12) = rate;
    rate_eval.dscreened_rates_dT(k_he4_he4_he4__c12) = drate_dT;

    rate_n_p_p__p_d(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p_p__p_d) = rate;
    rate_eval.dscreened_rates_dT(k_n_p_p__p_d) = drate_dT;

    rate_p_p_he4__he3_he3(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p_he4__he3_he3) = rate;
    rate_eval.dscreened_rates_dT(k_p_p_he4__he3_he3) = drate_dT;

    rate_n_he4_he4__d_li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_he4_he4__d_li7) = rate;
    rate_eval.dscreened_rates_dT(k_n_he4_he4__d_li7) = drate_dT;

    rate_p_he4_he4__n_b8(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_he4_he4__n_b8) = rate;
    rate_eval.dscreened_rates_dT(k_p_he4_he4__n_b8) = drate_dT;

    rate_p_he4_he4__d_be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_he4_he4__d_be7) = rate;
    rate_eval.dscreened_rates_dT(k_p_he4_he4__d_be7) = drate_dT;

    rate_d_he4_he4__p_be9(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_d_he4_he4__p_be9) = rate;
    rate_eval.dscreened_rates_dT(k_d_he4_he4__p_be9) = drate_dT;

    rate_he4_he4_he4__p_b11(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_he4_he4_he4__p_b11) = rate;
    rate_eval.dscreened_rates_dT(k_he4_he4_he4__p_b11) = drate_dT;

    rate_n_p_he4_he4__he3_li7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p_he4_he4__he3_li7) = rate;
    rate_eval.dscreened_rates_dT(k_n_p_he4_he4__he3_li7) = drate_dT;

    rate_n_p_he4_he4__p_be9(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_n_p_he4_he4__p_be9) = rate;
    rate_eval.dscreened_rates_dT(k_n_p_he4_he4__p_be9) = drate_dT;

    rate_p_p_he4_he4__he3_be7(tfactors, rate, drate_dT);
    rate_eval.screened_rates(k_p_p_he4_he4__he3_be7) = rate;
    rate_eval.dscreened_rates_dT(k_p_p_he4_he4__he3_be7) = drate_dT;


}

#endif
