<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<title>Kunal Banerjee</title>
<link rel="stylesheet" type="text/css" href="main.css" />
</head>

<body>

<div style="position:fixed;top:90%;left:90%;padding:3px;box-shadow: 4px 4px 4px #888888; background:#CCC; color:#FFFFFF; text-decoration:none; text-align:center; font-size:20px; font-weight:bold;">
<a href="http://kunalbanerjee.github.io/#">Go Top</a>
</div>


<table>
<tbody><tr>
  <td widht="15%">
  <img src="images/kunalbanerjee_photo.jpg" alt="Kunal's Picture" width="180"/>
  </td>
  <td width="5%"></td>
<td width="100%">
<div class="header"> Kunal Banerjee </div> 

 Research Scientist <br>
  Parallel Computing Lab, <a href="http://www.intel.com/content/www/us/en/research/intel-research.html" target="_blank">Intel Labs</a><br>
  <br>
<table>
  <tr valign="top">
    <td><b>Address:</b></td>
    <td>O-2488, C-Wing, SRR-2 Building,<br>
        Intel Technology India Pvt. Ltd.,<br>
        23-56P, Devarabeesana halli, Varthur Hobli,<br>
        Bangalore, Karnataka, India - 560 103.<br>
    </td>
  </tr>
  <tr>
    <td><b>Phone:</b></td>
    <td>+91-80-26054255</td>
  </tr>
  <tr>
    <td><b>Email:</b></td>
    <td>kunal [dot] banerjee [at] intel [dot] com 
    &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <a href="http://kunalbanerjee.github.io/documents/KunalBanerjeeCV.pdf" target="_blank">[CV]</a>
    </td>
  </tr>
</table>
</td> 
</tr>
</tbody></table>

<br><hr>

<div id="nav-menu-wrapper">
   <nav role="navigation" class="site-navigation main-navigation">
   <div class="menu">             
      <b>
      <a href="http://kunalbanerjee.github.io/#about">About</a>|
      <a href="http://kunalbanerjee.github.io/#interest">Research Interests</a>|
      <a href="http://kunalbanerjee.github.io/#education" title="Home">Education</a>|
      <a href="http://kunalbanerjee.github.io/#experience" title="Home">Professional Experience</a>|
      <a href="http://kunalbanerjee.github.io/#award">Achievements</a>|
      <a href="http://kunalbanerjee.github.io/#publication">Publications</a>|
      <a href="http://kunalbanerjee.github.io/#activity">Activities</a>
      </b>
      </div>
   </nav>
</div>


<hr>
<a id="about"></a>
<h3> About </h3>
Kunal Banerjee is currently a Research Scientist at Parallel Computing Lab, Intel Labs, India. His research interests are in the areas of program analysis, formal methods, high-performance computing and deep learning. He received his PhD from the Department of Computer Science and Engineering, IIT Kharagpur in 2016. He has been a recipient of Senior Research Fellowship from the Department of Science and Technology, India, and TCS Research Fellowship from Tata Consultancy Services for supporting his doctoral studies. He won Best PhD Thesis award at VLSI Design 2018 and Techno Inventor Award (PhD) 2017 from India Electronics &amp; Semiconductor Association (IESA). Presently, at Intel Labs, he has been contributing to Intel's software repositories on artificial neural networks, primarily focusing on kernel optimization, and low precision deep learning training and inference.


<hr>
<a id="interest"></a>
<h3> Research Interests </h3>
<ul>
   <li> Program Analysis</li>
   <li> Formal Methods</li>
   <li> High-Performance Computing</li>
   <li> Deep Learning</li>
</ul>
<hr>


<a id="education"> </a> 
<h3> Education </h3>
<ul>
   <li> <b> 2016: </b> &nbsp; Ph.D. in Computer Science and Engineering from <a href="http://iitkgp.ac.in/" target="_blank">Indian Institute of Technology Kharagpur</a></li>
        Thesis: &nbsp; <a href="http://kunalbanerjee.github.io/documents/KunalBanerjee_PhDThesis.pdf" target="_blank">Translation Validation of Optimizing Transformations of Programs using Equivalence Checking</a><br>
	Advisors: &nbsp; <a href="http://cse.iitkgp.ac.in/~chitta/" target="_blank">Prof. Chittaranjan Mandal</a> and <a href="http://www1.iitkgp.ac.in/fac-profiles/showprofile.php?empcode=ZbmUU&depts_name=CS" target="_blank">Prof. Dipankar Sarkar</a><br>
 <br>
   <li> <b> 2008: </b> &nbsp; B.Tech. (Honors) in Computer Science and Engineering from <a href="http://www.heritageit.edu/" target="_blank">Heritage Institute of Technology, Kolkata</a></li>
        Thesis: &nbsp; TDMA Scheduling in Wireless Sensor Networks<br>
        Advisor: &nbsp; <a href="http://www.isical.ac.in/~ndas/" target="_blank">Prof. Nabanita Das</a>, <a href="http://www.isical.ac.in/" target="_blank">Indian Statistical Institute, Kolkata</a><br>
<br>
   <li> <b> 2004: </b> &nbsp; Higher-Secondary (Class XII Board Exam)</li>
        Board: &nbsp; <a href="http://www.webel-india.com/wbchse/" target="_blank">West Bengal Council of Higher Secondary Education</a><br>
        School: &nbsp; <a href="http://www.rkmcnarendrapur.org/" target="_blank">Ramakrishna Mission Residential College, Narendrapur</a><br>
<br>
   <li> <b> 2002: </b> &nbsp; I.C.S.E. (Class X Board Exam)</li>
        Board: &nbsp; <a href="http://cisce.azurewebsites.net/" target="_blank">Council for the Indian School Certificate Examinations</a><br>
        School: &nbsp; <a href="http://lycee-kolkata.com/" target="_blank">Lyc&eacute;e</a>
</ul>


<hr>
<a id="experience"> </a>
<h3>Professional Experience</h3>
<ul>
<li>Parallel Computing Lab, <a href="http://www.intel.com/content/www/us/en/research/intel-research.html" target="_blank">Intel Labs</a></li>
Designation: &nbsp; Research Scientist <br>
Duration: &nbsp; Aug 2015 - Present <br>
<br>

<li><a href="http://iitkgp.ac.in/sric/" target="_blank">Sponsored Research and Industrial Consultancy, Indian Institute of Technology Kharagpur</a></li>
Designation: &nbsp; Senior Research Fellow <br>
Project Title: &nbsp; Extending the scope of equivalence checking in complex embedded system design verification <br>
Sponsoring Agency: &nbsp; <a href="http://www.dst.gov.in/" target="_blank">Department of Science and Technology</a>, Govt. of India <br>
Duration: &nbsp; Jul 2009 - Oct 2012 <br>
<br>

<li><a href="http://www.tcs.com/" target="_blank">Tata Consultancy Services</a></li>
Designation: &nbsp; Assistant Software Engineer <br>
Project: &nbsp; Database Management for <a href="http://www.mheducation.com/" target="_blank">McGraw-Hill Education</a> <br>
Duration: &nbsp; Nov 2008 - Jun 2009 <br>
<br>
</ul>

 
<hr>
<a id="award"> </a>
<h3>Awards/Achievements</h3>
<ul>
  <li> <b>2019:</b> &nbsp; Gordy Award (Intel Labs' highest award)<br></li>
<br>
  <li> <b>2019:</b> &nbsp; <a href="https://www.isc-hpc.com/files/isc_events/documents/ISC2019_Summary.pdf" target="_blank">Best Research Poster Award in "Artificial Intelligence and Machine Learning" track</a> in the conference <a href="https://www.isc-hpc.com/" target="_blank">ISC 2019</a><br></li>
<br>
 <li> <b>2018:</b> &nbsp; Division Recognition Award from Intel<br></li>
<br>
 <li> <b>2018:</b> &nbsp; <a href="http://kunalbanerjee.github.io/images/TechnoInventorAward_IESA2017.jpg" target="_blank">Techno Inventor Award (PhD) 2017</a> from <a href="http://www.iesaonline.org/" target="_blank">India Electronics & Semiconductor Association (IESA)</a><br></li>
<br>
 <li> <b>2018:</b> &nbsp; <a href="http://kunalbanerjee.github.io/documents/BestPhDThesisAward_VLSID2018.pdf" target="_blank">Best PhD Thesis Award</a> at <a href="http://embeddedandvlsidesignconference.org/" target="_blank">VLSID 2018</a><br></li>
<br>
 <li> <b>2017:</b> &nbsp; Invited to present our TSE 2017 paper at <a href="http://esec-fse17.uni-paderborn.de/" target="_blank">ESEC/FSE 2017</a><br></li>
<br>
<li> <b>2015:</b> &nbsp; <a href="http://kunalbanerjee.github.io/documents/BestPhDForumPaperAward_ISVLSI2015.pdf" target="_blank">Best PhD Forum Paper Award</a> in the conference <a href="http://isvlsi.org/" target="_blank">ISVLSI 2015</a><br></li>
<br>
<li> <b>2013:</b> &nbsp; <a href="http://kunalbanerjee.github.io/documents/BestPaperAward_ICARE2013.pdf" target="_blank">Best Paper Award</a> in the conference <a href="https://university-relations.in/wps/portal/icare2013" target="_blank">I-CARE 2013</a><br></li>
<br>
 <li> <b>2012:</b> &nbsp; <a href="http://www.tcs.com/about/tcs_difference/innovation/network/Pages/TCS_Research_Fellowship_Scheme.aspx" target="_blank">TCS Research Fellowship Award</a></li>
</ul>


<hr>
<a id="publication"> </a> 
<h3> Selected Publications &nbsp; &nbsp; &nbsp; <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Banerjee:Kunal" target="_blank"><img src="http://kunalbanerjee.github.io/images/dblp_logo.jpg" width="90"></a> &nbsp; <a href="http://scholar.google.com/citations?user=HuhlMFiXS-wC" target="_blank"><img src="http://kunalbanerjee.github.io/images/gscholar_logo.jpg" width="70"></a> </h3> 
<h4>Journals</h4>
<ol>
  <li><a href="http://digital-library.theiet.org/content/journals/10.1049/iet-sen.2018.5203" target="_blank">A Counter-Example Generation Procedure for Path based Equivalence Checkers.</a><br>
    Ramanuj Chouksey, Chandan Karfa, <b>Kunal Banerjee</b>, Pankaj Kalita, Purandar Bhaduri. <br>
    IET Software, vol. 13, no. 4, 2019, pp: 280-285.
    </li>
<li><a href="http://ieeexplore.ieee.org/document/7801117/" target="_blank">Deriving Bisimulation Relations from Path Extension Based Equivalence Checkers.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Software Engineering (TSE), vol. 43, no. 10, 2017, pp: 946-953.
    </li>
<li><a href="http://rd.springer.com/article/10.1007/s00165-016-0406-y" target="_blank">Deriving bisimulation relations from path based equivalence checkers.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    Formal Aspects of Computing (FAOC), vol. 29, no. 2, 2017, pp: 365-379.
    </li>
<li><a href ="http://www.worldscientific.com/doi/abs/10.1142/S0129626416500109" target="_blank">A Path Construction Algorithm for Translation Validation using PRES+ Models.</a><br>
    Soumyadip Bandyopadhyay, Dipankar Sarkar, Chittaranjan Mandal, <b>Kunal Banerjee</b>, Krishnam Raju Duddu. <br>
    Parallel Processing Letters (PPL), vol. 26, no. 2, 2016, pp: 1-25.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6951853" target="_blank">Extending the FSMD Framework for Validating Code Motions of Array-Handling Programs.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 33, no. 12, 2014, pp: 2015-2019.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6856295" target="_blank">Verification of Code Motion Techniques using Value Propagation.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 33, no. 8, 2014, pp: 1180-1193.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6634544" target="_blank">Verification of Loop and Arithmetic Transformations of Array-Intensive Behaviours.</a><br> 
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 32, no. 11, 2013, pp: 1787-1800. 
    </li>
</ol>
<h4>Conferences / Workshops</h4>
<ol>
  <li>Training Google Neural Machine Translationon on an Intel CPU Cluster.<br>
    Dhiraj Kalamkar, <b>Kunal Banerjee</b>, Sudarshan Srinivasan, Srinivas Sridharan, Evangelos Georganas, Mikhail E. Smorkalov, Cong Xu, Alexander Heinecke. <br>
    International Conference on Cluster Computing (CLUSTER), September 2019, (accepted).
    </li>
  <li><a href="https://dl.acm.org/citation.cfm?id=3291744" target="_blank">Anatomy Of High-Performance Deep Learning Convolutions On SIMD Architectures.</a><br>
    Evangelos Georganas, Sasikanth Avancha, <b>Kunal Banerjee</b>, Dhiraj Kalamkar, Greg Henry, Hans Pabst, Alexander Heinecke. <br>
    International Conference for High Performance Computing, Networking, Storage, and Analysis (SC), November 2018, pp: 66:1-66:12.
    </li>
  <li><a href="https://dl.acm.org/citation.cfm?doid=3183440.3195083" target="_blank">Poster: Automatic Detection of Inverse Operations while Avoiding Loop Unrolling.</a><br>
    <b>Kunal Banerjee</b>, Ramanuj Chouksey, Chandan Karfa, Pankaj Kumar Kalita. <br>
    International Conference on Software Engineering (ICSE), May 2018, pp: 175-176.
    </li>
<li><a href="https://openreview.net/forum?id=H135uzZ0-" target="_blank">Mixed Precision Training of Convolutional Neural Networks using Integer Operations.</a><br>
    Dipankar Das, Naveen Mellempudi, Dheevatsa Mudigere, Dhiraj Kalamkar, Sasikanth Avancha, <b>Kunal Banerjee</b>, Srinivas Sridharan, Karthik Vaidyanathan, Bharat Kaul, Evangelos Georganas, Alexander Heinecke, Pradeep Dubey, Jesus Corbal, Nikita Shustrov, Roma Dubtsov, Evarist Fomenko, Vadim Pirogov. <br>
    International Conference on Learning Representations (ICLR), April 2018, pp: 1-11.
    </li>
<li><a href="https://rd.springer.com/chapter/10.1007%2F978-3-319-68167-2_6" target="_blank">An Equivalence Checking Framework for Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Automated Technology for Verification and Analysis (ATVA), October 2017, pp: 84-90.
    </li>
<li><a href="http://www.scitepress.org/DigitalLibrary/PublicationsDetail.aspx?ID=mF8xiW/JabM=&t=1" target="_blank">An End-to-end Formal Verifier for Parallel Programs.</a><br>
    Soumyadip Bandyopadhyay, Santonu Sarkar, <b>Kunal Banerjee</b>. <br>
    International Conference on Software Technologies (ICSOFT), July 2017, pp: 388-393.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?doid=2907950.2907954" target="_blank">Translation Validation of Loop and Arithmetic Transformations in the Presence of Recurrences.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Languages, Compilers, Tools, and Theory for Embedded Systems (LCTES), June 2016, pp: 31-40.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?doid=2935323.2935324" target="_blank">Data-Race Detection: The Missing Piece for an End-to-End Semantic Equivalence Checker for Parallelizing Transformations of Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>, Soumyadip Banerjee, Santonu Sarkar. <br>
    International Workshop on Libraries, Languages, and Compilers for Array Programming (ARRAY@PLDI), June 2016, pp: 1-8.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7335421" target="_blank">A Translation Validation Framework for Symbolic Value Propagation Based Equivalence Checking of FSMDAs.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Source Code Analysis and Manipulation (SCAM), September 2015, pp: 247-252.
    </li>
<li><a href="http://www.scitepress.org/DigitalLibrary/Link.aspx?doi=10.5220%2f0005513903190329" target="_blank">A Path-Based Equivalence Checking Method for Petri net based Models of Programs.</a><br>
    Soumyadip Bandyopadhyay, Dipankar Sarkar, <b>Kunal Banerjee</b>, Chittaranjan Mandal. <br>
    International Conference on Software Engineering and Applications (ICSOFT-EA), July 2015, pp: 319-329.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7309560" target="_blank">Translation Validation of Transformations of Embedded System Specifications using Equivalence Checking.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2015, pp: 183-186. <br>
    <a href="http://kunalbanerjee.github.io/documents/BestPhDForumPaperAward_ISVLSI2015.pdf" target="_blank"><font color="#8A0808">Received "Best PhD Forum Paper Award"</font></a>
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6927286" target="_blank">Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks.</a><br>
    Partha De, <b>Kunal Banerjee</b>, Chittaranjan Mandal, Debdeep Mukhopadhyay. <br>
    Euromicro Conference on Digital System Design (DSD), August 2014, pp: 520-527.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6881061" target="_blank">Extending the Scope of Translation Validation by Augmenting Path Based Equivalence Checkers with SMT Solvers.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    International Symposium on VLSI Design and Test (VDAT), July 2014, pp: 1-6.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?id=2528231" target="_blank">Experimentation with SMT Solvers and Theorem Provers for Verification of Loop and Arithmetic Transformations.</a><br>
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IBM Collaborative Academia Research Exchange (I-CARE), October 2013, pp: 3:1-3:4. <br>
    <a href="http://kunalbanerjee.github.io/documents/BestPaperAward_ICARE2013.pdf" target="_blank"><font color="#8A0808">Received "Best Paper Award"</font></a>
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6628337" target="_blank">Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic.</a><br>
    Partha De, <b>Kunal Banerjee</b>, Chittaranjan Mandal, Debdeep Mukhopadhyay. <br>
    Euromicro Conference on Digital System Design (DSD), September 2013, pp: 641-644. 
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6526555" target="_blank">A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa, Dipankar Sarkar, Chittaranjan Mandal. <br>
    International Symposium on Electronic System Design (ISED), December 2012, pp: 67-71. 
    </li>
<li><a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5992498" target="_blank">Equivalence Checking of Array-Intensive Programs.</a><br>
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2011, pp: 156-161. 
    </li>
</ol>
<h4>Others</h4>
<ol>
  <li><a href="https://arxiv.org/abs/1906.06440" target="_blank">High-Performance Deep Learning via a Single Building Block.</a><br>
    Evangelos Georganas, <b>Kunal Banerjee</b>, Dhiraj Kalamkar, Sasikanth Avancha, Anand Venkat, Michael Anderson, Greg Henry, Hans Pabst, Alexander Heinecke. <br>
    Preprint on arXiv, June 2019, arXiv:1906.06440. <br>
    (Accepted as Research Poster in SuperComputing 2019.) 
  </li>
  <li><a href="https://arxiv.org/abs/1905.12322" target="_blank">A Study of BFLOAT16 for Deep Learning Training.</a><br>
    Dhiraj Kalamkar, Dheevatsa Mudigere, Naveen Mellempudi, Dipankar Das, <b>Kunal Banerjee</b>, Sasikanth Avancha, Dharma Teja Vooturi, Nataraj Jammalamadaka, Jianyu Huang, Hector Yuen, Jiyan Yang, Jongsoo Park, Alexander Heinecke, Evangelos Georganas, Sudarshan Srinivasan, Abhisek Kundu, Misha Smelyanskiy, Bharat Kaul, Pradeep Dubey. <br>
    Preprint on arXiv, May 2019, arXiv:1905.12322.
  </li>
  <li><a href="https://arxiv.org/abs/1905.09137" target="_blank">A Quick Introduction to Functional Verification of Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa. <br>
    Preprint on arXiv, May 2019, arXiv:1905.09137.
  </li>
  <li><a href="https://2019.isc-program.com/presentation/?id=post129&sess=sess182" target="_blank">Optimizing Deep Learning LSTM Topologies on Intel Xeon Architecture.</a><br>
    <b>Kunal Banerjee</b>, Evangelos Georganas, Dhiraj Kalamkar, Alexander Heinecke. <br>
    ISC High Performance, June 2019, Research Poster. <br>
    <a href="https://www.isc-hpc.com/files/isc_events/documents/ISC2019_Summary.pdf" target="_blank"><font color="#8A0808">Received "Best Research Poster Award" in "Artificial Intelligence and Machine Learning" track</font></a>
  </li>
  <li><a href="http://kunalbanerjee.github.io/documents/sc_2017_poster_abstract.pdf" target="_blank">Understanding the Performance of Small Convolution Operations for CNN on Intel Architecture.</a><br>
    Alexander Heinecke, Evangelos Georganas, <b>Kunal Banerjee</b>, Dhiraj Kalamkar, Narayanan Sundaram, Anand Venkat, Greg Henry, Hans Pabst. <br>
    International Conference for High Performance Computing, Networking, Storage and Analysis (SuperComputing), November 2017, Research Poster.
    </li>
<li><a href="http://arxiv.org/abs/1707.04679" target="_blank">Ternary Residual Networks</a><br>
    Abhisek Kundu, <b>Kunal Banerjee</b>, Naveen Mellempudi, Dheevatsa Mudigere, Dipankar Das, Bharat Kaul, Pradeep Dubey. <br>
    Preprint on arXiv, July 2017, arXiv:1707.04679. <br>
    (Accepted as <a href="http://www.sysml.cc/doc/24.pdf" target="_blank">extended abstract</a> in SysML 2018. Presented at Intel AI DevCon 2018.)
    </li>
<li><a href="http://kunalbanerjee.github.io/documents/popl_src_2015_draft.pdf" target="_blank">An Equivalence Checking Mechanism for Handling Recurrences in Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>. <br>
    Principles of Programming Languages (POPL): Student Research Competition, January 2015, pp: 1-2.
    </li>
</ol>

<a id="activity"> </a> 
<hr>
<h3> Activities </h3>
<ul>
  <li><b><font color="#8A0808">Program Committee Member</font></b></li><br>
  <a href="https://isoft.acm.org/isec2019/" target="_blank">ISEC 2019</a>, <a href="http://vdat2019.iiti.ac.in/" target="_blank">VDAT 2019</a>, <a href="http://vdat2018.tce.edu/" target="_blank">VDAT 2018</a>, <a href="https://www.iitr.ac.in/vdat2017/" target="_blank">VDAT 2017</a>
</ul>

<ul>
  <li><b><font color="#8A0808">Reviewer</font></b></li><br>
  <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43" target="_blank">IEEE TCAD</a>, <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=92" target="_blank">IEEE TVLSI</a>, <a href="http://digital-library.theiet.org/content/journals/iet-cdt" target="_blank">IET CDT</a> and various conferences
</ul>

<ul>
  <li><b><font color="#8A0808">Tutorials/Talks</font></b></li>
   <ul>
      <li>Delivered a tutorial on <a href="https://dl.acm.org/citation.cfm?id=3180078" target="_blank">Compiler-agnostic Translation Validation</a> at <a href="https://isoft.acm.org/isec2018/tutorials.php" target="_blank">Innovations in Software Engineering Conference (ISEC) 2018</a>.</li>
      <li>Delivered a talk on <a href="http://kunalbanerjee.github.io/documents/TCS_Talk_2014.pdf" target="_blank">Translation Validation of Embedded System Specifications using Equivalence Checking</a> at <a href="http://www.tcs.com/research/Pages/tcs-labs.aspx#trddc-software" target="_blank">Tata Research Development and Design Centre (TRDDC)</a>.</li>
      <li>Delivered a talk on <a href="http://kunalbanerjee.github.io/documents/FMUM_2014.pdf" target="_blank">Translation Validation using Path Based Equivalence Checkers Augmented with SMT Solvers</a> at <a href="http://fmindia.cmi.ac.in/update2014/" target="_blank">Formal Methods Update Meeting 2014</a>.</li>
      <li>Delivered a lecture on "Logic Synthesis" at AVLSI Lab Summer Course 2010, IIT Kharagpur.</li>
   </ul>
</ul>

<ul>
  <li><b><font color="#8A0808">Memberships</font></b></li>
   <ul>
      <li> ACM Member (2014 - Present)</li>
      <li> IEEE Member (2012 - Present)</li>
   </ul>
</ul>


<hr>
<table width="100%">
<tbody><tr>
<td style="" align="left">
<a href="https://github.com/KunalBanerjee" target="_blank"><img src="http://kunalbanerjee.github.io/images/github_logo.png" width="35"></a>
<a href="https://www.researchgate.net/profile/Kunal_Banerjee" target="_blank"><img src="http://kunalbanerjee.github.io/images/rgate_logo.png" width="35"></a>
<a href="http://www.linkedin.com/in/kunal-banerjee-cse" target="_blank"><img src="http://kunalbanerjee.github.io/images/linkedin_logo.jpg" width="35"></a>
<a href="https://www.facebook.com/kunal.banerjee.cse" target="_blank"><img src="http://kunalbanerjee.github.io/images/facebook_logo.jpg" width="35"></a>
<a href="https://twitter.com/kunal_banerjee_" target="_blank"><img src="http://kunalbanerjee.github.io/images/twitter_logo.png" width="35"></a>
</td>
<td style="" align="right"><font color="gray"> Last updated: Sep 11, 2019.</font></td>
</tr>
</tbody>
</table>


</body>
</html>
