% This file contains the bibliographies for the PhD thesis (IEEE Abbreviations)
% Created by Louis
% Date:    11/05/2018
% Update1: 01/06/2018
% Update2: 15/08/2018
% Update3: 25/11/2018
% Update4: 13/12/2018

%1
@inproceedings{capalija2013high,
	title={A high-performance overlay architecture for pipelined execution of data flow graphs},
	author={Capalija, Davor and Abdelrahman, Tarek S},
	booktitle={Proc. 23rd Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--8},
	year={2013}
}
%2
@article{feist2012vivado,
	title={Vivado design suite},
	author={Feist, Tom},
	journal={White Paper},
	volume={5},
	year={2012}
}
%3
@inproceedings{czajkowski2012opencl,
	title={From {OpenCL} to high-performance hardware on {FPGAs}},
	author={Czajkowski, Tomasz S and Aydonat, Utku and Denisenko, Dmitry and Freeman, John and Kinsner, Michael and Neto, David and Wong, Jason and Yiannacouras, Peter and Singh, Deshanand P},
	booktitle={Proc. 22nd Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={531--534},
	year={2012}
}
%4
@inproceedings{canis2011legup,
	title={{LegUp:} high-level synthesis for {FPGA-based} processor/accelerator systems},
	author={Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
	booktitle={Proc. 19th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={33--36},
	year={2011}
}
%5
@inproceedings{coole2015adjustable,
	title={Adjustable-cost overlays for runtime compilation},
	author={Coole, James and Stitt, Greg},
	booktitle={Proc. 23rd Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={21--24},
	year={2015}
}
%6
@inproceedings{rashid2014comparing,
	title={Comparing performance, productivity and scalability of the {TILT} overlay processor to {OpenCL HLS}},
	author={Rashid, Rafat and Steffan, J Gregory and Betz, Vaughn},
	booktitle={Proc. Int. Conf. Field-Programmable Technol. (FPT)},
	pages={20--27},
	year={2014}
}
%7
@inproceedings{koch2013efficient,
	title={An efficient {FPGA} overlay for portable custom instruction set extensions},
	author={Koch, Dirk and Beckhoff, Christian and Lemieux, Guy GF},
	booktitle={Proc. 23rd Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--8},
	year={2013}
}
%8
@inproceedings{shukla2006quku,
	title={{QUKU: A} coarse grained paradigm for {FPGAs}},
	author={Shukla, Sunil and Bergmann, Neil W and Becker, J{\"u}rgen},
	booktitle={Proc. Dagstuhl Seminar},
	year={2006}
}
%9
@inproceedings{coole2010intermediate,
	title={Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing},
	author={Coole, James and Stitt, Greg},
	booktitle={Proc. Int. Conf. Hardware/Software Codesign and Syst. Synthesis (CODES+ ISSS)},
	pages={13--22},
	year={2010}
}
%10
@inproceedings{govindaraju2011dynamically,
	title={Dynamically specialized datapaths for energy efficient computing},
	author={Govindaraju, Venkatraman and Ho, Chen-Han and Sankaralingam, Karthikeyan},
	booktitle={Proc. Int. Symp. High Performance Comput. Archit. (HPCA)},
	pages={503--514},
	year={2011}
}
%11
@inproceedings{benson2012design,
	title={Design, integration and implementation of the {DySER} hardware accelerator into {OpenSPARC}},
	author={Benson, Jesse and Cofell, Ryan and Frericks, Chris and Ho, Chen-Han and Govindaraju, Venkatraman and Nowatzki, Tony and Sankaralingam, Karthikeyan},
	booktitle={Proc. 18th Int. Symp. High Performance Comput. Archit. (HPCA)},
	pages={1--12},
	year={2012}
}
%12
@inproceedings{capalija2011towards,
	title={Towards synthesis-free {JIT} compilation to commodity {FPGAs}},
	author={Capalija, Davor and Abdelrahman, Tarek S},
	booktitle={Proc. 19th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={202--205},
	year={2011}
}
%13
@inproceedings{heyse2013efficient,
	title={Efficient implementation of virtual coarse grained reconfigurable arrays on {FPGAs}},
	author={Heyse, Karel and Davidson, Timothy N and Vansteenkiste, Elias and Bruneel, Karel and Stroobandt, Dirk},
	booktitle={Proc. 23rd Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--8},
	year={2013}
}
%14
@inproceedings{jain2015efficient,
	title={Efficient overlay architecture based on {DSP} blocks},
	author={Jain, Abhishek Kumar and Fahmy, Suhaib A and Maskell, Douglas L},
	booktitle={Proc. 23rd Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={25--28},
	year={2015}
}
%15
@inproceedings{jain2016throughput,
	title={Throughput oriented {FPGA} overlays using {DSP} blocks},
	author={Jain, Abhishek Kumar and Maskell, Douglas L and Fahmy, Suhaib A},
	booktitle={Proc. Conf. Design, Autom. and Test in Europe (DATE)},
	pages={1628--1633},
	year={2016}
}
%16
@inproceedings{lam1988software,
	title={Software pipelining: An effective scheduling technique for {VLIW} machines},
	author={Lam, Monica},
	booktitle={ACM Sigplan Notices},
	volume={23},
	number={7},
	pages={318--328},
	year={1988}
}
%17
@inproceedings{yiannacouras2005microarchitecture,
	title={The microarchitecture of {FPGA-based} soft processors},
	author={Yiannacouras, Peter and Rose, Jonathan and Steffan, J Gregory},
	booktitle={Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES)},
	pages={202--212},
	year={2005}
}
%18
@inproceedings{kinsy2011heracles,
	title={Heracles: Fully synthesizable parameterized mips-based multicore system},
	author={Kinsy, Michel A and Pellauer, Michael and Devadas, Srinivas},
	booktitle={Proc. 21st Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={356--362},
	year={2011}
}
%19
@inproceedings{brant2012zuma,
	title={{ZUMA: An} open {FPGA} overlay architecture},
	author={Brant, Alexander and Lemieux, Guy GF},
	booktitle={Proc. 20th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={93--96},
	year={2012}
}
%20
@inproceedings{laforest2012octavo,
	title={Octavo: an {FPGA-centric} processor family},
	author={LaForest, Charles Eric and Steffan, John Gregory},
	booktitle={Proc. 20th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={219--228},
	year={2012}
}
%21
@inproceedings{paul2012remorph,
	title={{reMORPH:} a runtime reconfigurable architecture},
	author={Paul, Kolin and Dash, Chinmaya and Moghaddam, Mansureh Shahraki},
	booktitle={Proc. 15th Euromicro Conf. Digit. Syst. Design (DSD)},
	pages={26--33},
	year={2012}
}
%22
@phdthesis{brant2013coarse,
	title={Coarse and fine grain programmable overlay architectures for {FPGAs}},
	author={Brant, Alexander Dunlop},
	year={2013},
	school={University of British Columbia}
}
%23
@inproceedings{severance2013embedded,
	title={Embedded supercomputing in {FPGAs} with the {VectorBlox MXP} matrix processor},
	author={Severance, Aaron and Lemieux, Guy GF},
	booktitle={Proc. Int. Conf. Hardware/Software Codesign and Syst. Synthesis (CODES+ ISSS)},
	pages={1--10},
	year={2013}
}
%24
@inproceedings{liu2013soft,
	title={A soft coarse-grained reconfigurable array based high-level synthesis methodology: Promoting design productivity and exploring extreme {FPGA} frequency},
	author={Liu, Cheng and Yu, Colin Lin and So, Hayden Kwok-Hay},
	booktitle={Proc. 21st Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={228--228},
	year={2013}
}
%25
@inproceedings{ovtcharov2013tilt,
	title={{TILT:} a multithreaded {VLIW} soft processor family},
	author={Ovtcharov, Kalin and Tili, Ilian and Steffan, J Gregory},
	booktitle={Proc. 23rd Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--4},
	year={2013}
}
%26
@inproceedings{li2016area,
	title={An area-efficient {FPGA} overlay using {DSP} block based time-multiplexed functional units},
	author={Li, Xiangwei and Jain, Abhishek and Maskell, Douglas and Fahmy, Suhaib A},
	booktitle={Proc. 2nd Int. Workshop on Overlay Archit. for FPGAs (OLAF)},
	year={2016}
}
%27
@inproceedings{jain2016deco,
	title={{DeCO:} A {DSP} block based {FPGA} accelerator overlay with low overhead interconnect},
	author={Jain, Abhishek Kumar and Li, Xiangwei and Singhai, Pranjul and Maskell, Douglas L and Fahmy, Suhaib A},
	booktitle={Proc. 24th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={1--8},
	year={2016}
}
%28
@inproceedings{gray2016grvi,
	title={{GRVI-Phalanx: A} massively parallel {RISC-V FPGA} accelerator},
	author={Gray, Jan},
	booktitle={Proc. 24th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={17--20},
	year={2016}
}
%29
@article{jain2014virtualized,
	title={Virtualized execution and management of hardware tasks on a hybrid {ARM-FPGA} platform},
	author={Jain, Abhishek Kumar and Pham, Khoa Dang and Cui, Jin and Fahmy, Suhaib A and Maskell, Douglas L},
	journal={J. of Signal Process. Syst.},
	volume={77},
	number={1-2},
	pages={61--76},
	year={2014}
}
%30
@misc{ug9842017microblaze,
	title={{MicroBlaze} processor reference guide},
	author={{Xilinx Ltd.}},
	year={2017}
}
%31
@misc{nios2016processor,
	title={Nios {II} processor reference handbook},
	author={{Altera Ltd.}},
	year={2016}
}
%32
@inproceedings{plavec2005experiences,
	title={Experiences with soft-core processor design},
	author={Plavec, Franjo and Fort, Blair and Vranesic, Zvonko G and Brown, Stephen Dean},
	booktitle={Proc. 19th Int. Parallel and Distrib. Process. Symp. (IPDPS)},
	pages={167b},
	year={2005}
}
%33
@inproceedings{kranenburg2010mb,
	title={{MB-LITE: A} robust, light-weight soft-core implementation of the {MicroBlaze} architecture},
	author={Kranenburg, Tamar and Van Leuken, Rene},
	booktitle={Proc. Conf. Design, Autom. and Test in Europe (DATE)},
	pages={997--1000},
	year={2010}
}
%34
@book{weaver2008opensparc,
	title={{OpenSPARC Internals: OpenSPARC T1/T2 CMT Throughput Computing}},
	author={Weaver, David L},
	year={2008},
	publisher={Sun Microsystems}
}
%35
@misc{lampret2001openrisc,
	title={{OpenRISC 1200 IP core specification}},
	author={Lampret, Damjan},
	year={2001},
	url={https://opencores.org}
}
%36
@misc{rhoads2009plasma,
	title={Plasma-most {MIPS I(TM)} opcodes},
	author={Rhoads, Steve},
	year={2009},
	url={https://opencores.org/project,plasma}
}
%37
@article{waterman2011risc,
	title={The {RISC-V} instruction set manual, volume i: Base user-level isa},
	author={Waterman, Andrew and Lee, Yunsup and Patterson, David A and Asanovic, Krste},
	journal={EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2011-62},
	year={2011}
}
%38
@article{gaisler2007grlib,
	title={{GRLIB IP} core user's manual},
	author={Gaisler, Jiri and Catovic, Edvin and Isomaki, Marko and Glembo, Kristoffer and Habinc, Sandi},
	journal={Gaisler research},
	year={2007}
}
%39
@article{gaisler2017grlib,
	title={{GRLIB IP} core user's manual},
	author={COBHAM GAISLER AB},
	year={2017}
}
%40
@inproceedings{jia2014survey,
	title={A survey of open source processors for {FPGAs}},
	author={Jia, Rui and Lin, Colin Yu and Guo, Zhenhong and Chen, Rui and Wang, Fei and Gao, Tongqiang and Yang, Haigang},
	booktitle={Proc. 24th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--6},
	year={2014}
}
%41
@inproceedings{dimond2005custard,
	title={{CUSTARD}-a customisable threaded {FPGA} soft processor and tools},
	author={Dimond, Robert and Mencer, Oskar and Luk, Wayne},
	booktitle={Proc. 15th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--6},
	year={2005}
}
%42
@inproceedings{cheah2012idea,
	title={{iDEA: A DSP} block based {FPGA} soft processor},
	author={Cheah, Hui Yan and Fahmy, Suhaib A and Maskell, Douglas L},
	booktitle={Proc. Int. Conf. Field-Programmable Technol. (FPT)},
	pages={151--158},
	year={2012}
}
%43
@inproceedings{labrecque2008scaling,
	title={Scaling soft processor systems},
	author={Labrecque, Martin and Yiannacouras, Peter and Steffan, J Gregory},
	booktitle={Proc. 16th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={195--205},
	year={2008}
}
%44
@inproceedings{yiannacouras2006application,
	title={Application-specific customization of soft processor microarchitecture},
	author={Yiannacouras, Peter and Steffan, J Gregory and Rose, Jonathan},
	booktitle={Proc. 14th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={201--210},
	year={2006}
}
%45
@article{cheah2014idea,
	title={The {iDEA DSP} Block-Based Soft Processor for {FPGAs}},
	author={Cheah, Hui Yan and Brosser, Fredrik and Fahmy, Suhaib A and Maskell, Douglas L},
	journal={ACM Trans. on Reconfigurable Technol. and Syst. (TRETS)},
	volume={7},
	number={3},
	pages={19},
	year={2014}
}
%46
@inproceedings{hui2015data,
	title={On Data Forwarding in Deeply Pipelined Soft Processors},
	author={Hui Yan, Cheah and Fahmy, Suhaib and Kapre, Nachiket},
	booktitle={Proc. 23rd Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={181--189},
	year={2015}
}
%47
@inproceedings{schelle2010intel,
	title={Intel nehalem processor core made {FPGA} synthesizable},
	author={Schelle, Graham and Collins, Jamison and Schuchman, Ethan and Wang, Perrry and Zou, Xiang and Chinya, Gautham and Plate, Ralf and Mattner, Thorsten and Olbrich, Franz and Hammarlund, Per and others},
	booktitle={Proc. 18th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={3--12},
	year={2010}
}
%48
@inproceedings{labrecque2007improving,
	title={Improving pipelined soft processors with multithreading},
	author={Labrecque, Martin and Steffan, J Gregory},
	booktitle={Proc. 17th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={210--215},
	year={2007}
}
%49
@inproceedings{fort2006multithreaded,
	title={A multithreaded soft processor for {SoPC} area reduction},
	author={Fort, Blair and Capalija, Davor and Vranesic, Zvonko G and Brown, Stephen D},
	booktitle={Proc. 14th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={131--142},
	year={2006}
}
%50
@inproceedings{moussali2007supporting,
	title={Supporting multithreading in configurable soft processor cores},
	author={Moussali, Roger and Ghanem, Nabil and Saghir, Mazen AR},
	booktitle={Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES)},
	pages={155--159},
	year={2007}
}
%51
@article{dimond2006application,
	title={Application-specific customisation of multi-threaded soft processors},
	author={Dimond, R and Mencer, O and Luk, W},
	journal={IEE Proc.-Comput. and Digital Tech.},
	volume={153},
	number={3},
	pages={173--180},
	year={2006}
}
%52
@article{laforest2017microarchitectural,
	title={Microarchitectural Comparison of the {MXP} and {Octavo} Soft-Processor {FPGA} Overlays},
	author={Laforest, Charles Eric and Anderson, Jason H},
	journal={ACM Trans. on Reconfigurable Technol. and Syst. (TRETS)},
	volume={10},
	number={3},
	pages={19},
	year={2017}
}
%53
@inproceedings{jones2005fpga,
	title={An {FPGA-based VLIW} processor with custom hardware execution},
	author={Jones, Alex K and Hoare, Raymond and Kusic, Dara and Fazekas, Joshua and Foster, John},
	booktitle={Proc. 13th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={107--117},
	year={2005}
}
%54
@phdthesis{rashid2015dual,
	title={A Dual-Engine Fetch/Compute Overlay Processor for FPGAs},
	author={Rashid, Rafat},
	year={2015},
	school={University of Toronto}
}
%55
@article{kozyrakis2003overcoming,
	title={Overcoming the limitations of conventional vector processors},
	author={Kozyrakis, Christos and Patterson, David},
	journal={ACM SIGARCH Comput. Archit. News},
	volume={31},
	number={2},
	pages={399--409},
	year={2003}
}
%56
@inproceedings{yiannacouras2008vespa,
	title={{VESPA:} portable, scalable, and flexible {FPGA-based} vector processors},
	author={Yiannacouras, Peter and Steffan, J Gregory and Rose, Jonathan},
	booktitle={Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES)},
	pages={61--70},
	year={2008}
}
%57
@inproceedings{yu2008vector,
	title={Vector processing as a soft-core {CPU} accelerator},
	author={Yu, Jason and Lemieux, Guy and Eagleston, Christpher},
	booktitle={Proc. 16th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={222--232},
	year={2008}
}
%58
@inproceedings{chou2011vegas,
	title={{VEGAS:} soft vector processor with scratchpad memory},
	author={Chou, Christopher H and Severance, Aaron and Brant, Alex D and Liu, Zhiduo and Sant, Saurabh and Lemieux, Guy GF},
	booktitle={Proc. 19th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={15--24},
	year={2011}
}
%59
@inproceedings{severance2012venice,
	title={{VENICE:} A compact vector processor for {FPGA} applications},
	author={Severance, Aaron and Lemieux, George},
	booktitle={Proc. Int. Conf. Field-Programmable Technol. (FPT)},
	pages={261--268},
	year={2012}
}
%60
@inproceedings{kozyrakis2002vector,
	title={{Vector} vs. superscalar and {VLIW} architectures for embedded multimedia benchmarks},
	author={Kozyrakis, Christoforos and Patterson, David},
	booktitle={Proc. 35th Int. Symp. Microarchitecture},
	pages={283--293},
	year={2002}
}
%61
@inproceedings{yiannacouras2009fine,
	title={Fine-grain performance scaling of soft vector processors},
	author={Yiannacouras, Peter and Steffan, J Gregory and Rose, Jonathan},
	booktitle={Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES)},
	pages={97--106},
	year={2009}
}
%62
@article{yu2009vector,
	title={Vector processing as a soft processor accelerator},
	author={Yu, Jason and Eagleston, Christopher and Chou, Christopher Han-Yu and Perreault, Maxime and Lemieux, Guy},
	journal={ACM Trans. on Reconfigurable Technol. and Syst. (TRETS)},
	volume={2},
	number={2},
	pages={12},
	year={2009}
}
%63
@inproceedings{severance2014soft,
	title={Soft vector processors with streaming pipelines},
	author={Severance, Aaron and Edwards, Joe and Omidian, Hossein and Lemieux, Guy},
	booktitle={Proc. 22nd Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={117--126},
	year={2014}
}
%64
@inproceedings{andryc2013flexgrip,
	title={{FlexGrip: A soft GPGPU for FPGAs}},
	author={Andryc, Kevin and Merchant, Murtaza and Tessier, Russell},
	booktitle={Proc. Int. Conf. Field-Programmable Technol. (FPT)},
	pages={230--237},
	year={2013}
}
%65
@article{balasubramanian2015enabling,
	title={{Enabling GPGPU low-level hardware explorations with MIAOW: an open-source RTL implementation of a GPGPU}},
	author={Balasubramanian, Raghuraman and Gangadhar, Vinay and Guo, Ziliang and Ho, Chen-Han and Joseph, Cherin and Menon, Jaikrishnan and Drumond, Mario Paulo and Paul, Robin and Prasad, Sharath and Valathol, Pradip and others},
	journal={ACM Trans. on Archit. and Code Optimization (TACO)},
	volume={12},
	number={2},
	pages={21},
	year={2015}
}
%66
@inproceedings{al2016fgpu,
	title={{FGPU: An SIMT-architecture for FPGAs}},
	author={Al Kadi, Muhammed and Janssen, Benedikt and Huebner, Michael},
	booktitle={Proc. 24th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={254--263},
	year={2016}
}
%67
@inproceedings{duarte2017scratch,
	title={{SCRATCH:} an end-to-end application-aware {soft-GPGPU} architecture and trimming tool},
	author={Duarte, Pedro and Tomas, Pedro and Falcao, Gabriel},
	booktitle={Proc. 50th Int. Symp. Microarchitecture},
	pages={165--177},
	year={2017}
}
%68
@inproceedings{liu2015quickdough,
	title={{QuickDough: a rapid FPGA loop accelerator design framework using soft CGRA overlay}},
	author={Liu, Cheng and Ng, Ho-Cheung and So, Hayden Kwok-Hay},
	booktitle={Proc. Int. Conf. Field-Programmable Technol. (FPT)},
	pages={56--63},
	year={2015}
}
%69
@inproceedings{kapre2015hoplite,
	title={{Hoplite: Building austere overlay NoCs for FPGAs}},
	author={Kapre, Nachiket and Gray, Jan},
	booktitle={Proc. 25th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--8},
	year={2015}
}
%70
@article{hilton2006pnoc,
	title={{PNoC: a flexible circuit-switched NoC for FPGA-based systems}},
	author={Hilton, Clint and Nelson, Brent},
	journal={IEE Proc.-Comput. and Digital Tech.},
	volume={153},
	number={3},
	pages={181--188},
	year={2006}
}
%71
@incollection{mei2003adres,
	title={{ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix}},
	author={Mei, Bingfeng and Vernalde, Serge and Verkest, Diederik and De Man, Hugo and Lauwereins, Rudy},
	booktitle={Proc. 13rd Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={61--70},
	year={2003}
}
%72
@inproceedings{singh1998morphosys,
	title={{MorphoSys: A} reconfigurable architecture for multimedia applications},
	author={Singh, Hartej and Lee, Ming-Hau and Lu, Guangming and Kurdahi, Fadi J and Bagherzadeh, Nader and others},
	booktitle={Proc. XI Brazilian Symp. Integr. Circuit Design},
	pages={134--139},
	year={1998}
}
%73
@article{jain2016adapting,
	title={{Adapting the DySER architecture with DSP blocks as an Overlay for the Xilinx Zynq}},
	author={Jain, Abhishek Kumar and Li, Xiangwei and Fahmy, Suhaib A and Maskell, Douglas L},
	journal={ACM SIGARCH Comput. Archit. News},
	volume={43},
	number={4},
	pages={28--33},
	year={2016}
}
%74
@article{leiserson1985fat,
	title={{Fat-trees:} universal networks for hardware-efficient supercomputing},
	author={Leiserson, Charles E},
	journal={IEEE Trans. on Comput.},
	volume={100},
	number={10},
	pages={892--901},
	year={1985}
}
%75
@inproceedings{kumar2017120,
	title={{120-core microAptiv MIPS Overlay for the Terasic DE5-NET FPGA board}},
	author={Kumar HB, Chethan and Ravi, Prashant and Modi, Gourav and Kapre, Nachiket},
	booktitle={Proc. 25th Int. Symp. Field Program. Gate Arrays (FPGA)},
	pages={141--146},
	year={2017}
}
%76
@inproceedings{harris2016mipsfpga,
	title={{MIPSfpga:} Hands-on learning on a commercial soft-core},
	author={Harris, Sarah L and Owen, Robert and Sedano, Enrique and Martinez, Daniel Chaver},
	booktitle={Proc. 11th European Workshop on Microelectronics Education (EWME)},
	pages={1--5},
	year={2016}
}
%77
@inproceedings{hartenstein2001coarse,
	title={Coarse grain reconfigurable architectures},
	author={Hartenstein, Reiner},
	booktitle={Proc. Asia and South Pacific Design Automation Conference (ASP-DAC)},
	pages={564--569},
	year={2001}
}
%78
@inproceedings{hartenstein2001decade,
	title={A decade of reconfigurable computing: a visionary retrospective},
	author={Hartenstein, Reiner},
	booktitle={Proc. Conf. Design, Autom. and Test in Europe (DATE)},
	pages={642--649},
	year={2001}
}
%79
@inproceedings{ferreira2011fpga,
	title={{An FPGA}-based heterogeneous coarse-grained dynamically reconfigurable architecture},
	author={Ferreira, Ricardo and Vendramini, Julio Goldner and Mucida, Lucas and Pereira, Monica Magalhaes and Carro, Luigi},
	booktitle={Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES)},
	pages={195--204},
	year={2011}
}
%80
@inproceedings{li2018time,
	title={A time-multiplexed {FPGA} overlay with linear interconnect},
	author={Li, Xiangwei and Jain, Abhishek and Maskell, Douglas and Fahmy, Suhaib A},
	booktitle={Proc. Conf. Design, Autom. and Test in Europe (DATE)},
	pages={1075--1080},
	year={2018}
}
%81
@book{koch2016fpgas,
	title={FPGAs for Software Programmers},
	author={Koch, Dirk and Hannig, Frank and Ziener, Daniel},
	year={2016}
}
%82
@phdthesis{laforest2015high,
	title={High-speed soft-processor architecture for {FPGA} overlays},
	author={LaForest, Charles Eric},
	year={2015},
	school={University of Toronto}
}
%83
@inproceedings{cong2014fully,
	title={A fully pipelined and dynamically composable architecture of {CGRA}},
	author={Cong, Jason and Huang, Hui and Ma, Chiyuan and Xiao, Bingjun and Zhou, Peipei},
	booktitle={Proc. 22nd Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={9--16},
	year={2014}
}
%84
@inproceedings{kapre2015graphmmu,
	title={{GraphMMU: Memory management unit for sparse graph accelerators}},
	author={Kapre, Nachiket and Jianglei, Han and Bean, Andrew and Moorthy, Pradeep and others},
	booktitle={Proc. Int. Parallel and Distrib. Process. Symp. Workshop (IPDPSW)},
	pages={113--120},
	year={2015}
}
%85
@misc{binipolynomial,
	title={Polynomial test suite, 1996},
	author={Bini, D and Mourrain, B},
	url={http://www-sop.inria.fr/saga/POL}
}


%%%%%%%%%%%%%%%%%%
% Add for CH2
%%%%%%%%%%%%%%%%%%
@misc{eembcembedded,
  title={The Embedded Microprocessor Benchmark Consortium},
  author={EEMBC, El Dorado Hills},
  url={https://www.eembc.org}
}

@inproceedings{lau2006automated,
  title={Automated generation of hardware accelerators with direct memory access from {ANSI/ISO} standard {C} functions},
  author={Lau, David and Pritchard, Orion and Molson, Philippe},
  booktitle={Proc. 14th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
  pages={45--56},
  year={2006}
}

@article{kuon2008fpga,
	title={{FPGA} architecture: Survey and challenges},
	author={Kuon, Ian and Tessier, Russell and Rose, Jonathan},
	journal={Foundations and Trends in Electronic Design Automation},
	volume={2},
	number={2},
	pages={135--253},
	year={2008}
}

@article{stitt2011field,
	title={Are field-programmable gate arrays ready for the mainstream?},
	author={Stitt, Greg},
	journal={IEEE Micro},
	volume={31},
	number={6},
	pages={58--63},
	year={2011}
}

@inproceedings{jain2016coarse,
	title={Are coarse-grained overlays ready for general purpose application acceleration on {FPGAs}?},
	author={Jain, Abhishek Kumar and Maskell, Douglas L and Fahmy, Suhaib A},
	booktitle={Proc. 14th Int. Conf. on Pervasive, Intel. and Comput. (PICom)},
	pages={586--593},
	year={2016}
}

%%%%%%%%%%%%%%%%%%
% Add for CH3
%%%%%%%%%%%%%%%%%%
@article{stitt2011intermediate,
	title={Intermediate fabrics: Virtual architectures for near-instant {FPGA} compilation},
	author={Stitt, Greg and Coole, James},
	journal={IEEE Embedded Syst. Letters},
	volume={3},
	number={3},
	pages={81--84},
	year={2011}
}

@inproceedings{gopalakrishnan2007finding,
	title={Finding linear building-blocks for {RTL} synthesis of polynomial datapaths with fixed-size bit-vectors},
	author={Gopalakrishnan, Sivaram and Kalla, Priyank and Meredith, M Brandon and Enescu, Florian},
	booktitle={Int. Conf. On Comput. Aided Design (ICCAD)},
	pages={143--148},
	year={2007}
}

@inproceedings{hoy2015performance,
	title={Performance evaluation of a {DySER FPGA} prototype system spanning the compiler, microarchitecture, and hardware implementation},
	author={Hoy, Chen-Han and Govindarajuz, Venkatraman and Nowatzki, Tony and Nagaraju, Ranjini and Marzecy, Zachary and Agarwal, Preeti and Frericks, Chris and Cofell, Ryan and Sankaralingam, Karthikeyan},
	booktitle={Int. Symp. on Performance Analysis of Syst. and Software (ISPASS)},
	pages={203--214},
	year={2015}
}

%%%%%%%%%%%%%%%%%%
% Add for CH4
%%%%%%%%%%%%%%%%%%
@article{rau1992register,
	title={Register allocation for software pipelined loops},
	author={Rau, B Ramakrishna and Lee, Meng and Tirumalai, Parthasarathy P and Schlansker, Michael S},
	journal={ACM SIGPLAN Notices},
	volume={27},
	number={7},
	pages={283--299},
	year={1992}
}

@inproceedings{kavvadias2013hardware,
	title={Hardware design space exploration using {HercuLeS HLS}},
	author={Kavvadias, Nikolaos and Masselos, Kostas},
	booktitle={Proc. 17th Panhellenic Conf. on Informatics (PCI)},
	pages={195--202},
	year={2013}
}

@inproceedings{rau1994iterative,
	title={Iterative modulo scheduling: An algorithm for software pipelining loops},
	author={Rau, B Ramakrishna},
	booktitle={Proc. 27th Int. Symp. on Microarchitecture (MICRO)},
	pages={63--74},
	year={1994}
}

%%%%%%%%%%%%%%%%%%
% Add for CH5
%%%%%%%%%%%%%%%%%%
@article{jacobsen2015riffa,
	title={{RIFFA} 2.1: A reusable integration framework for {FPGA} accelerators},
	author={Jacobsen, Matthew and Richmond, Dustin and Hogains, Matthew and Kastner, Ryan},
	journal={ACM Trans. on Reconfigurable Technol. and Syst. (TRETS)},
	volume={8},
	number={4},
	pages={22},
	year={2015}
}

@misc{xillybus2018,
	title={{IP} core product brief},
	author={{Xillybus Ltd.}},
	url = {https://www.xillybus.com}
}

@misc{nwlogic2018,
	title={{PCI Express} solution overview},
	author={{Northwest Logic Inc.}},
	url = {https://nwlogic.com/products/pci-express-solution/}
}

@article{vipin2014zycap,
	title={{ZyCAP: Efficient partial reconfiguration management on the Xilinx Zynq}},
	author={Vipin, Kizheppatt and Fahmy, Suhaib A},
	journal={IEEE Embedded Syst. Letters},
	volume={6},
	number={3},
	pages={41--44},
	year={2014}
}

@inproceedings{vipin2014dyract,
	title={{DyRACT: A partial reconfiguration enabled accelerator and test platform}},
	author={Vipin, Kizheppatt and Fahmy, Suhaib A},
	booktitle={Proc. 24th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--7},
	year={2014}
}

@inproceedings{gong2014efficient,
	title={{An efficient and flexible host-FPGA PCIe communication library}},
	author={Gong, Jian and Wang, Tao and Chen, Jiahua and Wu, Haoyang and Ye, Fan and Lu, Songwu and Cong, Jason},
	booktitle={Proc. 24th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--6},
	year={2014}
}

@article{de2016fflink,
	title={{ffLink: A lightweight high-performance open-source PCI Express Gen3 interface for reconfigurable accelerators}},
	author={de la Chevallerie, David and Korinth, Jens and Koch, Andreas},
	journal={ACM SIGARCH Comput. Archit. News},
	volume={43},
	number={4},
	pages={34--39},
	year={2016}
}

@inproceedings{sadri2013energy,
	title={Energy and performance exploration of accelerator coherency port using {Xilinx ZYNQ}},
	author={Sadri, Mohammadsadegh and Weis, Christian and Wehn, Norbert and Benini, Luca},
	booktitle={Proc. 10th Conf. FPGAworld},
	pages={5},
	year={2013}
}

@inproceedings{vesper2016jetstream,
	title={{JetStream: An open-source high-performance PCI express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication}},
	author={Vesper, Malte and Koch, Dirk and Vipin, Kizheppatt and Fahmy, Suhaib A},
	booktitle={Proc. 26th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--9},
	year={2016}
}

%%%%%%%%%%%%%%%%%%
% Add for CH6
%%%%%%%%%%%%%%%%%%

@article{hu1961parallel,
	title={Parallel sequencing and assembly line problems},
	author={Hu, Te C},
	journal={Operations research},
	volume={9},
	number={6},
	pages={841--848},
	year={1961}
}

@article{adam1974comparison,
	title={A comparison of list schedules for parallel processing systems},
	author={Adam, Thomas L and Chandy, K. Mani and Dickson, JR},
	journal={Communications of the ACM},
	volume={17},
	number={12},
	pages={685--690},
	year={1974}
}

@misc{pynq2018,
	title = {{PYNQ: Python productivity for Zynq}},
	author = {{Xilinx Ltd.}},
	url = {http://www.pynq.io}
}

@inproceedings{koromilas2017spark,
	title={{Spark acceleration on FPGAs: A use case on machine learning in Pynq}},
	author={Koromilas, Elias and Stamelos, Ioannis and Kachris, Christoforos and Soudris, Dimitrios},
	booktitle={Proc. 6th Int. Conf. Modern Circuits and Syst. Technol. (MOCAST)},
	pages={1--4},
	year={2017}
}

@article{hao2017implementation,
	title={The implementation of a Deep Recurrent Neural Network Language Model on a {Xilinx FPGA}},
	author={Hao, Yufeng and Quigley, Steven},
	journal={arXiv preprint arXiv:1710.10296},
	year={2017}
}

@inproceedings{janssen2017dynamic,
	title={A dynamic partial reconfigurable overlay concept for {PYNQ}},
	author={Jan{\ss}en, Benedikt and Zimprich, Pascal and H{\"u}bner, Michael},
	booktitle={Proc. 27th Int. Conf. Field Program. Logic Appl. (FPL)},
	pages={1--4},
	year={2017}
}

%%%%%%%%%%%%%%%%%%
%Backup references
%%%%%%%%%%%%%%%%%%

@inproceedings{chin2017cgra,
	title={{CGRA-ME:} A unified framework for {CGRA} modelling and exploration},
	author={Chin, S Alexander and Sakamoto, Noriaki and Rui, Allan and Zhao, Jim and Kim, Jin Hee and Hara-Azumi, Yuko and Anderson, Jason},
	booktitle={2017 IEEE 28th Int. Conf. Application-specific Syst., Archit. and Processors (ASAP)},
	pages={184--189},
	year={2017}
}

@inproceedings{taras2019impact,
	title={Impact of {FPGA} Architecture on Area and Performance of {CGRA} Overlays},
	author={Taras, Ian and Anderson, Jason H},
	booktitle={Proc. 27th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM)},
	pages={87--95},
	year={2019}
}

@inproceedings{capalija2014tile,
	title={Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays},
	author={Capalija, Davor and Abdelrahman, Tarek S},
	booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on},
	pages={1--8},
	year={2014},
	organization={IEEE}
}

@article{bergmann2013quku,
	title={QUKU: A dual-layer reconfigurable architecture},
	author={Bergmann, Neil W and Shukla, Sunil K and Becker, J{\"u}rgen},
	journal={ACM Transactions on Embedded Computing Systems (TECS)},
	volume={12},
	number={1s},
	pages={63},
	year={2013},
	publisher={ACM}
}

@inproceedings{laforest2013maximizing,
	title={Maximizing speed and density of tiled FPGA overlays via partitioning},
	author={LaForest, Charles Eric and Steffan, J Gregory},
	booktitle={Field-Programmable Technology (FPT), 2013 International Conference on},
	pages={238--245},
	year={2013},
	organization={IEEE}
}

@inproceedings{laforest2014approaching,
	title={Approaching overhead-free execution on FPGA soft-processors},
	author={LaForest, Charles Eric and Anderson, Jason and Steffan, J Gregory},
	booktitle={Field-Programmable Technology (FPT), 2014 International Conference on},
	pages={99--106},
	year={2014},
	organization={IEEE}
}

@article{butts2007synchronization,
	title={Synchronization through communication in a massively parallel processor array},
	author={Butts, Mike},
	journal={Micro, IEEE},
	volume={27},
	number={5},
	pages={32--40},
	year={2007},
	publisher={IEEE}
}

@inproceedings{kapre2006packet,
	title={Packet switched vs. time multiplexed FPGA overlay networks},
	author={Kapre, Nachiket and Mehta, Nikil and Delorimier, Michael and Rubin, Raphael and Barnor, Henry and Wilson, Michael J and Wrighton, Michael and Dehon, Andr{\'e}},
	booktitle={Field-Programmable Custom Computing Machines, 2006. FCCM'06. 14th Annual IEEE Symposium on},
	pages={205--216},
	year={2006},
	organization={IEEE}
}

@inproceedings{mei2005mapping,
	title={Mapping an H. 264/AVC decoder onto the ADRES reconfigurable architecture},
	author={Mei, Bingfeng and Veredas, F-J and Masschelein, Bart},
	booktitle={International Conference on Field Programmable Logic and Applications, 2005.},
	pages={622--625},
	year={2005},
	organization={IEEE}
}

@incollection{bouwens2007architectural,
	title={Architectural exploration of the ADRES coarse-grained reconfigurable array},
	author={Bouwens, Frank and Berekovic, Mladen and Kanstein, Andreas and Gaydadjiev, Georgi},
	booktitle={Reconfigurable Computing: Architectures, Tools and Applications},
	pages={1--13},
	year={2007},
	publisher={Springer}
}

@inproceedings{mei2002dresc,
	title={DRESC: A retargetable compiler for coarse-grained reconfigurable architectures},
	author={Mei, Bingfeng and Vernalde, Serge and Verkest, Diederik and De Man, Hugo and Lauwereins, Rudy},
	booktitle={Field-Programmable Technology, 2002.(FPT). Proceedings. 2002 IEEE International Conference on},
	pages={166--173},
	year={2002},
	organization={IEEE}
}

@incollection{bouwens2008architecture,
	title={Architecture enhancements for the ADRES coarse-grained reconfigurable array},
	author={Bouwens, Frank and Berekovic, Mladen and De Sutter, Bjorn and Gaydadjiev, Georgi},
	booktitle={High Performance Embedded Architectures and Compilers},
	pages={66--81},
	year={2008},
	publisher={Springer}
}

@inproceedings{liang2008smartcell,
	title={SmartCell: A power-efficient reconfigurable architecture for data streaming applications},
	author={Liang, Cao and Huang, Xinming},
	booktitle={Signal Processing Systems, 2008. SiPS 2008. IEEE Workshop on},
	pages={257--262},
	year={2008},
	organization={IEEE}
}

@article{liang2009smartcell,
	title={SmartCell: An energy efficient coarse-grained reconfigurable architecture for stream-based applications},
	author={Liang, Cao and Huang, Xinming and Rupp, Markus},
	journal={EURASIP Journal on Embedded Systems},
	volume={2009},
	pages={27},
	year={2009}
}

@article{heysters2004energy,
	title={Energy-efficiency of the MONTIUM reconfigurable tile processor},
	author={Heysters, Paul M and Smit, Gerard JM and Molenkamp, Egbert},
	year={2004},
	publisher={CSREA Press}
}

@inproceedings{cronquist1999architecture,
	title={Architecture design of reconfigurable pipelined datapaths},
	author={Cronquist, Darren C and Fisher, Chris and Figueroa, Miguel and Franklin, Paul and Ebeling, Carl},
	booktitle={Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on},
	pages={23--40},
	year={1999},
	organization={IEEE}
}

@inproceedings{park2009cgra,
	title={CGRA express: accelerating execution using dynamic operation fusion},
	author={Park, Yongjun and Park, Hyunchul and Mahlke, Scott},
	booktitle={Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems},
	pages={271--280},
	year={2009},
	organization={ACM}
}

@inproceedings{ansaloni2008design,
	title={Design and architectural exploration of expression-grained reconfigurable arrays},
	author={Ansaloni, Giovanni and Bonzini, Paolo and Pozzi, Laura},
	booktitle={Application Specific Processors, 2008. SASP 2008. Symposium on},
	pages={26--33},
	year={2008},
	organization={IEEE}
}

@article{ansaloni2011egra,
	title={EGRA: A coarse grained reconfigurable architectural template},
	author={Ansaloni, Giovanni and Bonzini, Paolo and Pozzi, Laura},
	journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	volume={19},
	number={6},
	pages={1062--1074},
	year={2011},
	publisher={IEEE}
}

@article{martin2009high,
	title={High-level synthesis: Past, present, and future},
	author={Martin, Grant and Smith, Gary},
	journal={IEEE Design \& Test of Comput.},
	number={4},
	pages={18--25},
	year={2009}
}

@phdthesis{severance2015broadening,
	title={Broadening the Applicability of FPGA-based Soft Vector Processors},
	author={Severance, Aaron},
	year={2015},
	school={The University of British Columbia (Vancouver}
}

@inproceedings{frangieh2010patis,
	title={PATIS: using partial configuration to improve static FPGA design productivity},
	author={Frangieh, Tannous and Chandrasekharan, Athira and Rajagopalan, Sureshwar and Iskander, Yousef and Craven, Stephen and Patterson, Cameron},
	booktitle={Parallel \& Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on},
	pages={1--8},
	year={2010},
	organization={IEEE}
}

@inproceedings{lavin2011hmflow,
	title={HMFlow: accelerating FPGA compilation with hard macros for rapid prototyping},
	author={Lavin, Christopher and Padilla, Marc and Lamprecht, Jaren and Lundrigan, Philip and Nelson, Brent and Hutchings, Brad},
	booktitle={Field-Programmable Custom Computing Machines (FCCM), 2011 IEEE 19th Annual International Symposium on},
	pages={117--124},
	year={2011},
	organization={IEEE}
}

@article{ebeling1996rapid,
	title={RaPiD—a configurable computing architecture for compute-intensive applications},
	author={Ebeling, Carl and Cronquist, Darren C and Franklin, Paul and Fisher, Chris},
	journal={University of Washington Department of Computer Science \& Engineering Tech Report TR-96-11-03},
	year={1996}
}

@inproceedings{heysters2003mapping,
	title={Mapping of DSP algorithms on the MONTIUM architecture},
	author={Heysters, Paul M and Smit, Gerard JM},
	booktitle={Parallel and Distributed Processing Symposium, 2003. Proceedings. International},
	pages={6--pp},
	year={2003},
	organization={IEEE}
}

@inproceedings{lanuzza2007mora,
	title={MORA: A new coarse-grain reconfigurable array for high throughput multimedia processing},
	author={Lanuzza, Marco and Perri, Stefania and Corsonello, Pasquale},
	booktitle={International Workshop on Embedded Computer Systems},
	pages={159--168},
	year={2007},
	organization={Springer}
}

@inproceedings{campi2009rtl,
	title={RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip},
	author={Campi, Fabio and K{\"o}nig, Ralf and Dreschmann, Michael and Neukirchner, Moritz and Picard, Damien and J{\"u}ttner, Michael and Sch{\"u}ler, Eberhard and Deledda, Antonio and Rossi, Davide and Pasini, Alberto and others},
	booktitle={System-on-Chip, 2009. SOC 2009. International Symposium on},
	pages={110--113},
	year={2009},
	organization={IEEE}
}

@ELECTRONIC{dsp2014,
	author = {{Xilinx Ltd.}},
	title = {{7 Series DSP48E1 Slice User Guide}},
	url = {www.xilinx.com}
}

@inproceedings{robinson2010supersmall,
	title={The supersmall soft processor},
	author={Robinson, James and Vafaee, Sam and Scobbie, Jonathan and Ritche, Michael and Rose, Jonathan},
	booktitle={Programmable Logic Conference (SPL), 2010 VI Southern},
	pages={3--8},
	year={2010},
	organization={IEEE}
}

