Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: sd_uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sd_uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sd_uart"
Output Format                      : NGC
Target Device                      : xc3s400an-5-ftg256

---- Source Options
Top Module Name                    : sd_uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/uart_tx.v" in library work
Compiling verilog file "ipcore_dir/wr_fifo.v" in library work
Module <uart_tx> compiled
Compiling verilog file "src/WriteSDCardByUART.v" in library work
Module <wr_fifo> compiled
Module <SD_uart_rx> compiled
Module <Write_sd_init> compiled
Module <Write_sd_write> compiled
Module <Write_sd_Control> compiled
Module <SDDataWriter> compiled
Module <WriteAddressChange> compiled
Compiling verilog file "src/sd_uart.v" in library work
Module <WriteSDCardByUART> compiled
Module <sd_uart> compiled
No errors in compilation
Analysis of file <"sd_uart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <sd_uart> in library <work>.

Analyzing hierarchy for module <WriteSDCardByUART> in library <work> with parameters.
	SaveDataAddress = "00000000000000000000000100000000"

Analyzing hierarchy for module <SD_uart_rx> in library <work> with parameters.
	BAUD_CNT_MAX = "00000000000000000000000000010110"
	CLK_FREQ = "00000001001100010010110100000000"
	UART_BPS = "00000000000011100001000000000000"

Analyzing hierarchy for module <uart_tx> in library <work> with parameters.
	BAUD_CNT_MAX = "00000000000000000000000000010110"
	CLK_FREQ = "00000001001100010010110100000000"
	UART_BPS = "00000000000011100001000000000000"

Analyzing hierarchy for module <WriteAddressChange> in library <work>.

Analyzing hierarchy for module <SDDataWriter> in library <work> with parameters.
	CNT_WAIT_MAX = "1110101001100000"
	DATA_NUM = "000100000000"
	SECTOR_ADDR = "00000000000000000000001111101000"

Analyzing hierarchy for module <Write_sd_Control> in library <work>.

Analyzing hierarchy for module <Write_sd_init> in library <work> with parameters.
	ACMD41 = "011010010100000000000000000000000000000011111111"
	ACMD41_ACK = "1100"
	CMD0 = "010000000000000000000000000000000000000010010101"
	CMD0_ACK = "0011"
	CMD55 = "011101110000000000000000000000000000000011111111"
	CMD55_ACK = "0101"
	CMD8 = "010010000000000000000000000000011010101010000111"
	CMD8_ACK = "0110"
	CNT_WAIT_MAX = "01100100"
	IDLE = "0000"
	INIT_END = "1101"
	SEND_ACMD41 = "0100"
	SEND_CMD0 = "0001"
	SEND_CMD55 = "0111"
	SEND_CMD8 = "0010"

Analyzing hierarchy for module <Write_sd_write> in library <work> with parameters.
	BYTE_HEAD = "1111111111111110"
	CMD24_ACK = "011"
	DATA_NUM = "000100000000"
	IDLE = "000"
	SEND_CMD24 = "001"
	WR_BUSY = "110"
	WR_DATA = "010"
	WR_END = "111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <sd_uart>.
Module <sd_uart> is correct for synthesis.
 
Analyzing module <WriteSDCardByUART> in library <work>.
	SaveDataAddress = 32'b00000000000000000000000100000000
Module <WriteSDCardByUART> is correct for synthesis.
 
Analyzing module <SD_uart_rx> in library <work>.
	BAUD_CNT_MAX = 32'b00000000000000000000000000010110
	CLK_FREQ = 32'b00000001001100010010110100000000
	UART_BPS = 32'b00000000000011100001000000000000
Module <SD_uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx> in library <work>.
	BAUD_CNT_MAX = 32'b00000000000000000000000000010110
	CLK_FREQ = 32'b00000001001100010010110100000000
	UART_BPS = 32'b00000000000011100001000000000000
Module <uart_tx> is correct for synthesis.
 
Analyzing module <WriteAddressChange> in library <work>.
Module <WriteAddressChange> is correct for synthesis.
 
Analyzing module <SDDataWriter> in library <work>.
	CNT_WAIT_MAX = 16'b1110101001100000
	DATA_NUM = 12'b000100000000
	SECTOR_ADDR = 32'b00000000000000000000001111101000
WARNING:Xst:2211 - "ipcore_dir/wr_fifo.v" line 691: Instantiating black box module <wr_fifo>.
WARNING:Xst:852 - "src/WriteSDCardByUART.v" line 703: Unconnected input port 'rd_en' of instance 'SDControl' is tied to GND.
WARNING:Xst:852 - "src/WriteSDCardByUART.v" line 703: Unconnected input port 'rd_addr' of instance 'SDControl' is tied to GND.
Module <SDDataWriter> is correct for synthesis.
 
Analyzing module <Write_sd_Control> in library <work>.
Module <Write_sd_Control> is correct for synthesis.
 
Analyzing module <Write_sd_init> in library <work>.
	ACMD41 = 48'b011010010100000000000000000000000000000011111111
	ACMD41_ACK = 4'b1100
	CMD0 = 48'b010000000000000000000000000000000000000010010101
	CMD0_ACK = 4'b0011
	CMD55 = 48'b011101110000000000000000000000000000000011111111
	CMD55_ACK = 4'b0101
	CMD8 = 48'b010010000000000000000000000000011010101010000111
	CMD8_ACK = 4'b0110
	CNT_WAIT_MAX = 8'b01100100
	IDLE = 4'b0000
	INIT_END = 4'b1101
	SEND_ACMD41 = 4'b0100
	SEND_CMD0 = 4'b0001
	SEND_CMD55 = 4'b0111
	SEND_CMD8 = 4'b0010
Module <Write_sd_init> is correct for synthesis.
 
Analyzing module <Write_sd_write> in library <work>.
	BYTE_HEAD = 16'b1111111111111110
	CMD24_ACK = 3'b011
	DATA_NUM = 12'b000100000000
	IDLE = 3'b000
	SEND_CMD24 = 3'b001
	WR_BUSY = 3'b110
	WR_DATA = 3'b010
	WR_END = 3'b111
INFO:Xst:1433 - Contents of array <cmd_wr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <Write_sd_write> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SD_uart_rx>.
    Related source file is "src/WriteSDCardByUART.v".
    Found 8-bit register for signal <po_data>.
    Found 1-bit register for signal <po_flag>.
    Found 13-bit up counter for signal <baud_cnt>.
    Found 4-bit up counter for signal <bit_cnt>.
    Found 1-bit register for signal <bit_flag>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit comparator greatequal for signal <rx_data$cmp_ge0000> created at line 83.
    Found 4-bit comparator lessequal for signal <rx_data$cmp_le0000> created at line 83.
    Found 1-bit register for signal <rx_flag>.
    Found 1-bit register for signal <rx_reg1>.
    Found 1-bit register for signal <rx_reg2>.
    Found 1-bit register for signal <rx_reg3>.
    Found 1-bit register for signal <start_nedge>.
    Found 1-bit register for signal <work_en>.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <SD_uart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "src/uart_tx.v".
    Found 1-bit register for signal <tx>.
    Found 13-bit up counter for signal <baud_cnt>.
    Found 4-bit up counter for signal <bit_cnt>.
    Found 1-bit register for signal <bit_flag>.
    Found 1-bit register for signal <work_en>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <WriteAddressChange>.
    Related source file is "src/WriteSDCardByUART.v".
    Found 32-bit up counter for signal <NowWriterAddress>.
    Summary:
	inferred   1 Counter(s).
Unit <WriteAddressChange> synthesized.


Synthesizing Unit <Write_sd_init>.
    Related source file is "src/WriteSDCardByUART.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | sys_clk                   (rising_edge)        |
    | Reset              | sys_rst_n                 (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <init_end>.
    Found 1-bit register for signal <mosi>.
    Found 40-bit register for signal <ack_data>.
    Found 8-bit comparator greatequal for signal <ack_data$cmp_ge0000> created at line 301.
    Found 1-bit register for signal <ack_en>.
    Found 8-bit up counter for signal <cnt_ack_bit>.
    Found 8-bit register for signal <cnt_cmd_bit>.
    Found 8-bit adder for signal <cnt_cmd_bit$addsub0000>.
    Found 8-bit up counter for signal <cnt_wait>.
    Found 8-bit comparator greatequal for signal <cnt_wait$cmp_ge0000> created at line 167.
    Found 8-bit comparator less for signal <cs_n$cmp_lt0000> created at line 268.
    Found 1-bit register for signal <miso_dly>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <Write_sd_init> synthesized.


Synthesizing Unit <Write_sd_write>.
    Related source file is "src/WriteSDCardByUART.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | sys_clk                   (rising_edge)        |
    | Reset              | sys_rst_n                 (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x1-bit ROM for signal <$COND_17>.
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit 48-to-1 multiplexer for signal <$varindex0000> created at line 436.
    Found 8-bit register for signal <ack_data>.
    Found 8-bit comparator greatequal for signal <ack_data$cmp_ge0000> created at line 382.
    Found 1-bit register for signal <ack_en>.
    Found 8-bit register for signal <busy_data>.
    Found 8-bit up counter for signal <cnt_ack_bit>.
    Found 8-bit up counter for signal <cnt_cmd_bit>.
    Found 4-bit up counter for signal <cnt_data_bit>.
    Found 12-bit register for signal <cnt_data_num>.
    Found 12-bit adder for signal <cnt_data_num$addsub0000> created at line 454.
    Found 3-bit up counter for signal <cnt_end>.
    Found 1-bit register for signal <miso_dly>.
    Found 12-bit comparator greatequal for signal <mosi$cmp_ge0000> created at line 439.
    Found 12-bit comparator lessequal for signal <mosi$cmp_le0000> created at line 439.
    Found 12-bit comparator lessequal for signal <wr_req$cmp_le0000> created at line 356.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Write_sd_write> synthesized.


Synthesizing Unit <Write_sd_Control>.
    Related source file is "src/WriteSDCardByUART.v".
WARNING:Xst:647 - Input <rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <rd_data_en> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <rd_data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <rd_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <rd_busy> is never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rd_mosi> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rd_cs_n> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Write_sd_Control> synthesized.


Synthesizing Unit <SDDataWriter>.
    Related source file is "src/WriteSDCardByUART.v".
WARNING:Xst:646 - Signal <tx_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rd_busy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rd_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <cnt_wait>.
    Found 16-bit adder for signal <cnt_wait$addsub0000> created at line 665.
    Found 1-bit register for signal <rd_busy_dly>.
    Found 1-bit register for signal <send_data_en>.
    Found 12-bit register for signal <send_data_num>.
    Found 12-bit adder for signal <send_data_num$addsub0000> created at line 672.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <SDDataWriter> synthesized.


Synthesizing Unit <WriteSDCardByUART>.
    Related source file is "src/WriteSDCardByUART.v".
WARNING:Xst:646 - Signal <wr_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <locked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <init_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK_OUT2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <WriteSDCardByUART> synthesized.


Synthesizing Unit <sd_uart>.
    Related source file is "src/sd_uart.v".
WARNING:Xst:647 - Input <Button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sd_uart> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 2
 16-bit adder                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 11
 13-bit up counter                                     : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
 8-bit up counter                                      : 4
# Registers                                            : 31
 1-bit register                                        : 22
 12-bit register                                       : 2
 16-bit register                                       : 1
 40-bit register                                       : 1
 8-bit register                                        : 5
# Comparators                                          : 9
 12-bit comparator greatequal                          : 1
 12-bit comparator lessequal                           : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greatequal                           : 3
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 48-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_tx_inst/SDControl/SDControl/sd_write_inst/state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 110   | 110
 111   | 111
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uart_tx_inst/SDControl/SDControl/sd_init_inst/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000001000
 0011  | 0000000100
 0100  | 0010000000
 0101  | 0001000000
 0110  | 0000010000
 0111  | 0000100000
 1100  | 0100000000
 1101  | 1000000000
---------------------
Reading core <ipcore_dir/wr_fifo.ngc>.
Loading core <wr_fifo> for timing and area information for instance <fifo_wr_data_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 11
 13-bit up counter                                     : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
 8-bit up counter                                      : 4
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 9
 12-bit comparator greatequal                          : 1
 12-bit comparator lessequal                           : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greatequal                           : 3
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 48-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sd_uart> ...

Optimizing unit <SD_uart_rx> ...

Optimizing unit <uart_tx> ...

Optimizing unit <Write_sd_init> ...

Optimizing unit <Write_sd_write> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <uart_tx_inst/SDControl/SDControl/sd_init_inst/miso_dly> in Unit <sd_uart> is equivalent to the following FF/Latch, which will be removed : <uart_tx_inst/SDControl/SDControl/sd_write_inst/miso_dly> 
Found area constraint ratio of 100 (+ 5) on block sd_uart, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <uart_tx_inst/SDControl/fifo_wr_data_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <sd_uart> :
	Found 21-bit shift register for signal <uart_tx_inst/SDControl/SDControl/sd_init_inst/ack_data_32>.
	Found 9-bit shift register for signal <uart_tx_inst/SDControl/SDControl/sd_init_inst/ack_data_8>.
Unit <sd_uart> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 199
 Flip-Flops                                            : 199
# Shift Registers                                      : 2
 21-bit shift register                                 : 1
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sd_uart.ngr
Top Level Output File Name         : sd_uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 833
#      GND                         : 2
#      INV                         : 14
#      LUT1                        : 88
#      LUT2                        : 104
#      LUT2_D                      : 7
#      LUT2_L                      : 5
#      LUT3                        : 81
#      LUT3_L                      : 2
#      LUT4                        : 182
#      LUT4_D                      : 6
#      LUT4_L                      : 11
#      MUXCY                       : 156
#      MUXF5                       : 32
#      MUXF6                       : 5
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 135
# FlipFlops/Latches                : 408
#      FD                          : 4
#      FDC                         : 225
#      FDC_1                       : 9
#      FDCE                        : 90
#      FDCE_1                      : 42
#      FDE_1                       : 2
#      FDP                         : 21
#      FDPE                        : 7
#      FDRE                        : 8
# RAMS                             : 1
#      RAMB16BWE                   : 1
# Shift Registers                  : 3
#      SRL16E_1                    : 2
#      SRLC16E_1                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 8
#      IBUF                        : 4
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400anftg256-5 

 Number of Slices:                      341  out of   3584     9%  
 Number of Slice Flip Flops:            408  out of   7168     5%  
 Number of 4 input LUTs:                503  out of   7168     7%  
    Number used as logic:               500
    Number used as Shift registers:       3
 Number of IOs:                           9
 Number of bonded IOBs:                   8  out of    195     4%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Clock Signal                                                                              | Clock buffer(FF name)                                     | Load  |
------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
sys_clk                                                                                   | IBUF+BUFG                                                 | 380   |
uart_tx_inst/SDControl/SDControl/_and00001(uart_tx_inst/SDControl/SDControl/_and0000149:O)| BUFG(*)(uart_tx_inst/getTheRealAddress/NowWriterAddress_2)| 32    |
------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_rst_n_inv(uart_tx_inst/uart_tx_inst/sys_rst_n_inv1_INV_0:O)                                                                                                                                                  | NONE(sys_rst_n_inv_shift1)                                                                                                                            | 227   |
uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)| 44    |
uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)| 44    |
uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 39    |
uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                       | 33    |
uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                          | 3     |
uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(uart_tx_inst/SDControl/fifo_wr_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.245ns (Maximum Frequency: 121.278MHz)
   Minimum input arrival time before clock: 3.719ns
   Maximum output required time after clock: 7.955ns
   Maximum combinational path delay: 6.519ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 8.245ns (frequency: 121.278MHz)
  Total number of paths / destination ports: 3961 / 565
-------------------------------------------------------------------------
Delay:               4.123ns (Levels of Logic = 3)
  Source:            uart_tx_inst/SDControl/SDControl/sd_init_inst/cnt_ack_bit_0 (FF)
  Destination:       uart_tx_inst/SDControl/SDControl/sd_init_inst/state_FSM_FFd7 (FF)
  Source Clock:      sys_clk falling
  Destination Clock: sys_clk rising

  Data Path: uart_tx_inst/SDControl/SDControl/sd_init_inst/cnt_ack_bit_0 to uart_tx_inst/SDControl/SDControl/sd_init_inst/state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.495   0.607  uart_tx_inst/SDControl/SDControl/sd_init_inst/cnt_ack_bit_0 (uart_tx_inst/SDControl/SDControl/sd_init_inst/cnt_ack_bit_0)
     LUT4:I0->O            3   0.561   0.474  uart_tx_inst/SDControl/SDControl/sd_init_inst/ack_en_not0001121 (uart_tx_inst/SDControl/SDControl/sd_init_inst/N33)
     LUT4:I2->O            8   0.561   0.666  uart_tx_inst/SDControl/SDControl/sd_init_inst/state_cmp_eq00021 (uart_tx_inst/SDControl/SDControl/sd_init_inst/state_cmp_eq0002)
     LUT4:I2->O            1   0.561   0.000  uart_tx_inst/SDControl/SDControl/sd_init_inst/state_FSM_FFd5-In86 (uart_tx_inst/SDControl/SDControl/sd_init_inst/state_FSM_FFd5-In)
     FDC:D                     0.197          uart_tx_inst/SDControl/SDControl/sd_init_inst/state_FSM_FFd5
    ----------------------------------------
    Total                      4.123ns (2.375ns logic, 1.748ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart_tx_inst/SDControl/SDControl/_and00001'
  Clock period: 4.803ns (frequency: 208.205MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               4.803ns (Levels of Logic = 32)
  Source:            uart_tx_inst/getTheRealAddress/NowWriterAddress_1 (FF)
  Destination:       uart_tx_inst/getTheRealAddress/NowWriterAddress_31 (FF)
  Source Clock:      uart_tx_inst/SDControl/SDControl/_and00001 rising
  Destination Clock: uart_tx_inst/SDControl/SDControl/_and00001 rising

  Data Path: uart_tx_inst/getTheRealAddress/NowWriterAddress_1 to uart_tx_inst/getTheRealAddress/NowWriterAddress_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.495   0.488  uart_tx_inst/getTheRealAddress/NowWriterAddress_1 (uart_tx_inst/getTheRealAddress/NowWriterAddress_1)
     LUT1:I0->O            1   0.561   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<1>_rt (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<1> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<2> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<3> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<4> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<5> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<6> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<7> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<8> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<9> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<10> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<11> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<12> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<13> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<14> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<15> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<16> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<17> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<18> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<19> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<20> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<21> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<22> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<23> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<24> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<25> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<26> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<27> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<28> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<29> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<30> (uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_cy<30>)
     XORCY:CI->O           1   0.654   0.000  uart_tx_inst/getTheRealAddress/Mcount_NowWriterAddress_xor<31> (Result<31>)
     FDC:D                     0.197          uart_tx_inst/getTheRealAddress/NowWriterAddress_31
    ----------------------------------------
    Total                      4.803ns (4.315ns logic, 0.488ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.719ns (Levels of Logic = 4)
  Source:            sd_miso (PAD)
  Destination:       uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en (FF)
  Destination Clock: sys_clk falling

  Data Path: sd_miso to uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.824   0.565  sd_miso_IBUF (sd_miso_IBUF)
     LUT4:I1->O            1   0.562   0.465  uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en_not000114 (uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en_not000114)
     LUT4:I0->O            1   0.561   0.000  uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en_not000152_F (N116)
     MUXF5:I0->O           1   0.229   0.357  uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en_not000152 (uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en_not0001)
     FDCE_1:CE                 0.156          uart_tx_inst/SDControl/SDControl/sd_write_inst/ack_en
    ----------------------------------------
    Total                      3.719ns (2.332ns logic, 1.387ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 13 / 3
-------------------------------------------------------------------------
Offset:              7.955ns (Levels of Logic = 3)
  Source:            uart_tx_inst/SDControl/SDControl/sd_write_inst/state_FSM_FFd1 (FF)
  Destination:       sd_cs_n (PAD)
  Source Clock:      sys_clk rising

  Data Path: uart_tx_inst/SDControl/SDControl/sd_write_inst/state_FSM_FFd1 to sd_cs_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             38   0.495   1.182  uart_tx_inst/SDControl/SDControl/sd_write_inst/state_FSM_FFd1 (uart_tx_inst/SDControl/SDControl/sd_write_inst/state_FSM_FFd1)
     LUT3:I0->O            2   0.561   0.403  uart_tx_inst/SDControl/SDControl/sd_write_inst/state_FSM_Out51 (uart_tx_inst/SDControl/wr_busy)
     LUT4:I2->O            1   0.561   0.357  uart_tx_inst/SDControl/SDControl/sd_mosi1 (sd_mosi_OBUF)
     OBUF:I->O                 4.396          sd_mosi_OBUF (sd_mosi)
    ----------------------------------------
    Total                      7.955ns (6.013ns logic, 1.942ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.519ns (Levels of Logic = 3)
  Source:            sys_clk (PAD)
  Destination:       sd_clk (PAD)

  Data Path: sys_clk to sd_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.380  sys_clk_IBUF (sys_clk_IBUF1)
     INV:I->O              1   0.562   0.357  sys_clk_IBUF_LUT1_INV_0 (sys_clk_IBUF_LUT1)
     OBUF:I->O                 4.396          sd_clk_OBUF (sd_clk)
    ----------------------------------------
    Total                      6.519ns (5.782ns logic, 0.737ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.99 secs
 
--> 

Total memory usage is 4547024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :   13 (   0 filtered)

