// Seed: 2902108436
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_1 ();
  id_1 :
  assert property (@(1) id_1) id_1 = id_1;
  module_0();
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  xor (id_2, id_3, id_4, id_5);
  module_3();
endmodule
module module_3;
  assign id_1 = 1;
  logic [7:0] id_2;
  always if (id_2[1]);
endmodule
