# Create useful Makefile

# Compiler
CC = gcc

# Source files
SRC = main.c school.c

# Object files (generate .o filenames from .c filenames)
OBJ = $(SRC:.c=.o)

# Executable file
NAME = school

# Default target
all: $(NAME)

# Compile and link the executable
$(NAME): $(OBJ)
	$(CC) $^ -o $@

# Rule to compile source files to object files
%.o: %.c
	$(CC) -c $< -o $@
