module mux2to1_64bit(a, b, sel, out);

    input logic [63:0] a, b;
    input logic sel;
    output [63:0] out;
	 
    genvar i;
    generate
        for (i = 0; i < N; i++) begin : bitmux
            mux2to1 m (.a(a[i]), .b(b[i]), .sel(sel), .out(out[i]));
        end
    endgenerate
endmodule
