// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L1_out_wrapper_1_2_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_dout,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read,
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din,
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n,
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write,
        fifo_D_drain_PE_2_1_x0147_dout,
        fifo_D_drain_PE_2_1_x0147_empty_n,
        fifo_D_drain_PE_2_1_x0147_read
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_dout;
input   fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n;
output   fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read;
output  [127:0] fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din;
input   fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n;
output   fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write;
input  [31:0] fifo_D_drain_PE_2_1_x0147_dout;
input   fifo_D_drain_PE_2_1_x0147_empty_n;
output   fifo_D_drain_PE_2_1_x0147_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read;
reg[127:0] fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din;
reg fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write;
reg fifo_D_drain_PE_2_1_x0147_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n;
wire    ap_CS_fsm_state13;
reg    fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n;
wire    ap_CS_fsm_state15;
reg    fifo_D_drain_PE_2_1_x0147_blk_n;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln691_fu_466_p2;
reg   [2:0] add_ln691_reg_727;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1155_fu_478_p2;
reg   [2:0] add_ln691_1155_reg_735;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln691_1154_fu_490_p2;
reg   [3:0] add_ln691_1154_reg_743;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_reg_751;
wire   [0:0] icmp_ln890_1008_fu_496_p2;
wire   [1:0] empty_fu_510_p1;
reg   [1:0] empty_reg_756;
wire   [4:0] add_ln691_1156_fu_514_p2;
reg   [4:0] add_ln691_1156_reg_760;
wire    ap_CS_fsm_state5;
reg   [4:0] local_D_V_addr_reg_777;
reg   [31:0] data_split_V_0_reg_785;
wire   [127:0] local_D_V_q0;
wire   [2:0] add_ln691_1157_fu_550_p2;
reg   [2:0] add_ln691_1157_reg_798;
wire    ap_CS_fsm_state7;
wire   [31:0] data_split_V_0_38_fu_562_p1;
wire   [0:0] icmp_ln878_fu_556_p2;
wire   [127:0] zext_ln1497_fu_580_p1;
reg   [127:0] zext_ln1497_reg_817;
wire   [0:0] icmp_ln870_fu_623_p2;
reg   [0:0] icmp_ln870_reg_825;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln890_1009_fu_617_p2;
wire   [4:0] add_ln691_1161_fu_629_p2;
reg   [4:0] add_ln691_1161_reg_829;
wire    ap_CS_fsm_state11;
wire   [4:0] add_ln691_1159_fu_641_p2;
reg   [4:0] add_ln691_1159_reg_837;
wire   [4:0] shl_ln890_fu_647_p2;
reg   [4:0] shl_ln890_reg_842;
wire   [2:0] add_ln691_1158_fu_659_p2;
wire   [0:0] icmp_ln890_1011_fu_653_p2;
wire   [0:0] icmp_ln890_1012_fu_635_p2;
wire   [1:0] add_ln691_1162_fu_665_p2;
reg   [1:0] add_ln691_1162_reg_855;
wire    ap_CS_fsm_state12;
wire   [1:0] add_ln691_1160_fu_677_p2;
reg   [1:0] add_ln691_1160_reg_863;
wire    ap_CS_fsm_state14;
reg   [4:0] local_D_V_address0;
reg    local_D_V_ce0;
reg    local_D_V_we0;
wire   [127:0] local_D_V_d0;
reg   [2:0] c0_V_reg_170;
reg    ap_block_state1;
wire   [0:0] icmp_ln890_1007_fu_484_p2;
reg   [2:0] c1_V_reg_181;
wire   [0:0] icmp_ln890_fu_472_p2;
reg   [3:0] c7_V_reg_192;
wire   [0:0] icmp_ln890_1010_fu_544_p2;
reg   [4:0] c8_V_reg_203;
wire    ap_CS_fsm_state9;
reg   [31:0] data_split_V_3_4_reg_214;
wire    ap_CS_fsm_state8;
reg   [31:0] data_split_V_2_4_reg_224;
reg   [31:0] data_split_V_1_4_reg_234;
reg   [31:0] data_split_V_0_4_reg_244;
reg   [2:0] n_V_reg_254;
reg   [127:0] p_Val2_s_reg_265;
reg   [31:0] data_split_V_3_5_reg_274;
wire   [1:0] trunc_ln9628_fu_566_p1;
reg   [31:0] data_split_V_2_5_reg_292;
reg   [31:0] data_split_V_1_5_reg_310;
reg   [31:0] data_split_V_0_5_reg_328;
reg   [31:0] v1_V_reg_346;
reg   [31:0] v2_V_1752_reg_362;
reg   [31:0] v2_V_1751_reg_378;
reg   [31:0] v2_V_reg_394;
reg   [2:0] c4_V_reg_410;
reg   [4:0] c5_V_52_reg_422;
wire   [0:0] icmp_ln890_1014_fu_671_p2;
reg   [4:0] c5_V_reg_433;
wire   [0:0] icmp_ln890_1013_fu_697_p2;
reg   [1:0] c6_V_116_reg_444;
reg    ap_block_state13;
reg   [1:0] c6_V_reg_455;
wire   [63:0] zext_ln9626_fu_539_p1;
wire   [63:0] zext_ln9652_1_fu_692_p1;
reg   [31:0] p_Repl2_s_fu_110;
reg   [31:0] p_Repl2_1223_fu_114;
reg   [31:0] p_Repl2_1224_fu_118;
reg   [31:0] p_Repl2_1225_fu_122;
wire   [5:0] tmp_s_fu_532_p3;
wire   [95:0] r_fu_570_p4;
wire   [4:0] zext_ln9652_fu_683_p1;
wire   [4:0] add_ln9652_fu_687_p2;
reg   [14:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
end

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V #(
    .DataWidth( 128 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_D_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_V_address0),
    .ce0(local_D_V_ce0),
    .we0(local_D_V_we0),
    .d0(local_D_V_d0),
    .q0(local_D_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_472_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1007_fu_484_p2 == 1'd1))) begin
        c0_V_reg_170 <= add_ln691_reg_727;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_170 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1009_fu_617_p2 == 1'd1))) begin
        c1_V_reg_181 <= add_ln691_1155_reg_735;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_472_p2 == 1'd0))) begin
        c1_V_reg_181 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1008_fu_496_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_reg_410 <= 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_1012_fu_635_p2 == 1'd1) & (icmp_ln870_reg_825 == 1'd0)) | ((icmp_ln890_1011_fu_653_p2 == 1'd1) & (icmp_ln870_reg_825 == 1'd1))))) begin
        c4_V_reg_410 <= add_ln691_1158_fu_659_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1009_fu_617_p2 == 1'd0) & (icmp_ln870_fu_623_p2 == 1'd0))) begin
        c5_V_52_reg_422 <= 5'd0;
    end else if (((icmp_ln890_1014_fu_671_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_52_reg_422 <= add_ln691_1161_reg_829;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1009_fu_617_p2 == 1'd0) & (icmp_ln870_fu_623_p2 == 1'd1))) begin
        c5_V_reg_433 <= 5'd0;
    end else if (((icmp_ln890_1013_fu_697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c5_V_reg_433 <= add_ln691_1159_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_1012_fu_635_p2 == 1'd0) & (icmp_ln870_reg_825 == 1'd0))) begin
        c6_V_116_reg_444 <= 2'd0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_116_reg_444 <= add_ln691_1162_reg_855;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_1011_fu_653_p2 == 1'd0) & (icmp_ln870_reg_825 == 1'd1))) begin
        c6_V_reg_455 <= 2'd0;
    end else if (((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        c6_V_reg_455 <= add_ln691_1160_reg_863;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1010_fu_544_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c7_V_reg_192 <= add_ln691_1154_reg_743;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1007_fu_484_p2 == 1'd0))) begin
        c7_V_reg_192 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c8_V_reg_203 <= add_ln691_1156_reg_760;
    end else if (((icmp_ln890_1008_fu_496_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c8_V_reg_203 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_0_4_reg_244 <= data_split_V_0_5_reg_328;
    end else if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_0_4_reg_244 <= p_Repl2_s_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln9628_fu_566_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0))) begin
        data_split_V_0_5_reg_328 <= data_split_V_0_38_fu_562_p1;
    end else if ((((trunc_ln9628_fu_566_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)))) begin
        data_split_V_0_5_reg_328 <= data_split_V_0_4_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_1_4_reg_234 <= data_split_V_1_5_reg_310;
    end else if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_1_4_reg_234 <= p_Repl2_1223_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln9628_fu_566_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0))) begin
        data_split_V_1_5_reg_310 <= data_split_V_0_38_fu_562_p1;
    end else if ((((trunc_ln9628_fu_566_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)))) begin
        data_split_V_1_5_reg_310 <= data_split_V_1_4_reg_234;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_2_4_reg_224 <= data_split_V_2_5_reg_292;
    end else if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_2_4_reg_224 <= p_Repl2_1224_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln9628_fu_566_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0))) begin
        data_split_V_2_5_reg_292 <= data_split_V_0_38_fu_562_p1;
    end else if ((((trunc_ln9628_fu_566_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)))) begin
        data_split_V_2_5_reg_292 <= data_split_V_2_4_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_3_4_reg_214 <= data_split_V_3_5_reg_274;
    end else if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_3_4_reg_214 <= p_Repl2_1225_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln9628_fu_566_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)) | ((trunc_ln9628_fu_566_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0)))) begin
        data_split_V_3_5_reg_274 <= data_split_V_3_4_reg_214;
    end else if (((trunc_ln9628_fu_566_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0))) begin
        data_split_V_3_5_reg_274 <= data_split_V_0_38_fu_562_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        n_V_reg_254 <= add_ln691_1157_reg_798;
    end else if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_254 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_s_reg_265 <= zext_ln1497_reg_817;
    end else if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_265 <= local_D_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_reg_756 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)))) begin
        v1_V_reg_346 <= data_split_V_3_4_reg_214;
    end else if (((empty_reg_756 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1))) begin
        v1_V_reg_346 <= data_split_V_0_reg_785;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_756 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1))) begin
        v2_V_1751_reg_378 <= data_split_V_0_reg_785;
    end else if ((((empty_reg_756 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)))) begin
        v2_V_1751_reg_378 <= data_split_V_1_4_reg_234;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_756 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1))) begin
        v2_V_1752_reg_362 <= data_split_V_0_reg_785;
    end else if ((((empty_reg_756 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)))) begin
        v2_V_1752_reg_362 <= data_split_V_2_4_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_756 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1))) begin
        v2_V_reg_394 <= data_split_V_0_reg_785;
    end else if ((((empty_reg_756 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)) | ((empty_reg_756 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1)))) begin
        v2_V_reg_394 <= data_split_V_0_4_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_1154_reg_743 <= add_ln691_1154_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1155_reg_735 <= add_ln691_1155_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1156_reg_760 <= add_ln691_1156_fu_514_p2;
        local_D_V_addr_reg_777 <= zext_ln9626_fu_539_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_1157_reg_798 <= add_ln691_1157_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_825 == 1'd1))) begin
        add_ln691_1159_reg_837 <= add_ln691_1159_fu_641_p2;
        shl_ln890_reg_842[4 : 1] <= shl_ln890_fu_647_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_1160_reg_863 <= add_ln691_1160_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_825 == 1'd0))) begin
        add_ln691_1161_reg_829 <= add_ln691_1161_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1162_reg_855 <= add_ln691_1162_fu_665_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_727 <= add_ln691_fu_466_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        data_split_V_0_reg_785 <= fifo_D_drain_PE_2_1_x0147_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1008_fu_496_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_756 <= empty_fu_510_p1;
        tmp_reg_751 <= c7_V_reg_192[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1009_fu_617_p2 == 1'd0))) begin
        icmp_ln870_reg_825 <= icmp_ln870_fu_623_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Repl2_1223_fu_114 <= v2_V_1751_reg_378;
        p_Repl2_1224_fu_118 <= v2_V_1752_reg_362;
        p_Repl2_1225_fu_122 <= v1_V_reg_346;
        p_Repl2_s_fu_110 <= v2_V_reg_394;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd0))) begin
        zext_ln1497_reg_817[95 : 0] <= zext_ln1497_fu_580_p1[95 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_472_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_472_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n = fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din = local_D_V_q0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din = fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_dout;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13)))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n = fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifo_D_drain_PE_2_1_x0147_blk_n = fifo_D_drain_PE_2_1_x0147_empty_n;
    end else begin
        fifo_D_drain_PE_2_1_x0147_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_D_drain_PE_2_1_x0147_read = 1'b1;
    end else begin
        fifo_D_drain_PE_2_1_x0147_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        local_D_V_address0 = zext_ln9652_1_fu_692_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_address0 = local_D_V_addr_reg_777;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_V_address0 = zext_ln9626_fu_539_p1;
    end else begin
        local_D_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        local_D_V_ce0 = 1'b1;
    end else begin
        local_D_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_we0 = 1'b1;
    end else begin
        local_D_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_472_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1007_fu_484_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_1008_fu_496_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1010_fu_544_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_D_drain_PE_2_1_x0147_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_556_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln890_1009_fu_617_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_1012_fu_635_p2 == 1'd1) & (icmp_ln870_reg_825 == 1'd0)) | ((icmp_ln890_1011_fu_653_p2 == 1'd1) & (icmp_ln870_reg_825 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_1011_fu_653_p2 == 1'd0) & (icmp_ln870_reg_825 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1014_fu_671_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_1013_fu_697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_1154_fu_490_p2 = (c7_V_reg_192 + 4'd1);

assign add_ln691_1155_fu_478_p2 = (c1_V_reg_181 + 3'd1);

assign add_ln691_1156_fu_514_p2 = (c8_V_reg_203 + 5'd1);

assign add_ln691_1157_fu_550_p2 = (n_V_reg_254 + 3'd1);

assign add_ln691_1158_fu_659_p2 = (c4_V_reg_410 + 3'd1);

assign add_ln691_1159_fu_641_p2 = (c5_V_reg_433 + 5'd1);

assign add_ln691_1160_fu_677_p2 = (c6_V_reg_455 + 2'd1);

assign add_ln691_1161_fu_629_p2 = (c5_V_52_reg_422 + 5'd1);

assign add_ln691_1162_fu_665_p2 = (c6_V_116_reg_444 + 2'd1);

assign add_ln691_fu_466_p2 = (c0_V_reg_170 + 3'd1);

assign add_ln9652_fu_687_p2 = (shl_ln890_reg_842 + zext_ln9652_fu_683_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n == 1'b0));
end

assign data_split_V_0_38_fu_562_p1 = p_Val2_s_reg_265[31:0];

assign empty_fu_510_p1 = c7_V_reg_192[1:0];

assign icmp_ln870_fu_623_p2 = ((c4_V_reg_410 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_556_p2 = ((n_V_reg_254 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_1007_fu_484_p2 = ((c1_V_reg_181 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1008_fu_496_p2 = ((c7_V_reg_192 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1009_fu_617_p2 = ((c4_V_reg_410 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_1010_fu_544_p2 = ((c8_V_reg_203 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1011_fu_653_p2 = ((c5_V_reg_433 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1012_fu_635_p2 = ((c5_V_52_reg_422 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1013_fu_697_p2 = ((c6_V_reg_455 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1014_fu_671_p2 = ((c6_V_116_reg_444 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_472_p2 = ((c0_V_reg_170 == 3'd4) ? 1'b1 : 1'b0);

assign local_D_V_d0 = {{{{v1_V_reg_346}, {v2_V_1752_reg_362}}, {v2_V_1751_reg_378}}, {v2_V_reg_394}};

assign r_fu_570_p4 = {{p_Val2_s_reg_265[127:32]}};

assign shl_ln890_fu_647_p2 = c5_V_reg_433 << 5'd1;

assign tmp_s_fu_532_p3 = {{c8_V_reg_203}, {tmp_reg_751}};

assign trunc_ln9628_fu_566_p1 = n_V_reg_254[1:0];

assign zext_ln1497_fu_580_p1 = r_fu_570_p4;

assign zext_ln9626_fu_539_p1 = tmp_s_fu_532_p3;

assign zext_ln9652_1_fu_692_p1 = add_ln9652_fu_687_p2;

assign zext_ln9652_fu_683_p1 = c6_V_reg_455;

always @ (posedge ap_clk) begin
    zext_ln1497_reg_817[127:96] <= 32'b00000000000000000000000000000000;
    shl_ln890_reg_842[0] <= 1'b0;
end

endmodule //top_D_drain_IO_L1_out_wrapper_1_2_x0
