#include head.conf

[verilog]
regex = Verilog: (.*)

#include basic.conf

[synthesis_time(ms)]
regex = Elaboration Time: (.*)ms
threshold = 100