$date
	Mon Oct 13 09:08:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1!
1%
0#
1"
#30
1#
#40
0!
0%
0#
0"
1$
#50
1!
1&
1#
#60
0!
0&
0#
1"
#70
1!
1&
1#
#80
