// Seed: 367720906
module module_0 #(
    parameter id_26 = 32'd18,
    parameter id_32 = 32'd60
) (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    input wand id_4,
    input wire id_5,
    output wor id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri id_9,
    output supply0 id_10,
    input wand id_11,
    input tri id_12,
    output wand id_13,
    output wor id_14,
    output tri0 id_15,
    input wand id_16,
    output wire sample,
    output wire id_18,
    input tri0 id_19,
    input tri module_0,
    input wand id_21
);
  wire id_23, id_24, id_25, _id_26, id_27, id_28, id_29, id_30;
  wire [-1 : -1] id_31;
  logic _id_32;
  ;
  wire [id_32 : id_26] id_33, id_34;
  localparam id_35 = !(-1'b0);
  assign id_15 = 1 ? id_29 < id_4 : id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    input wand id_0,
    output tri0 id_1,
    input supply1 _id_2,
    input supply1 id_3,
    input tri1 id_4
    , id_16,
    input wire id_5,
    input tri1 id_6,
    input wor id_7,
    output tri id_8,
    output uwire id_9,
    output tri0 id_10,
    output wand id_11,
    output tri1 id_12,
    output supply0 id_13,
    input wire id_14
);
  logic [-1  <  -1 'b0 : -1  *  1] id_17;
  ;
  logic [id_2 : -1] id_18 = 1;
  wire ["" : 1] id_19;
  module_0 modCall_1 (
      id_12,
      id_14,
      id_6,
      id_9,
      id_4,
      id_3,
      id_13,
      id_7,
      id_11,
      id_5,
      id_10,
      id_4,
      id_14,
      id_12,
      id_10,
      id_11,
      id_3,
      id_10,
      id_8,
      id_4,
      id_6,
      id_0
  );
  wire id_20;
  wire ["" : 1] id_21;
  wire id_22;
endmodule
