<!DOCTYPE html>
<html lang="">
    <!-- title -->


    

<!-- keywords -->



<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=no">
    <meta name="author" content="Klc">
    <meta name="renderer" content="webkit">
    <meta name="copyright" content="Klc">
    
        <meta name="keywords" content="hexo,hexo-theme,hexo-blog">
    
    <meta name="description" content="">
    <meta name="description" content="12345678910111213141516171819module PC(    input CLK,    input Reset,    input PCWre,    input[31:0] newAddress,    output reg[31:0] PCAddr);    initial begin        PCAddr&#x3D;0;    end">
<meta property="og:type" content="article">
<meta property="og:title" content="【计组实验】单周期CPU">
<meta property="og:url" content="https://klc1006.github.io/2021/11/15/%E3%80%90%E8%AE%A1%E7%BB%84%E5%AE%9E%E9%AA%8C%E3%80%91%E5%8D%95%E5%91%A8%E6%9C%9FCPU/index.html">
<meta property="og:site_name">
<meta property="og:description" content="12345678910111213141516171819module PC(    input CLK,    input Reset,    input PCWre,    input[31:0] newAddress,    output reg[31:0] PCAddr);    initial begin        PCAddr&#x3D;0;    end">
<meta property="og:locale">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/TQPW1E9ZRNSLX2B.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/fBnT7YIylQz8XDC.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/eQBIcuZ23bhfFjA.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/s76gKeGyNIh9xOW.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/I35Ha9vPYebRlnp.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/k3w6GVb8laWYH1e.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/ZG6t5k37LqrJp8u.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/1aZywWMUhY298jt.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/hCeQbqLYvpUwKB4.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/MCftyRBvGLoQIKD.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/3vXOGMNJ2sFtZk8.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/8ygivsNxLbowqzD.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/JcQ8lnL6pD5d7V4.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/98ncV7bLBfjZeot.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/nLIiTh8poXb5xaZ.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/mAIDGBbZqJkeYQX.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/3krgdEuLAzsT1to.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/yO4w8dSAer62UqJ.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/lBa8OTCn9ZcyENA.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/9DXgihpSNRbkayF.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/hqTQHsgCDSPlN8I.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/Etmb7ZrC2DxMusY.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/Unz72axRyDOi3mg.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/LdvIN8FwMsJljZQ.png">
<meta property="og:image" content="https://s2.loli.net/2023/03/13/g13UNrZVpbPtynJ.png">
<meta property="article:published_time" content="2021-11-14T16:00:00.000Z">
<meta property="article:modified_time" content="2023-03-13T06:57:10.050Z">
<meta property="article:author" content="Klc">
<meta property="article:tag" content="CPU">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.loli.net/2023/03/13/TQPW1E9ZRNSLX2B.png">
    <meta http-equiv="Cache-control" content="no-cache">
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">
    <link rel="icon" href="/avatar/%E9%BC%A0%E9%BC%A0.jpg">
    
    <title>【计组实验】单周期CPU · PityBug&#39;s Studio</title>
    <!-- /*! loadCSS. [c]2017 Filament Group, Inc. MIT License */
/* This file is meant as a standalone workflow for
- testing support for link[rel=preload]
- enabling async CSS loading in browsers that do not support rel=preload
- applying rel preload css once loaded, whether supported or not.
*/ -->
<script>
    (function (w) {
        'use strict'
        // rel=preload support test
        if (!w.loadCSS) {
            w.loadCSS = function () {}
        }
        // define on the loadCSS obj
        var rp = (loadCSS.relpreload = {})
        // rel=preload feature support test
        // runs once and returns a function for compat purposes
        rp.support = (function () {
            var ret
            try {
                ret = w.document.createElement('link').relList.supports('preload')
            } catch (e) {
                ret = false
            }
            return function () {
                return ret
            }
        })()

        // if preload isn't supported, get an asynchronous load by using a non-matching media attribute
        // then change that media back to its intended value on load
        rp.bindMediaToggle = function (link) {
            // remember existing media attr for ultimate state, or default to 'all'
            var finalMedia = link.media || 'all'

            function enableStylesheet() {
                link.media = finalMedia
            }

            // bind load handlers to enable media
            if (link.addEventListener) {
                link.addEventListener('load', enableStylesheet)
            } else if (link.attachEvent) {
                link.attachEvent('onload', enableStylesheet)
            }

            // Set rel and non-applicable media type to start an async request
            // note: timeout allows this to happen async to let rendering continue in IE
            setTimeout(function () {
                link.rel = 'stylesheet'
                link.media = 'only x'
            })
            // also enable media after 3 seconds,
            // which will catch very old browsers (android 2.x, old firefox) that don't support onload on link
            setTimeout(enableStylesheet, 3000)
        }

        // loop through link elements in DOM
        rp.poly = function () {
            // double check this to prevent external calls from running
            if (rp.support()) {
                return
            }
            var links = w.document.getElementsByTagName('link')
            for (var i = 0; i < links.length; i++) {
                var link = links[i]
                // qualify links to those with rel=preload and as=style attrs
                if (
                    link.rel === 'preload' &&
                    link.getAttribute('as') === 'style' &&
                    !link.getAttribute('data-loadcss')
                ) {
                    // prevent rerunning on link
                    link.setAttribute('data-loadcss', true)
                    // bind listeners to toggle media back
                    rp.bindMediaToggle(link)
                }
            }
        }

        // if unsupported, run the polyfill
        if (!rp.support()) {
            // run once at least
            rp.poly()

            // rerun poly on an interval until onload
            var run = w.setInterval(rp.poly, 500)
            if (w.addEventListener) {
                w.addEventListener('load', function () {
                    rp.poly()
                    w.clearInterval(run)
                })
            } else if (w.attachEvent) {
                w.attachEvent('onload', function () {
                    rp.poly()
                    w.clearInterval(run)
                })
            }
        }

        // commonjs
        if (typeof exports !== 'undefined') {
            exports.loadCSS = loadCSS
        } else {
            w.loadCSS = loadCSS
        }
    })(typeof global !== 'undefined' ? global : this)
</script>

    <style type="text/css">
    @font-face {
        font-family: 'Oswald-Regular';
        src: url("/font/Oswald-Regular.ttf");
    }

    body {
        margin: 0;
    }

    header,
    footer,
    .back-top,
    .sidebar,
    .container,
    .site-intro-meta,
    .toc-wrapper {
        display: none;
    }

    .site-intro {
        position: relative;
        z-index: 3;
        width: 100%;
        /* height: 50vh; */
        overflow: hidden;
    }

    .site-intro-placeholder {
        position: absolute;
        z-index: -2;
        top: 0;
        left: 0;
        width: calc(100% + 300px);
        height: 100%;
        background: repeating-linear-gradient(-45deg, #444 0, #444 80px, #333 80px, #333 160px);
        background-position: center center;
        transform: translate3d(-226px, 0, 0);
        animation: gradient-move 2.5s ease-out 0s infinite;
    }

    @keyframes gradient-move {
        0% {
            transform: translate3d(-226px, 0, 0);
        }
        100% {
            transform: translate3d(0, 0, 0);
        }
    }
</style>

    <link rel="preload" href="/css/style.css?v=20211217" as="style" onload="this.onload=null;this.rel='stylesheet'">
    <link rel="preload" href="/css/dark.css?v=20211217" as="style">
    <link rel="stylesheet" href="/css/dark.css">
    <link rel="stylesheet" href="/css/mobile.css?v=20211217" media="(max-width: 960px)">
    <link rel="preload" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.5.7/dist/jquery.fancybox.min.css" as="style" onload="this.onload=null;this.rel='stylesheet'">
    <link rel="preload" href="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" as="script">
    <link rel="preload" href="/scripts/main.js?v=20211217" as="script">
    <link rel="preload" href="/scripts/dark.js?v=20211217" as="script">
    <link rel="preload" href="/font/Oswald-Regular.ttf" as="font" crossorigin>
    <link rel="preload" href="https://at.alicdn.com/t/font_327081_1dta1rlogw17zaor.woff" as="font" crossorigin>
    <!-- algolia -->
    
    <!-- 百度统计  -->
    
    <!-- 谷歌统计  -->
    
<meta name="generator" content="Hexo 6.2.0"></head>

    <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js"></script>
    <script type="text/javascript">
        if (typeof window.$ == undefined) {
            console.warn('jquery load from jsdelivr failed, will load local script')
            document.write('<script src="/lib/jquery.min.js" />')
        }
    </script>
    
        <body class="post-body">
    
        <!-- header -->
        <header class="header header-mobile">
    <!-- top read progress line -->
    <div class="header-element">
        <div class="read-progress"></div>
    </div>
    <!-- sidebar menu button -->
    <div class="header-element">
        
            <div class="header-sidebar-menu">
        
            
                <div style="padding-left: 1px;">&#xe775;</div>
            
        </div>
    </div>
    <!-- header actions -->
    <div class="header-actions">
        <!-- theme mode switch button -->
        <span class="header-theme-btn header-element">
            <i class="fas fa-adjust"></i>
        </span>
        <!-- back to home page text -->
        <span class="home-link header-element">
            <a href=/>PityBug's Studio.</a>
        </span>
    </div>
    <!-- toggle banner for post layout -->
    
        
            <div class="banner">
        
            <div class="blog-title header-element">
                <a href="/">PityBug&#39;s Studio.</a>
            </div>
            <div class="post-title header-element">
                <a href="#" class="post-name">【计组实验】单周期CPU</a>
            </div>
        </div>
    
</header>

        <!-- fixed footer -->
        <footer class="footer-fixed">
    <!-- back to top button -->
    <div class="footer-fixed-element">
        
            <div class="back-top back-top-hidden">
        
        
            <div>&#xe639;</div>
        
        </div>
    </div>
</footer>

        <!-- wrapper -->
        <div class="wrapper">
            <div class="site-intro" style="







    height:50vh;

">
    
    <!-- 主页  -->
    
        
    <!-- 404页  -->
    
    <div class="site-intro-placeholder"></div>
    <div class="site-intro-img" style="background-image: url(/intro/post-bg.jpg)"></div>
    <div class="site-intro-meta">
        <!-- 标题  -->
        <h1 class="intro-title">
            <!-- 主页  -->
            
                【计组实验】单周期CPU
            <!-- 404 -->
            
        </h1>
        <!-- 副标题 -->
        <p class="intro-subtitle">
            <!-- 主页副标题  -->
            
                
            <!-- 404 -->
            
        </p>
        <!-- 文章页 meta -->
        
            <div class="post-intros">
                <!-- 文章页标签  -->
                
                    <div class= post-intro-tags >
    
    
        <a class="post-tag" href="javascript:void(0);" data-tags="CPU">CPU</a>
    
</div>

                
                <!-- 文章字数统计 -->
                
                    <div class="post-intro-read">
                        <span>字数统计: <span class="post-count word-count">1.7k</span>阅读时长: <span class="post-count reading-time">9 min</span></span>
                    </div>
                
                <div class="post-intro-meta">
                    <!-- 撰写日期 -->
                    <span class="iconfont-archer post-intro-calander">&#xe676;</span>
                    <span class="post-intro-time">2021/11/15</span>
                    <!-- busuanzi -->
                    
                        <span id="busuanzi_container_page_pv" class="busuanzi-pv">
                            <span class="iconfont-archer post-intro-busuanzi">&#xe602;</span>
                            <span id="busuanzi_value_page_pv"></span>
                        </span>
                    
                    <!-- 文章分享 -->
                    <span class="share-wrapper">
                        <span class="iconfont-archer share-icon">&#xe71d;</span>
                        <span class="share-text">Share</span>
                        <ul class="share-list">
                            <li class="iconfont-archer share-qr" data-type="qr">&#xe75b;
                                <div class="share-qrcode"></div>
                            </li>
                            <li class="iconfont-archer" data-type="weibo">&#xe619;</li>
                            <li class="iconfont-archer" data-type="qzone">&#xe62e;</li>
                            <li class="iconfont-archer" data-type="twitter">&#xe634;</li>
                            <li class="iconfont-archer" data-type="facebook">&#xe67a;</li>
                        </ul>
                    </span>
                </div>
            </div>
        
    </div>
</div>

            <script>
  // get user agent
  function getBrowserVersions() {
    var u = window.navigator.userAgent
    return {
      userAgent: u,
      trident: u.indexOf('Trident') > -1, //IE内核
      presto: u.indexOf('Presto') > -1, //opera内核
      webKit: u.indexOf('AppleWebKit') > -1, //苹果、谷歌内核
      gecko: u.indexOf('Gecko') > -1 && u.indexOf('KHTML') == -1, //火狐内核
      mobile: !!u.match(/AppleWebKit.*Mobile.*/), //是否为移动终端
      ios: !!u.match(/\(i[^;]+;( U;)? CPU.+Mac OS X/), //ios终端
      android: u.indexOf('Android') > -1 || u.indexOf('Linux') > -1, //android终端或者uc浏览器
      iPhone: u.indexOf('iPhone') > -1 || u.indexOf('Mac') > -1, //是否为iPhone或者安卓QQ浏览器
      iPad: u.indexOf('iPad') > -1, //是否为iPad
      webApp: u.indexOf('Safari') == -1, //是否为web应用程序，没有头部与底部
      weixin: u.indexOf('MicroMessenger') == -1, //是否为微信浏览器
      uc: u.indexOf('UCBrowser') > -1, //是否为android下的UC浏览器
    }
  }
  var browser = {
    versions: getBrowserVersions(),
  }
  console.log('userAgent: ' + browser.versions.userAgent)

  // callback
  function fontLoaded() {
    console.log('font loaded')
    if (document.getElementsByClassName('site-intro-meta')) {
      document
        .getElementsByClassName('intro-title')[0]
        .classList.add('intro-fade-in')
      document
        .getElementsByClassName('intro-subtitle')[0]
        .classList.add('intro-fade-in')
      var postIntros = document.getElementsByClassName('post-intros')[0]
      if (postIntros) {
        postIntros.classList.add('post-fade-in')
      }
    }
  }

  // UC不支持跨域，所以直接显示
  function asyncCb() {
    if (browser.versions.uc) {
      console.log('UCBrowser')
      fontLoaded()
    } else {
      WebFont.load({
        custom: {
          families: ['Oswald-Regular'],
        },
        loading: function () {
          // 所有字体开始加载
          // console.log('font loading');
        },
        active: function () {
          // 所有字体已渲染
          fontLoaded()
        },
        inactive: function () {
          // 字体预加载失败，无效字体或浏览器不支持加载
          console.log('inactive: timeout')
          fontLoaded()
        },
        timeout: 5000, // Set the timeout to two seconds
      })
    }
  }

  function asyncErr() {
    console.warn('script load from CDN failed, will load local script')
  }

  // load webfont-loader async, and add callback function
  function async(u, cb, err) {
    var d = document,
      t = 'script',
      o = d.createElement(t),
      s = d.getElementsByTagName(t)[0]
    o.src = u
    if (cb) {
      o.addEventListener(
        'load',
        function (e) {
          cb(null, e)
        },
        false
      )
    }
    if (err) {
      o.addEventListener(
        'error',
        function (e) {
          err(null, e)
        },
        false
      )
    }
    s.parentNode.insertBefore(o, s)
  }

  var asyncLoadWithFallBack = function (arr, success, reject) {
    var currReject = function () {
      reject()
      arr.shift()
      if (arr.length) async(arr[0], success, currReject)
    }

    async(arr[0], success, currReject)
  }

  asyncLoadWithFallBack(
    [
      'https://cdn.jsdelivr.net/npm/webfontloader@1.6.28/webfontloader.min.js',
      'https://cdn.bootcss.com/webfont/1.6.28/webfontloader.js',
      "/lib/webfontloader.min.js",
    ],
    asyncCb,
    asyncErr
  )
</script>

            <img class="loading" src="/assets/loading.svg" style="display: block; margin: 6rem auto 0 auto; width: 6rem; height: 6rem;" />
            <div class="container container-unloaded">
                <main class="main post-page">
    <article class="article-entry">
        <p><img src="https://s2.loli.net/2023/03/13/TQPW1E9ZRNSLX2B.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/fBnT7YIylQz8XDC.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/eQBIcuZ23bhfFjA.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/s76gKeGyNIh9xOW.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/I35Ha9vPYebRlnp.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/k3w6GVb8laWYH1e.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/ZG6t5k37LqrJp8u.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/1aZywWMUhY298jt.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PC(</span><br><span class="line">    <span class="keyword">input</span> CLK,</span><br><span class="line">    <span class="keyword">input</span> Reset,</span><br><span class="line">    <span class="keyword">input</span> PCWre,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] newAddress,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] PCAddr</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        PCAddr=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> CLK <span class="keyword">or</span> <span class="keyword">negedge</span> Reset)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(Reset==<span class="number">0</span>)<span class="keyword">begin</span></span><br><span class="line">            PCAddr=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(PCWre)<span class="keyword">begin</span></span><br><span class="line">            PCAddr=newAddress;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/hCeQbqLYvpUwKB4.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> ALU(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] A, <span class="comment">//输入A</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] B, <span class="comment">//输入B</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">2</span>:<span class="number">0</span>] ALUOp, <span class="comment">//ALU操作控制</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] result, <span class="comment">//ALU运算结果</span></span><br><span class="line">    <span class="keyword">output</span> zero,<span class="comment">//运算结果result的标志，result为0输出1，否则输出0</span></span><br><span class="line">    <span class="keyword">output</span> sign <span class="comment">//运算结果result的正负性（有符号数的情况），result为负数输出1，否则输出0</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">parameter</span> _ADD= <span class="number">3&#x27;b000</span>;</span><br><span class="line">    <span class="keyword">parameter</span> _SUB= <span class="number">3&#x27;b001</span>;</span><br><span class="line">    <span class="keyword">parameter</span> _SLL= <span class="number">3&#x27;b010</span>;</span><br><span class="line">    <span class="keyword">parameter</span> _OR=<span class="number">3&#x27;b011</span>;</span><br><span class="line">    <span class="keyword">parameter</span> _AND= <span class="number">3&#x27;b100</span>;</span><br><span class="line">    <span class="keyword">parameter</span> _SLTU= <span class="number">3&#x27;b101</span>;</span><br><span class="line">    <span class="keyword">parameter</span> _SLT= <span class="number">3&#x27;b110</span>;</span><br><span class="line">    <span class="keyword">parameter</span> _XOR= <span class="number">3&#x27;b111</span>;</span><br><span class="line">    <span class="keyword">assign</span> zero= result==<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">assign</span> sign= result[<span class="number">31</span>];</span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span><span class="comment">//进行ALU计算</span></span><br><span class="line">        <span class="keyword">case</span>(ALUOp) <span class="comment">//进行运算</span></span><br><span class="line">            _ADD: result= A+B; <span class="comment">//加法</span></span><br><span class="line">            _SUB: result= A-B; <span class="comment">//减法</span></span><br><span class="line">            _SLL: result= B&lt;&lt;A; <span class="comment">//B左移A位</span></span><br><span class="line">            _OR: result= A|B; <span class="comment">//或</span></span><br><span class="line">            _AND: result= A&amp;B; <span class="comment">//与</span></span><br><span class="line">            _SLTU: result= A&lt;B; <span class="comment">//比较A&lt;B不带符号</span></span><br><span class="line">            _SLT: result= A[<span class="number">31</span>]!=B[<span class="number">31</span>]?A[<span class="number">31</span>]&gt;B[<span class="number">31</span>]:A&lt;B; <span class="comment">//比较A&lt;B带符号</span></span><br><span class="line">            _XOR: result= A^B; <span class="comment">//异或</span></span><br><span class="line">            <span class="keyword">default</span>: result= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/MCftyRBvGLoQIKD.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> DataMemory(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] DAddr,</span><br><span class="line">    <span class="keyword">input</span> CLK,</span><br><span class="line">    <span class="keyword">input</span> mRD,</span><br><span class="line">    <span class="keyword">input</span> mWR,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] DataIn,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] DataOut</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] dataMemory [<span class="number">255</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">always</span>@(mRD <span class="keyword">or</span> DAddr)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(mRD)<span class="keyword">begin</span></span><br><span class="line">            DataOut[<span class="number">7</span>:<span class="number">0</span>]= dataMemory[DAddr+<span class="number">3</span>];</span><br><span class="line">            DataOut[<span class="number">15</span>:<span class="number">8</span>]= dataMemory[DAddr+<span class="number">2</span>];</span><br><span class="line">            DataOut[<span class="number">23</span>:<span class="number">16</span>]= dataMemory[DAddr+<span class="number">1</span>];</span><br><span class="line">            DataOut[<span class="number">31</span>:<span class="number">24</span>]= dataMemory[DAddr];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">negedge</span> CLK)<span class="keyword">begin</span> <span class="comment">//总是在时钟下降沿到来时触发</span></span><br><span class="line">        <span class="keyword">if</span>(mWR)<span class="keyword">begin</span></span><br><span class="line">            dataMemory[DAddr+<span class="number">3</span>]&lt;= DataIn[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">            dataMemory[DAddr+<span class="number">2</span>]&lt;= DataIn[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">            dataMemory[DAddr+<span class="number">1</span>]&lt;= DataIn[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">            dataMemory[DAddr]&lt;= DataIn[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/3vXOGMNJ2sFtZk8.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SignZeroExtend(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] immediate,</span><br><span class="line">    <span class="keyword">input</span> ExtSel,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] extendImmediate</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> extendImmediate= &#123;ExtSel&amp;&amp;immediate[<span class="number">15</span>]?<span class="number">16&#x27;hffff</span>:<span class="number">16&#x27;h0000</span>,immediate&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/8ygivsNxLbowqzD.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Multiplexer5(</span><br><span class="line">    <span class="keyword">input</span> Select,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] DataIn1,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] DataIn2,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">4</span>:<span class="number">0</span>] DataOut</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> DataOut= Select?DataIn2:DataIn1;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/JcQ8lnL6pD5d7V4.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/98ncV7bLBfjZeot.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Multiplexer32(</span><br><span class="line">    <span class="keyword">input</span> Select,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] DataIn1,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] DataIn2,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] DataOut</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> DataOut= Select?DataIn2:DataIn1;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/nLIiTh8poXb5xaZ.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> multiplexer32_4(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]select,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]In00,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]In01,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]In10,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]In11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>]Out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> Out= select[<span class="number">0</span>]?(select[<span class="number">1</span>]?In11:In01):(select[<span class="number">1</span>]?In10:In00);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/mAIDGBbZqJkeYQX.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/3krgdEuLAzsT1to.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RegisterFile(</span><br><span class="line">    <span class="keyword">input</span> WE,</span><br><span class="line">    <span class="keyword">input</span> CLK,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] ReadReg1,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] ReadReg2,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] WriteReg,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] WriteData,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] ReadData1,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] ReadData2</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] registers[<span class="number">0</span>:<span class="number">31</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span> <span class="comment">//初始时，将32个寄存器全部赋值为0</span></span><br><span class="line">        <span class="keyword">for</span>(i=<span class="number">0</span>; i&lt;<span class="number">32</span>; i=i+<span class="number">1</span>)registers[i]&lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> ReadData1= ReadReg1?registers[ReadReg1]:<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">assign</span> ReadData2= ReadReg2?registers[ReadReg2]:<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">negedge</span> CLK)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(WriteReg&amp;&amp;WE)<span class="keyword">begin</span></span><br><span class="line">            registers[WriteReg]= WriteData;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/yO4w8dSAer62UqJ.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> InstructionMemory(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] IAddr,</span><br><span class="line">    <span class="keyword">input</span> RW,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] IDataOut</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] InstMemory[<span class="number">83</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span> <span class="comment">//此处为绝对地址，注意斜杠方向</span></span><br><span class="line">        </span><br><span class="line">    <span class="built_in">$readmemb</span>(<span class="string">&quot;D:/CPU/SingleCPU_1/SingleCPU_1/input.txt&quot;</span>,InstMemory);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(IAddr <span class="keyword">or</span> RW)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(RW==<span class="number">0</span>)<span class="keyword">begin</span></span><br><span class="line">            IDataOut=</span><br><span class="line">            &#123;InstMemory[IAddr],InstMemory[IAddr+<span class="number">1</span>],InstMemory[IAddr+<span class="number">2</span>],InstMemory[I</span><br><span class="line">            Addr+<span class="number">3</span>]&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/lBa8OTCn9ZcyENA.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/9DXgihpSNRbkayF.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> ControlUnit(</span><br><span class="line"><span class="keyword">output</span> ExtSel,</span><br><span class="line"><span class="keyword">output</span> PCWre,</span><br><span class="line"><span class="keyword">output</span> InsMemRW,</span><br><span class="line"><span class="keyword">output</span> RegDst,</span><br><span class="line"><span class="keyword">output</span> RegWre,</span><br><span class="line"><span class="keyword">output</span>[<span class="number">2</span>:<span class="number">0</span>] ALUOp,</span><br><span class="line"><span class="keyword">output</span>[<span class="number">1</span>:<span class="number">0</span>] PCSrc,</span><br><span class="line"><span class="keyword">output</span> ALUSrcA,</span><br><span class="line"><span class="keyword">output</span> ALUSrcB,</span><br><span class="line"><span class="keyword">output</span> mRD,</span><br><span class="line"><span class="keyword">output</span> mWR,</span><br><span class="line"><span class="keyword">output</span> DBDataSrc,</span><br><span class="line"><span class="keyword">input</span>[<span class="number">5</span>:<span class="number">0</span>] op,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>]func,</span><br><span class="line"><span class="keyword">input</span> zero,</span><br><span class="line"><span class="keyword">input</span> sign</span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> ADD= <span class="number">6&#x27;b100000</span>;</span><br><span class="line"><span class="keyword">parameter</span> SUB= <span class="number">6&#x27;b100010</span>;</span><br><span class="line"><span class="keyword">parameter</span> ADDIU= <span class="number">6&#x27;b001001</span>;</span><br><span class="line"><span class="keyword">parameter</span> ANDI= <span class="number">6&#x27;b001100</span>;</span><br><span class="line"><span class="keyword">parameter</span> AND= <span class="number">6&#x27;b100100</span>;</span><br><span class="line"><span class="keyword">parameter</span> ORI= <span class="number">6&#x27;b001101</span>;</span><br><span class="line"><span class="keyword">parameter</span> OR= <span class="number">6&#x27;b100101</span>;</span><br><span class="line"><span class="keyword">parameter</span> SLL= <span class="number">6&#x27;b000000</span>;</span><br><span class="line"><span class="keyword">parameter</span> SLTI= <span class="number">6&#x27;b001010</span>;</span><br><span class="line"><span class="keyword">parameter</span> SW= <span class="number">6&#x27;b101011</span>;</span><br><span class="line"><span class="keyword">parameter</span> LW= <span class="number">6&#x27;b100011</span>;</span><br><span class="line"><span class="keyword">parameter</span> BEQ= <span class="number">6&#x27;b000100</span>;</span><br><span class="line"><span class="keyword">parameter</span> BNE= <span class="number">6&#x27;b000101</span>;</span><br><span class="line"><span class="keyword">parameter</span> BLTZ= <span class="number">6&#x27;b000001</span>;</span><br><span class="line"><span class="keyword">parameter</span> J= <span class="number">6&#x27;b000010</span>;</span><br><span class="line"><span class="keyword">parameter</span> HALT= <span class="number">6&#x27;b111111</span>;</span><br><span class="line"><span class="keyword">parameter</span> _ADD= <span class="number">3&#x27;b000</span>;</span><br><span class="line"><span class="keyword">parameter</span> _SUB= <span class="number">3&#x27;b001</span>;</span><br><span class="line"><span class="keyword">parameter</span> _SLL= <span class="number">3&#x27;b010</span>;</span><br><span class="line"><span class="keyword">parameter</span> _OR= <span class="number">3&#x27;b011</span>;</span><br><span class="line"><span class="keyword">parameter</span> _AND= <span class="number">3&#x27;b100</span>;</span><br><span class="line"><span class="keyword">parameter</span> _SLTU= <span class="number">3&#x27;b101</span>;</span><br><span class="line"><span class="keyword">parameter</span> _SLT= <span class="number">3&#x27;b110</span>;</span><br><span class="line"><span class="keyword">parameter</span> _XOR= <span class="number">3&#x27;b111</span>;</span><br><span class="line"><span class="keyword">assign</span> PCWre= op!=HALT;</span><br><span class="line"><span class="keyword">assign</span> ALUSrcA= op==<span class="number">0</span>&amp;&amp;func==SLL;</span><br><span class="line"><span class="keyword">assign</span> ALUSrcB= op==ADDIU||op==ANDI || op==ORI||op==SLTI||op==SW||op==LW;</span><br><span class="line"><span class="keyword">assign</span> DBDataSrc= op==LW;</span><br><span class="line"><span class="keyword">assign</span> RegWre= op!=BEQ&amp;&amp;op!=BNE&amp;&amp;op!=BLTZ&amp;&amp;op!=SW&amp;&amp;op!=HALT;</span><br><span class="line"><span class="keyword">assign</span> InsMemRW= <span class="number">0</span>;</span><br><span class="line"><span class="keyword">assign</span> mRD= op==LW;</span><br><span class="line"><span class="keyword">assign</span> mWR= op==SW;</span><br><span class="line"><span class="keyword">assign</span> RegDst= op!=ADDIU&amp;&amp;op!=ANDI&amp;&amp;op!=ORI&amp;&amp;op!=SLTI&amp;&amp;op!=LW;</span><br><span class="line"><span class="keyword">assign</span> ExtSel= op!=ANDI&amp;&amp;op!=ORI;</span><br><span class="line"><span class="keyword">assign</span> PCSrc[<span class="number">1</span>]= op==J;</span><br><span class="line"><span class="keyword">assign</span> PCSrc[<span class="number">0</span>]= op==BEQ&amp;&amp;zero==<span class="number">1</span>||op==BNE&amp;&amp;zero==<span class="number">0</span>||op==BLTZ&amp;&amp;sign==<span class="number">1</span>;</span><br><span class="line"><span class="keyword">assign</span> ALUOp= op==<span class="number">0</span>&amp;&amp;func==SUB||op==BNE||op==BEQ||op==BLTZ?_SUB:</span><br><span class="line">op==<span class="number">0</span>&amp;&amp;func==SLL?_SLL:</span><br><span class="line">op==ORI||op==<span class="number">0</span>&amp;&amp;func==OR?_OR:</span><br><span class="line">op==ANDI||op==<span class="number">0</span>&amp;&amp;func==AND?_AND:</span><br><span class="line">op==SLTI?_SLT:_ADD;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/hqTQHsgCDSPlN8I.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SingleCPU(</span><br><span class="line">    <span class="keyword">input</span> CLK, <span class="comment">//时钟信号</span></span><br><span class="line">    <span class="keyword">input</span> Reset, <span class="comment">//置零信号</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] CurPC, <span class="comment">//当前指令地址</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] newaddress, <span class="comment">//下一个指令地址</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] instcode, <span class="comment">//rs,rt寄存器所在指令</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] Reg1Out, <span class="comment">//寄存器组rs寄存器的值</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] Reg2Out, <span class="comment">//寄存器组rt寄存器的值</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] ALU_Out, <span class="comment">//ALU的result输出值</span></span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] WriteData <span class="comment">//DB总线值</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> ExtSel; <span class="comment">//位扩展信号，1为符号扩展，0为0扩展</span></span><br><span class="line">    <span class="keyword">wire</span> PCWre; <span class="comment">//PC工作信号，0不更改，1更改</span></span><br><span class="line">    <span class="keyword">wire</span> InsMemRW; <span class="comment">//指令寄存器信号，0为写，1为读</span></span><br><span class="line">    <span class="keyword">wire</span> RegDst; <span class="comment">//指令读取时判断是rt还是rd进入寄存器组的写数据端，0为rt，1为rd</span></span><br><span class="line">    <span class="keyword">wire</span> RegWre; <span class="comment">//寄存器组是否需要写功能，0为无写功能，1为些功能</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">2</span>:<span class="number">0</span>] ALUOp; <span class="comment">//ALU8种运算功能选择</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">1</span>:<span class="number">0</span>] PCSrc; <span class="comment">//PC正常+4还是要跳转，0为正常+4，1为跳转</span></span><br><span class="line">    <span class="keyword">wire</span> ALUSrcA; <span class="comment">//寄存器组Data1的输出，0为寄存器本身输出，1为指令码的最后16</span></span><br><span class="line">    位立即数</span><br><span class="line">    <span class="keyword">wire</span> ALUSrcB; <span class="comment">//寄存器组Data2的输出，0位本身的输出，1为扩展后的立即数</span></span><br><span class="line">    <span class="keyword">wire</span> RD; <span class="comment">//读数据存储器功能，0时读取</span></span><br><span class="line">    <span class="keyword">wire</span> WR;<span class="comment">//写数据存储器功能，1时写</span></span><br><span class="line">    <span class="keyword">wire</span> DBDataSrc; <span class="comment">//决定将什么数据传入寄存器组Write Data端，0为ALU结果，1为存</span></span><br><span class="line">    储器</span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">4</span>:<span class="number">0</span>] WriteRegAddr; <span class="comment">//寄存器组Write Reg输入端</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">31</span>:<span class="number">0</span>] ALU_Input_A; <span class="comment">//ALU的A输入端</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">31</span>:<span class="number">0</span>] ALU_Input_B; <span class="comment">//ALU的B输入端</span></span><br><span class="line">    <span class="keyword">wire</span> zero; <span class="comment">//ALU的zero输出</span></span><br><span class="line">    <span class="keyword">wire</span> sign;<span class="comment">//ALU的sign输出</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">31</span>:<span class="number">0</span>] MemOut; <span class="comment">//存储器的输出</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">31</span>:<span class="number">0</span>] Ext_Imm; <span class="comment">//位扩展后的立即数</span></span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">31</span>:<span class="number">0</span>] CurPC4=CurPC+<span class="number">4</span>;</span><br><span class="line"></span><br><span class="line">    multiplexer32_4 </span><br><span class="line">    mux41PC(PCSrc,CurPC4,CurPC4+(Ext_Imm&lt;&lt;<span class="number">2</span>),&#123;CurPC4[<span class="number">31</span>:<span class="number">28</span>],instcode[<span class="number">25</span>:<span class="number">0</span>],<span class="number">2&#x27;b00</span>&#125;,<span class="number">0</span>,newa</span><br><span class="line">    ddress);</span><br><span class="line">    PC pc(CLK,Reset,PCWre,newaddress,CurPC);</span><br><span class="line">    ALU alu(ALU_Input_A,ALU_Input_B,ALUOp,ALU_Out,zero,sign);</span><br><span class="line">    DataMemory dm(ALU_Out,CLK,RD,WR,Reg2Out,MemOut);</span><br><span class="line">    SignZeroExtend sze(instcode[<span class="number">15</span>:<span class="number">0</span>],ExtSel,Ext_Imm);</span><br><span class="line">    Multiplexer5 mux21R(RegDst,instcode[<span class="number">20</span>:<span class="number">16</span>],instcode[<span class="number">15</span>:<span class="number">11</span>],WriteRegAddr);</span><br><span class="line">    Multiplexer32 </span><br><span class="line">    mux21A(ALUSrcA,Reg1Out,&#123;<span class="number">27&#x27;b000000000000000000000000000</span>,instcode[<span class="number">10</span>:<span class="number">6</span>]&#125;,ALU_Input</span><br><span class="line">    _A);</span><br><span class="line">    Multiplexer32 mux21B(ALUSrcB,Reg2Out,Ext_Imm,ALU_Input_B);</span><br><span class="line">    Multiplexer32 mux21RW(DBDataSrc,ALU_Out,MemOut,WriteData);</span><br><span class="line">    RegisterFile </span><br><span class="line">    rf(RegWre,CLK,instcode[<span class="number">25</span>:<span class="number">21</span>],instcode[<span class="number">20</span>:<span class="number">16</span>],WriteRegAddr,WriteData,Reg1Out,Reg2Out);</span><br><span class="line">    ControlUnit </span><br><span class="line">    cu(ExtSel,PCWre,InsMemRW,RegDst,RegWre,ALUOp,PCSrc,ALUSrcA,ALUSrcB,RD,WR,DB</span><br><span class="line">    DataSrc,instcode[<span class="number">31</span>:<span class="number">26</span>],instcode[<span class="number">5</span>:<span class="number">0</span>],zero,sign);</span><br><span class="line">    InstructionMemory im(CurPC,InsMemRW,instcode);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/Etmb7ZrC2DxMusY.png" /></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> SingleCPU_sim;</span><br><span class="line">    <span class="keyword">reg</span> CLK; <span class="comment">//时钟信号</span></span><br><span class="line">    <span class="keyword">reg</span> Reset; <span class="comment">//置零信号</span></span><br><span class="line">    SingleCPU scpu(CLK,Reset);</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        CLK= <span class="number">0</span>;</span><br><span class="line">        Reset= <span class="number">0</span>; <span class="comment">//刚开始设置pc为0</span></span><br><span class="line">        #<span class="number">50</span>; <span class="comment">//等待Reset完成</span></span><br><span class="line">        CLK= !CLK; <span class="comment">//下降沿，使PC先清零</span></span><br><span class="line">        #<span class="number">50</span>;</span><br><span class="line">        Reset= <span class="number">1</span>; <span class="comment">//清除保持信号</span></span><br><span class="line">         <span class="keyword">forever</span> #<span class="number">50</span> <span class="keyword">begin</span> <span class="comment">//产生时钟信号，周期为50s</span></span><br><span class="line">            CLK= !CLK;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="https://s2.loli.net/2023/03/13/Unz72axRyDOi3mg.png" /></p>
<p>第三部分还包括烧板实现代码，这里不再一一描述了，上述项目可以完成一个单周期CPU的仿真实验，并且观察各个寄存器的波形图。</p>
<p>最后贴上我的实验心得~</p>
<p><img src="https://s2.loli.net/2023/03/13/LdvIN8FwMsJljZQ.png" /></p>
<p><img src="https://s2.loli.net/2023/03/13/g13UNrZVpbPtynJ.png" /></p>
<p>遗憾的是，这么课没有给我带来较高的绩点，原因是答辩过程中有个寄存器出现了错误，这也是我粗心所致。不过由于这次错误，我又复盘了一次CPU原理，总的来说收获很多！！！</p>

    </article>
    <!-- license -->
    
        <div class="license-wrapper">
            <p>原文作者：<a href="https://Klc1006.github.io">Klc</a>
            <p>原文链接：<a href="https://klc1006.github.io/2021/11/15/%E3%80%90%E8%AE%A1%E7%BB%84%E5%AE%9E%E9%AA%8C%E3%80%91%E5%8D%95%E5%91%A8%E6%9C%9FCPU/">https://klc1006.github.io/2021/11/15/%E3%80%90%E8%AE%A1%E7%BB%84%E5%AE%9E%E9%AA%8C%E3%80%91%E5%8D%95%E5%91%A8%E6%9C%9FCPU/</a>
            <p>发表日期：<a href="https://klc1006.github.io/2021/11/15/%E3%80%90%E8%AE%A1%E7%BB%84%E5%AE%9E%E9%AA%8C%E3%80%91%E5%8D%95%E5%91%A8%E6%9C%9FCPU/">November 15th 2021, 12:00:00 am</a>
            <p>更新日期：<a href="https://klc1006.github.io/2021/11/15/%E3%80%90%E8%AE%A1%E7%BB%84%E5%AE%9E%E9%AA%8C%E3%80%91%E5%8D%95%E5%91%A8%E6%9C%9FCPU/">March 13th 2023, 2:57:10 pm</a>
            <p>版权声明：本文采用<a rel="license noopener" target="_blank" href="http://creativecommons.org/licenses/by-nc/4.0/">知识共享署名-非商业性使用 4.0 国际许可协议</a>进行许可</p>
        </div>
    
    <!-- paginator -->
    <ul class="post-paginator">
        <li class="next">
            
                <div class="nextSlogan">Next Post</div>
                <a href="/2022/03/02/AI%20course%201_20337013/" title="【AI Course】一致代价实现最短路径">
                    <div class="nextTitle">【AI Course】一致代价实现最短路径</div>
                </a>
            
        </li>
        <li class="previous">
            
        </li>
    </ul>
    <!-- comment -->
    
        <div class="post-comment">
            <!-- 来必力 City 版安装代码 -->


            

            

            

            <!-- utteranc评论 -->


            <!-- partial('_partial/comment/changyan') -->
            <!--PC版-->


            
            

            

        </div>
    
    <!-- timeliness note -->
    <!-- idea from: https://hexo.fluid-dev.com/posts/hexo-injector/#%E6%96%87%E7%AB%A0%E6%97%B6%E6%95%88%E6%80%A7%E6%8F%90%E7%A4%BA -->
    
    <!-- Mathjax -->
    
</main>

                <!-- profile -->
                
            </div>
            <footer class="footer footer-unloaded">
    <!-- social  -->
    
        <div class="social">
            
    
        
            
                <a href="mailto:1172485065@qq.com" class="iconfont-archer email" title=email ></a>
            
        
    
        
            
                <a href="https://github.com/Klc1006" class="iconfont-archer github" target="_blank" title=github></a>
            
        
    
        
            
                <span class="iconfont-archer wechat" title=wechat>
                    
                    <img class="profile-qr" src="/assets/wechatqr.jpg" />
                </span>
            
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    
        
    


        </div>
    
    <!-- powered by Hexo  -->
    <div class="copyright">
        <span id="hexo-power">Powered by <a href="https://hexo.io/" target="_blank">Hexo</a></span><span class="iconfont-archer power">&#xe635;</span><span id="theme-info">theme <a href="https://github.com/fi3ework/hexo-theme-archer" target="_blank">Archer</a></span>
    </div>
    <!-- website approve for Chinese user -->
    
    <!-- 不蒜子  -->
    
        <div class="busuanzi-container">
            
             
                <span id="busuanzi_container_site_pv">PV: <span id="busuanzi_value_site_pv"></span> :)</span>
            
        </div>
    	
</footer>

        </div>
        <!-- toc -->
        
            <div class="toc-wrapper toc-wrapper-loding" style=







    top:50vh;

>
                <div class="toc-catalog">
                    <span class="iconfont-archer catalog-icon">&#xe613;</span><span>CATALOG</span>
                </div>
                
            </div>
        
        <!-- sidebar -->
        <div class="sidebar sidebar-hide">
    <ul class="sidebar-tabs sidebar-tabs-active-0">
        <li class="sidebar-tab-archives"><span class="iconfont-archer">&#xe67d;</span><span class="tab-name">Archive</span></li>
        <li class="sidebar-tab-tags"><span class="iconfont-archer">&#xe61b;</span><span class="tab-name">Tag</span></li>
        <li class="sidebar-tab-categories"><span class="iconfont-archer">&#xe666;</span><span class="tab-name">Cate</span></li>
    </ul>
    <div class="sidebar-content sidebar-content-show-archive">
        <div class="sidebar-panel-archives">
    <!-- 在 ejs 中将 archive 按照时间排序 -->
    
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
    
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
    
    
    
    
    <div class="total-and-search">
        <div class="total-archive">
        Total : 16
        </div>
        <!-- search  -->
        
    </div>
    
    <div class="post-archive">
    
        
            
            
            <div class="archive-year"> 2023 </div>
            <ul class="year-list">
            
        
        <li class="archive-post-item">
            <span class="archive-post-date">03/15</span>
            <a class="archive-post-title" href="/2023/03/15/%E3%80%90RL%E3%80%91PPO/">【RL】PPO以及更新神经网络RNN</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">03/08</span>
            <a class="archive-post-title" href="/2023/03/08/leetcodet%E9%A2%98%E8%A7%A3%E7%AC%94%E8%AE%B0/">【Leetcode】题解笔记</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">03/07</span>
            <a class="archive-post-title" href="/2023/03/07/cpp/">面向对象编程 OOP（cpp语言篇）</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">01/09</span>
            <a class="archive-post-title" href="/2023/01/09/%E3%80%90%E8%AE%A1%E5%9B%BE%E3%80%91hw6/">【计算机图形学】Assignment6 Mass Spring Simulation</a>
        </li>
    
        
            
            
                
                </ul>
            
            <div class="archive-year"> 2022 </div>
            <ul class="year-list">
            
        
        <li class="archive-post-item">
            <span class="archive-post-date">12/25</span>
            <a class="archive-post-title" href="/2022/12/25/%E3%80%90%E8%AE%A1%E5%9B%BE%E3%80%91hw5/">【计算机图形学】Assignment5 Bezier Curve</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">12/05</span>
            <a class="archive-post-title" href="/2022/12/05/%E3%80%90%E8%AE%A1%E5%9B%BE%E3%80%91hw4/">【计算机图形学】Assignment4 Ray Tracing</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">11/29</span>
            <a class="archive-post-title" href="/2022/11/29/%E3%80%90%E8%AE%A1%E5%9B%BE%E3%80%91hw3%20/">【计算机图形学】Assignment3 Lighting Texturing</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">10/26</span>
            <a class="archive-post-title" href="/2022/10/26/%E3%80%90%E8%AE%A1%E5%9B%BE%E3%80%91hw2/">【计算机图形学】Assignment2_Rasterization_ZBuffering</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">10/09</span>
            <a class="archive-post-title" href="/2022/10/09/%E3%80%90%E8%AE%A1%E5%9B%BE%E3%80%91hw1/">【计算机图形学】Assignment1 3D Transformation</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">06/09</span>
            <a class="archive-post-title" href="/2022/06/09/AI%20Course%2012/">【AI Course】PDDL解决规划问题</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">05/19</span>
            <a class="archive-post-title" href="/2022/05/19/AI%20Course%208/">【AI Course】KNN完成情感分类标签</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">05/07</span>
            <a class="archive-post-title" href="/2022/05/07/AI%20Course%207%20203/">【AI Course】朴素贝叶斯</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">04/28</span>
            <a class="archive-post-title" href="/2022/04/28/AI%20Course%206/">【AI Course】归结演绎推理</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">04/09</span>
            <a class="archive-post-title" href="/2022/04/09/AI%20Course3/">【AI Course】A*和 IDA*算法解决15-puzzle问题</a>
        </li>
    
        
        <li class="archive-post-item">
            <span class="archive-post-date">03/02</span>
            <a class="archive-post-title" href="/2022/03/02/AI%20course%201_20337013/">【AI Course】一致代价实现最短路径</a>
        </li>
    
        
            
            
                
                </ul>
            
            <div class="archive-year"> 2021 </div>
            <ul class="year-list">
            
        
        <li class="archive-post-item">
            <span class="archive-post-date">11/15</span>
            <a class="archive-post-title" href="/2021/11/15/%E3%80%90%E8%AE%A1%E7%BB%84%E5%AE%9E%E9%AA%8C%E3%80%91%E5%8D%95%E5%91%A8%E6%9C%9FCPU/">【计组实验】单周期CPU</a>
        </li>
    
    </div>
</div>

        <div class="sidebar-panel-tags">
    <div class="sidebar-tags-name">
        
            <span class="sidebar-tag-name" data-tags="归结推理">
                <span class="iconfont-archer">&#xe606;</span>
                归结推理
            </span>
        
            <span class="sidebar-tag-name" data-tags="A*">
                <span class="iconfont-archer">&#xe606;</span>
                A*
            </span>
        
            <span class="sidebar-tag-name" data-tags="IDA*">
                <span class="iconfont-archer">&#xe606;</span>
                IDA*
            </span>
        
            <span class="sidebar-tag-name" data-tags="PDDL">
                <span class="iconfont-archer">&#xe606;</span>
                PDDL
            </span>
        
            <span class="sidebar-tag-name" data-tags="规划问题">
                <span class="iconfont-archer">&#xe606;</span>
                规划问题
            </span>
        
            <span class="sidebar-tag-name" data-tags="AI">
                <span class="iconfont-archer">&#xe606;</span>
                AI
            </span>
        
            <span class="sidebar-tag-name" data-tags="最短路径">
                <span class="iconfont-archer">&#xe606;</span>
                最短路径
            </span>
        
            <span class="sidebar-tag-name" data-tags="朴素贝叶斯">
                <span class="iconfont-archer">&#xe606;</span>
                朴素贝叶斯
            </span>
        
            <span class="sidebar-tag-name" data-tags="KNN">
                <span class="iconfont-archer">&#xe606;</span>
                KNN
            </span>
        
            <span class="sidebar-tag-name" data-tags="分类">
                <span class="iconfont-archer">&#xe606;</span>
                分类
            </span>
        
            <span class="sidebar-tag-name" data-tags="cpp">
                <span class="iconfont-archer">&#xe606;</span>
                cpp
            </span>
        
            <span class="sidebar-tag-name" data-tags="leetcode">
                <span class="iconfont-archer">&#xe606;</span>
                leetcode
            </span>
        
            <span class="sidebar-tag-name" data-tags="CPU">
                <span class="iconfont-archer">&#xe606;</span>
                CPU
            </span>
        
    </div>
    <div class="iconfont-archer sidebar-tags-empty">&#xe678;</div>
    <div class="tag-load-fail" style="display: none; color: #ccc; font-size: 0.6rem;">
        缺失模块，请参考主题文档进行安装配置：https://github.com/fi3ework/hexo-theme-archer#%E5%AE%89%E8%A3%85%E4%B8%BB%E9%A2%98
    </div> 
    <div class="sidebar-tags-list"></div>
</div>

        <div class="sidebar-panel-categories">
    <div class="sidebar-categories-name">
    
    </div>
    <div class="iconfont-archer sidebar-categories-empty">&#xe678;</div>
    <div class="sidebar-categories-list"></div>
</div>

    </div>
</div>

        <!-- site-meta -->
        <script>
    var siteMetaRoot = "/"
    if (siteMetaRoot === "undefined") {
        siteMetaRoot = '/'
    }
    var siteMeta = {
        url: "https://Klc1006.github.io",
        root: siteMetaRoot,
        author: "Klc"
    }
</script>

        <!-- import experimental options here -->
        <!-- Custom Font -->


        <!-- main func -->
        <script src="/scripts/main.js?v=20211217"></script>
        <!-- dark mode -->
        <script src="/scripts/dark.js?v=20211217"></script>
        <!-- fancybox -->
        <script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.5.7/dist/jquery.fancybox.min.js" defer></script>
        <!-- algolia -->
        
        <!-- busuanzi -->
        
            <script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" async></script>
        
        <!-- CNZZ -->
        
        <!-- async load share.js -->
        
            <script src="/scripts/share.js?v=20211217" async></script>
        
        <!-- mermaid -->
        
            <script src='https://cdn.jsdelivr.net/npm/mermaid@8.11.0/dist/mermaid.min.js'></script>
            <script>
                if (window.mermaid) {
                    mermaid.initialize({theme: 'dark'});
                }
            </script>
        
    </body>
</html>
