# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
open -txt {D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha.wsw}
open -txt {D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\library.cfg}
open -txt {D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\README.md}
SetActiveLib -work
comp -include "$dsn\src\alu.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/alu.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5405 kB (elbread=427 elab2=4839 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha\src\wave.asdb
#  18:02, Monday, February 10, 2025
#  Simulation has been initialized
wave 
wave -noreg A
wave -noreg B
wave -noreg Opcode
wave -noreg Result
wave -noreg Zero
wave -noreg Carry
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/wave.asdb'.
run @100ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alpha -2002  $dsn/src/alu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/alu.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alpha -2002  $dsn/src/RegisterFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Error: COMP96_0078: RegisterFile.vhd : (28, 28): Unknown identifier "to_integer".
# Error: COMP96_0133: RegisterFile.vhd : (28, 28): Cannot find object declaration.
# Error: COMP96_0289: RegisterFile.vhd : (28, 28): Prefix of index must be an array.
# Error: COMP96_0138: RegisterFile.vhd : (28, 28): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0078: RegisterFile.vhd : (29, 28): Unknown identifier "to_integer".
# Error: COMP96_0133: RegisterFile.vhd : (29, 28): Cannot find object declaration.
# Error: COMP96_0289: RegisterFile.vhd : (29, 28): Prefix of index must be an array.
# Error: COMP96_0138: RegisterFile.vhd : (29, 28): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 8 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work alpha -2002  $dsn/src/RegisterFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Error: COMP96_0419: RegisterFile.vhd : (29, 39): Ambiguous reference to "unsigned". Visible declarations include 'ieee.NUMERIC_STD.unsigned' and 'ieee.std_logic_arith.unsigned'.
# Error: COMP96_0272: RegisterFile.vhd : (29, 39): Ambiguous reference to type "UNSIGNED".
# Error: COMP96_0305: RegisterFile.vhd : (29, 28): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RegisterFile.vhd : (29, 28): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0419: RegisterFile.vhd : (30, 39): Ambiguous reference to "unsigned". Visible declarations include 'ieee.NUMERIC_STD.unsigned' and 'ieee.std_logic_arith.unsigned'.
# Error: COMP96_0272: RegisterFile.vhd : (30, 39): Ambiguous reference to type "UNSIGNED".
# Error: COMP96_0305: RegisterFile.vhd : (30, 28): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RegisterFile.vhd : (30, 28): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 8 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work alpha -2002  $dsn/src/RegisterFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Error: COMP96_0078: RegisterFile.vhd : (28, 28): Unknown identifier "to_integer".
# Error: COMP96_0133: RegisterFile.vhd : (28, 28): Cannot find object declaration.
# Error: COMP96_0289: RegisterFile.vhd : (28, 28): Prefix of index must be an array.
# Error: COMP96_0138: RegisterFile.vhd : (28, 28): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0078: RegisterFile.vhd : (29, 28): Unknown identifier "to_integer".
# Error: COMP96_0133: RegisterFile.vhd : (29, 28): Cannot find object declaration.
# Error: COMP96_0289: RegisterFile.vhd : (29, 28): Prefix of index must be an array.
# Error: COMP96_0138: RegisterFile.vhd : (29, 28): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alpha -2002  $dsn/src/RegisterFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Error: COMP96_0419: RegisterFile.vhd : (29, 39): Ambiguous reference to "unsigned". Visible declarations include 'ieee.NUMERIC_STD.unsigned' and 'ieee.std_logic_arith.unsigned'.
# Error: COMP96_0272: RegisterFile.vhd : (29, 39): Ambiguous reference to type "UNSIGNED".
# Error: COMP96_0305: RegisterFile.vhd : (29, 28): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RegisterFile.vhd : (29, 28): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0419: RegisterFile.vhd : (30, 39): Ambiguous reference to "unsigned". Visible declarations include 'ieee.NUMERIC_STD.unsigned' and 'ieee.std_logic_arith.unsigned'.
# Error: COMP96_0272: RegisterFile.vhd : (30, 39): Ambiguous reference to type "UNSIGNED".
# Error: COMP96_0305: RegisterFile.vhd : (30, 28): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RegisterFile.vhd : (30, 28): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alpha -2002  $dsn/src/RegisterFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alpha -2002  $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/registerfile_TB.vhd
# Compile Entity "RegisterFile_tb"
# Compile Architecture "testbench" of Entity "RegisterFile_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\RegisterFile.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\registerfile_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/registerfile_TB.vhd
# Compile Entity "RegisterFile_tb"
# Compile Architecture "testbench" of Entity "RegisterFile_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_registerfile 
# VSIM: Simulation has finished.
# Error: VSIM: Unknown library unit `TESTBENCH_FOR_registerfile' specified.
# Error: VSIM: cannot select specified top-level
# Error: DO_001 in file D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha\src\TestBench\registerfile_TB_runtest.do line 4
# Error: Cannot run D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha\src\TestBench\registerfile_TB_runtest.do
SetActiveLib -work
comp -include "$dsn\src\RegisterFile.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\registerfile_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/registerfile_TB.vhd
# Compile Entity "RegisterFile_tb"
# Compile Architecture "testbench" of Entity "RegisterFile_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_registerfile 
# Error: VSIM: Unknown library unit `TESTBENCH_FOR_registerfile' specified.
# Error: VSIM: cannot select specified top-level
# Error: DO_001 in file D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha\src\TestBench\registerfile_TB_runtest.do line 4
# Error: Cannot run D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha\src\TestBench\registerfile_TB_runtest.do
acom -O3 -e 100 -work alpha -2002  $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "testbench" of Entity "registerfile_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\RegisterFile.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\registerfile_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "testbench" of Entity "registerfile_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_registerfile 
# Error: VSIM: Unknown library unit `TESTBENCH_FOR_registerfile' specified.
# Error: VSIM: cannot select specified top-level
# Error: DO_001 in file D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha\src\TestBench\registerfile_TB_runtest.do line 4
# Error: Cannot run D:\meta\uni\memari\s2\vhdl ethods\My_CA_project_2\CPU-disigned-with-legv8-instructions\alpha\src\TestBench\registerfile_TB_runtest.do
acom -O3 -e 100 -work alpha -2002  $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\RegisterFile.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\registerfile_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/meta/uni/memari/s2/vhdl ethods/My_CA_project_2/CPU-disigned-with-legv8-instructions/alpha/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_registerfile 
# ELBREAD: Elaboration process.
# ELBREAD: Ela