// Seed: 1826691715
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4
    , id_7,
    output wor id_5
);
  wire id_8;
  wor  id_9;
  assign id_3 = |id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
endmodule
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    output tri id_9,
    input tri id_10,
    input supply1 id_11,
    output supply0 module_1,
    input tri id_13,
    output wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    output supply0 id_17,
    input supply1 id_18,
    output tri1 id_19,
    output tri id_20,
    output tri id_21
);
  assign id_19 = 1'b0;
  module_0(
      id_0, id_14, id_15, id_9, id_2, id_3
  );
  wire  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ;
endmodule
