===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.3789 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6917 ( 18.7%)    3.6917 ( 22.5%)  FIR Parser
    6.8823 ( 34.8%)    4.8915 ( 29.9%)  'firrtl.circuit' Pipeline
    1.3577 (  6.9%)    0.6791 (  4.1%)    'firrtl.module' Pipeline
    1.1798 (  6.0%)    0.5932 (  3.6%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1737 (  0.9%)    0.0895 (  0.5%)      LowerCHIRRTL
    0.1477 (  0.7%)    0.1477 (  0.9%)    InferWidths
    0.5133 (  2.6%)    0.5133 (  3.1%)    InferResets
    0.0478 (  0.2%)    0.0478 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0490 (  0.2%)    0.0490 (  0.3%)    PrefixModules
    0.3769 (  1.9%)    0.3769 (  2.3%)    LowerFIRRTLTypes
    1.7587 (  8.9%)    0.8798 (  5.4%)    'firrtl.module' Pipeline
    0.6060 (  3.1%)    0.3113 (  1.9%)      ExpandWhens
    1.1485 (  5.8%)    0.5835 (  3.6%)      Canonicalizer
    0.2308 (  1.2%)    0.2308 (  1.4%)    Inliner
    1.2509 (  6.3%)    1.2509 (  7.6%)    IMConstProp
    0.0449 (  0.2%)    0.0449 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.8643 (  4.4%)    0.4325 (  2.6%)    'firrtl.module' Pipeline
    0.8620 (  4.4%)    0.4315 (  2.6%)      Canonicalizer
    0.1841 (  0.9%)    0.1841 (  1.1%)    CreateSiFiveMetadata
    0.1419 (  0.7%)    0.1419 (  0.9%)    EmitOMIR
    0.0473 (  0.2%)    0.0473 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.1244 (  5.7%)    1.1244 (  6.9%)  LowerFIRRTLToHW
    0.2664 (  1.3%)    0.2664 (  1.6%)  HWMemSimImpl
    2.8058 ( 14.2%)    1.4038 (  8.6%)  'hw.module' Pipeline
    0.0861 (  0.4%)    0.0487 (  0.3%)    HWCleanup
    0.7775 (  3.9%)    0.3915 (  2.4%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.5539 (  7.9%)    0.7792 (  4.8%)    Canonicalizer
    0.0147 (  0.1%)    0.0088 (  0.1%)    HWLegalizeModules
    0.3619 (  1.8%)    0.1875 (  1.1%)    PrettifyVerilog
    4.9919 ( 25.2%)    4.9919 ( 30.5%)  ExportVerilog
    0.0062 (  0.0%)    0.0062 (  0.0%)  Rest
   19.7717 (100.0%)   16.3789 (100.0%)  Total

{
  totalTime: 16.415,
  maxMemory: 802455552
}
