// Seed: 2170155322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd13
) (
    output tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output tri id_7,
    input tri1 _id_8,
    inout tri id_9,
    input supply1 id_10,
    input tri id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  logic [id_8 : -1] id_16;
  ;
  assign id_16 = 1 ? 1 : id_14 ? id_6 : id_1 ? -1 : id_14 ? 1 : id_14;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_15,
      id_14,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_13
  );
endmodule
