# ðŸ“Œ Lab_no_2 Repository

This repository contains the design and verification files for **Lab_no_2**, including SystemVerilog code,constraints, and documentation.

## ðŸ“‚ Folder Structure


## ðŸ›  Tools & Technologies

- **SystemVerilog** (for RTL )
- **Vivado** (for FPGA synthesis)
- **Draw.io** (for documentation)

## Tasks
1. **Design Specification**: Define the behavior and requirements of the circuit.
2. **HDL Implementation**: Write SystemVerilog (`.sv`) code for the design.
3. **Constraint Mapping**: Define FPGA constraints using `.xdc` files.
4. **Simulation and Testing**: Verify functionality using testbenches.
5. **Synthesis and Implementation**: Deploy and test on FPGA.

## Files
- `constraints/lab2_task.xdc`: Defines FPGA pin mappings.
- `sv file/`: Contains SystemVerilog source files.
- `docs/`: Reports, diagrams, and explanations.

## Setup and Usage
### Prerequisites
- Vivado or another FPGA development tool.
- SystemVerilog support for simulation.


## ðŸ“œ Usage

1. **Clone the repository:**
   ```bash
   git clone https://github.com/yourusername/Lab_no_2.git
   cd Lab_no_2
