module shift_reg_sin_pout(
    input clk,
    input rst,
    input s_in,
    output [7:0] p_out
    );
    
    reg [7:0] p_out;
    
    always@(posedge clk, posedge rst) begin
    if(rst)
    p_out<=2'h00;
    else begin
    p_out<=p_out<<1;
    p_out[0]<=s_in;
    end
    end
    
endmodule
