// Seed: 3208739373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    .id_28(id_20),
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout id_28;
  input id_27;
  inout id_26;
  inout id_25;
  input id_24;
  inout id_23;
  input id_22;
  input id_21;
  input id_20;
  inout id_19;
  inout id_18;
  inout id_17;
  input id_16;
  inout id_15;
  output id_14;
  output id_13;
  inout id_12;
  input id_11;
  input id_10;
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  type_29(
      1, id_23
  );
endmodule
module module_1 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_29;
  assign id_25 = id_25;
  wire id_30;
  assign (strong1, strong0) id_30[1] = id_22 && 1;
  assign id_0 = 1 ? 1 : id_15;
  logic id_31;
endmodule
