<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/AggressiveAntiDepBreaker.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AggressiveAntiDepBreaker.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AggressiveAntiDepBreaker_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AggressiveAntiDepBreaker.cpp - Anti-dep breaker --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the AggressiveAntiDepBreaker class, which</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// implements register anti-dependence breaking during post-RA</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// scheduling. It attempts to break all anti-dependencies within a</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// block.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AggressiveAntiDepBreaker_8h.html">AggressiveAntiDepBreaker.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   46</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;post-RA-sched&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// If DebugDiv &gt; 0 then only break antidep with (ID % DebugDiv) == DebugMod</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<a class="code" href="AggressiveAntiDepBreaker_8cpp.html#a7863764806d1b6f37d93ca0f82548700">DebugDiv</a>(<span class="stringliteral">&quot;agg-antidep-debugdiv&quot;</span>,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;         <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Debug control for aggressive anti-dep breaker&quot;</span>),</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;         <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<a class="code" href="AggressiveAntiDepBreaker_8cpp.html#a43a9d969d67b4292643d0bdaef4f1fc3">DebugMod</a>(<span class="stringliteral">&quot;agg-antidep-debugmod&quot;</span>,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;         <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Debug control for aggressive anti-dep breaker&quot;</span>),</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;         <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a0c8e899a88a4162aeeaca5461012bb78">   59</a></span>&#160;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a0c8e899a88a4162aeeaca5461012bb78">AggressiveAntiDepState::AggressiveAntiDepState</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> TargetRegs,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                               <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    : NumTargetRegs(TargetRegs), GroupNodes(TargetRegs, 0),</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      GroupNodeIndices(TargetRegs, 0), KillIndices(TargetRegs, 0),</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      DefIndices(TargetRegs, 0) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BBSize = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">size</a>();</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumTargetRegs; ++i) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">// Initialize all registers to be in their own group. Initially we</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// assign the register to the same-indexed GroupNode.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    GroupNodeIndices[i] = i;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// Initialize the indices to indicate that no registers are live.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    KillIndices[i] = ~0u;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    DefIndices[i] = BBSize;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">   75</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">AggressiveAntiDepState::GetGroup</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">unsigned</span> Node = GroupNodeIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>];</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">while</span> (GroupNodes[Node] != Node)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    Node = GroupNodes[Node];</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">   83</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">AggressiveAntiDepState::GetGroupRegs</a>(</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">unsigned</span> Group,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  std::vector&lt;unsigned&gt; &amp;Regs,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt; *RegRefs)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = 0; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != NumTargetRegs; ++<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == Group) &amp;&amp; (RegRefs-&gt;count(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &gt; 0))</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      Regs.push_back(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">   94</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">AggressiveAntiDepState::UnionGroups</a>(<span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GroupNodes[0] == 0 &amp;&amp; <span class="stringliteral">&quot;GroupNode 0 not parent!&quot;</span>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GroupNodeIndices[0] == 0 &amp;&amp; <span class="stringliteral">&quot;Reg 0 not in Group 0!&quot;</span>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// find group for each register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">unsigned</span> Group1 = <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg1);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">unsigned</span> Group2 = <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg2);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// if either group is 0, then that must become the parent</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">unsigned</span> Parent = (Group1 == 0) ? Group1 : Group2;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a> = (Parent == Group1) ? Group2 : Group1;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  GroupNodes.at(Other) = Parent;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">return</span> Parent;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">  109</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">AggressiveAntiDepState::LeaveGroup</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// Create a new GroupNode for Reg. Reg&#39;s existing GroupNode must</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">// stay as is because there could be other GroupNodes referring to</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">// it.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">unsigned</span> idx = GroupNodes.size();</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  GroupNodes.push_back(idx);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  GroupNodeIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] = idx;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">return</span> idx;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">  119</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">AggressiveAntiDepState::IsLive</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// KillIndex must be defined and DefIndex not defined for a register</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// to be live.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">return</span>((KillIndices[Reg] != ~0u) &amp;&amp; (DefIndices[Reg] == ~0u));</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#ae84346919b2ab9829188ffa8e7e8d3c9">  125</a></span>&#160;<a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html#ae84346919b2ab9829188ffa8e7e8d3c9">AggressiveAntiDepBreaker::AggressiveAntiDepBreaker</a>(</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MFi, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RCI,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">TargetSubtargetInfo::RegClassVector</a> &amp;CriticalPathRCs)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    : <a class="code" href="classllvm_1_1AntiDepBreaker.html">AntiDepBreaker</a>(), MF(MFi), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(MF.getRegInfo()),</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(MF.getSubtarget().getInstrInfo()),</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(MF.getSubtarget().getRegisterInfo()), RegClassInfo(RCI) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">/* Collect a bitset of all registers that are only broken if they</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">     are on the critical path. */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = CriticalPathRCs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> CPSet = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">getAllocatableSet</a>(MF, CriticalPathRCs[i]);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">if</span> (CriticalPathSet.<a class="code" href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">none</a>())</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      CriticalPathSet = CPSet;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      CriticalPathSet |= CPSet;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;   }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;   <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AntiDep Critical-Path Registers:&quot;</span>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;   <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> r</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                   : CriticalPathSet.<a class="code" href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">set_bits</a>()) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;              &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(r, TRI));</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;   <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#a85134236bd6e22ec302972f727a01691">  148</a></span>&#160;<a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html#a85134236bd6e22ec302972f727a01691">AggressiveAntiDepBreaker::~AggressiveAntiDepBreaker</a>() {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">delete</span> State;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#abd095bb58a0243946704d20d3559d420">  152</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html#abd095bb58a0243946704d20d3559d420">AggressiveAntiDepBreaker::StartBlock</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!State);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  State = <span class="keyword">new</span> <a class="code" href="classllvm_1_1AggressiveAntiDepState.html">AggressiveAntiDepState</a>(TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(), BB);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordtype">bool</span> IsReturnBlock = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a82f5d244972c88ff03ee56d6c090ac70">isReturnBlock</a>();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">GetKillIndices</a>();</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">GetDefIndices</a>();</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// Examine the live-in regs of all successors.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a904414f0f44918a06bab99336cf587a7">MachineBasicBlock::succ_iterator</a> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         SE = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> != SE; ++<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;LI : (*SI)-&gt;liveins()) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(LI.PhysReg, TRI, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = *AI;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, 0);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        KillIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">size</a>();</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        DefIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] = ~0u;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// Mark live-out callee-saved registers. In a return block this is</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// all callee-saved registers. In non-return this is any</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// callee-saved register that is not saved in the prolog.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Pristine = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">getPristineRegs</a>(MF);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>(); *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">if</span> (!IsReturnBlock &amp;&amp; !Pristine.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg))</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="keywordtype">unsigned</span> AliasReg = *AI;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(AliasReg, 0);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      KillIndices[AliasReg] = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">size</a>();</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      DefIndices[AliasReg] = ~0u;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    }</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#a6e720e0600da94ee88fe18c94fa4269a">  191</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html#a6e720e0600da94ee88fe18c94fa4269a">AggressiveAntiDepBreaker::FinishBlock</a>() {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">delete</span> State;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  State = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#a19b8115cab493470f09c72c83b2b3ba5">  196</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html#a19b8115cab493470f09c72c83b2b3ba5">AggressiveAntiDepBreaker::Observe</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Count,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                       <span class="keywordtype">unsigned</span> InsertPosIndex) {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Count &lt; InsertPosIndex &amp;&amp; <span class="stringliteral">&quot;Instruction index out of expected range!&quot;</span>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  std::set&lt;unsigned&gt; PassthruRegs;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  GetPassthruRegs(MI, PassthruRegs);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  PrescanInstruction(MI, Count, PassthruRegs);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  ScanInstruction(MI, Count);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Observe: &quot;</span>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tRegs:&quot;</span>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">GetDefIndices</a>();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = 0; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); ++<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">// If Reg is current live, then mark that it can&#39;t be renamed as</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// we don&#39;t know the extent of its live-range anymore (now that it</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// has been scheduled). If it is not live but was defined in the</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// previous schedule region, then set its def index to the most</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// conservative location (i.e. the beginning of the previous</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// schedule region).</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">if</span> (State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) != 0) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, TRI) &lt;&lt; <span class="stringliteral">&quot;=g&quot;</span> &lt;&lt; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot;-&gt;g0(region live-out)&quot;</span>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, 0);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((DefIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] &lt; InsertPosIndex)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;               &amp;&amp; (DefIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] &gt;= Count)) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      DefIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] = Count;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keywordtype">bool</span> AggressiveAntiDepBreaker::IsImplicitDefUse(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                                <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">if</span> (Reg == 0)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    Op = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9647e3ee26a939fa1f4eab116969f4ef">findRegisterUseOperand</a>(Reg, <span class="keyword">true</span>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    Op = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(Reg);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">return</span>(Op &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>());</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keywordtype">void</span> AggressiveAntiDepBreaker::GetPassthruRegs(</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, std::set&lt;unsigned&gt; &amp;PassthruRegs) {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">if</span> ((MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a6df9a6b70a33aee123056cec0ed052c4">isRegTiedToUseOperand</a>(i)) ||</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        IsImplicitDefUse(MI, MO)) {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;           SubRegs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SubRegs)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        PassthruRegs.insert(*SubRegs);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/// AntiDepEdges - Return in Edges the anti- and output- dependencies</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/// in SU that we want to consider for breaking.</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#aaa736cc7960ac69fe3bbee4f48769727">  265</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AggressiveAntiDepBreaker_8cpp.html#aaa736cc7960ac69fe3bbee4f48769727">AntiDepEdges</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt;const SDep *&gt; &amp;Edges) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> RegSet;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), PE = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;       <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) || (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>)) {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordflow">if</span> (RegSet.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg()).<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        Edges.push_back(&amp;*<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;}</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/// CriticalPathStep - Return the next SUnit after SU on the bottom-up</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/// critical path.</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#a976f645087b3575c89248dfddbd871f5">  278</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="AggressiveAntiDepBreaker_8cpp.html#a976f645087b3575c89248dfddbd871f5">CriticalPathStep</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> *Next = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordtype">unsigned</span> NextDepth = 0;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// Find the predecessor edge with the greatest depth.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">if</span> (SU) {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), PE = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;         <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit();</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      <span class="keywordtype">unsigned</span> PredLatency = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getLatency();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keywordtype">unsigned</span> PredTotalLatency = PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + PredLatency;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="comment">// In the case of a latency tie, prefer an anti-dependency edge over</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="comment">// other types of edges.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">if</span> (NextDepth &lt; PredTotalLatency ||</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;          (NextDepth == PredTotalLatency &amp;&amp; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>)) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        NextDepth = PredTotalLatency;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        Next = &amp;*<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">return</span> (Next) ? Next-&gt;<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="keywordtype">void</span> AggressiveAntiDepBreaker::HandleLastUse(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> KillIdx,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">char</span> *tag,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">char</span> *header,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">char</span> *footer) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">GetKillIndices</a>();</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">GetDefIndices</a>();</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    RegRefs = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">GetRegRefs</a>();</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// FIXME: We must leave subregisters of live super registers as live, so that</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="comment">// we don&#39;t clear out the register tracking information for subregisters of</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// super registers we&#39;re still tracking (and with which we&#39;re unioning</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// subregister definitions).</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(Reg, *AI) &amp;&amp; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(*AI)) {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (!header &amp;&amp; footer) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; footer);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">if</span> (!State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(Reg)) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    KillIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] = KillIdx;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    DefIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] = ~0u;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    RegRefs.erase(Reg);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">LeaveGroup</a>(Reg);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (header) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; header &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      header = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    });</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span> &lt;&lt; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) &lt;&lt; tag);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">// Repeat for subregisters. Note that we only do this if the superregister</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">// was not live because otherwise, regardless whether we have an explicit</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">// use of the subregister, the subregister&#39;s contents are needed for the</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="comment">// uses of the superregister.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI); SubRegs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SubRegs) {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="keywordtype">unsigned</span> SubregReg = *SubRegs;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">if</span> (!State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(SubregReg)) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        KillIndices[SubregReg] = KillIdx;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        DefIndices[SubregReg] = ~0u;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        RegRefs.erase(SubregReg);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">LeaveGroup</a>(SubregReg);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (header) {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; header &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;          header = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        });</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(SubregReg, TRI) &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                          &lt;&lt; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(SubregReg) &lt;&lt; tag);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (!header &amp;&amp; footer) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; footer);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keywordtype">void</span> AggressiveAntiDepBreaker::PrescanInstruction(</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Count, std::set&lt;unsigned&gt; &amp;PassthruRegs) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">GetDefIndices</a>();</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    RegRefs = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">GetRegRefs</a>();</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// Handle dead defs by simulating a last-use of the register just</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// after the def. A dead def can occur because the def is truly</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">// dead, or because only a subregister is live at the def. If we</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">// don&#39;t do this the dead def will be incorrectly merged into the</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">// previous def.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    HandleLastUse(Reg, Count + 1, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;\tDead Def: &quot;</span>, <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  }</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tDef Groups:&quot;</span>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot;=g&quot;</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                      &lt;&lt; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg));</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="comment">// If MI&#39;s defs have a special allocation requirement, don&#39;t allow</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// any def registers to be changed. Also assume all registers</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="comment">// defined in a call must not be changed (ABI). Inline assembly may</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">// reference either system calls or the register directly. Skip it until we</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="comment">// can tell user specified registers from compiler-specified.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a11a0c117b9aedd8ed85cd4a747ebb77c">hasExtraDefRegAllocReq</a>() || TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(MI) ||</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>()) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) != 0) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g0(alloc-req)&quot;</span>);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, 0);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">// Any aliased that are live at this point are completely or</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">// partially defined here, so group those aliases with Reg.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">false</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="keywordtype">unsigned</span> AliasReg = *AI;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      <span class="keywordflow">if</span> (State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(AliasReg)) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, AliasReg);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span> &lt;&lt; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) &lt;&lt; <span class="stringliteral">&quot;(via &quot;</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                          &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(AliasReg, TRI) &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">// Note register reference...</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">if</span> (i &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>())</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      RC = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), i, TRI, MF);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">AggressiveAntiDepState::RegisterReference</a> RR = { &amp;MO, RC };</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    RegRefs.insert(std::make_pair(Reg, RR));</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// Scan the register defs for this instruction and update</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="comment">// live-ranges.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">// Ignore KILLs and passthru registers for liveness...</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">isKill</a>() || (PassthruRegs.count(Reg) != 0))</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">// Update def for Reg and aliases.</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="comment">// We need to be careful here not to define already-live super registers.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="comment">// If the super register is already live, then this definition is not</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="comment">// a definition of the whole super register (just a partial insertion</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="comment">// into it). Earlier subregister definitions (which we&#39;ve not yet visited</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="comment">// because we&#39;re iterating bottom-up) need to be linked to the same group</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="comment">// as this definition.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(Reg, *AI) &amp;&amp; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(*AI))</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      DefIndices[*AI] = Count;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="keywordtype">void</span> AggressiveAntiDepBreaker::ScanInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                                               <span class="keywordtype">unsigned</span> Count) {</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tUse Groups:&quot;</span>);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    RegRefs = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">GetRegRefs</a>();</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">// If MI&#39;s uses have special allocation requirement, don&#39;t allow</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="comment">// any use registers to be changed. Also assume all registers</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="comment">// used in a call must not be changed (ABI).</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">// Inline Assembly register uses also cannot be safely changed.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">// FIXME: The issue with predicated instruction is more complex. We are being</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// conservatively here because the kill markers cannot be trusted after</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="comment">// if-conversion:</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="comment">// %r6 = LDR %sp, %reg0, 92, 14, %reg0; mem:LD4[FixedStack14]</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">// ...</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="comment">// STR %r0, killed %r6, %reg0, 0, 0, %cpsr; mem:ST4[%395]</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">// %r6 = LDR %sp, %reg0, 100, 0, %cpsr; mem:LD4[FixedStack12]</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">// STR %r0, killed %r6, %reg0, 0, 14, %reg0; mem:ST4[%396](align=8)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// The first R6 kill is not really a kill since it&#39;s killed by a predicated</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// instruction which may not be executed. The second R6 def may or may not</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">// re-define R6 so it&#39;s not safe to change it since the last R6 use cannot be</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// changed.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordtype">bool</span> Special = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a77fb7702a3aa266e97eaf2ee2b19542f">hasExtraSrcRegAllocReq</a>() ||</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                 TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(MI) || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>();</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="comment">// Scan the register uses for this instruction and update</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="comment">// live-ranges, groups and RegRefs.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot;=g&quot;</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                      &lt;&lt; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg));</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// It wasn&#39;t previously live but now it is, this is a kill. Forget</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// the previous live-range information and start a new live-range</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// for the register.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    HandleLastUse(Reg, Count, <span class="stringliteral">&quot;(last-use)&quot;</span>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">if</span> (Special) {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) != 0) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g0(alloc-req)&quot;</span>);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, 0);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="comment">// Note register reference...</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">if</span> (i &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>())</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      RC = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), i, TRI, MF);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <a class="code" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">AggressiveAntiDepState::RegisterReference</a> RR = { &amp;MO, RC };</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    RegRefs.insert(std::make_pair(Reg, RR));</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="comment">// Form a group of all defs and uses of a KILL instruction to ensure</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="comment">// that all registers are renamed as a group.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">isKill</a>()) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tKill Group:&quot;</span>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordtype">unsigned</span> FirstReg = 0;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <span class="keywordflow">if</span> (FirstReg != 0) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;=&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI));</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(FirstReg, Reg);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI));</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        FirstReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      }</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span> &lt;&lt; State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(FirstReg) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> AggressiveAntiDepBreaker::GetRenameRegisters(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> BV(TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">// Check all references that need rewriting for Reg. For each, use</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="comment">// the corresponding register class to narrow the set of registers</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="comment">// that are appropriate for renaming.</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">GetRegRefs</a>().equal_range(Reg))) {</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = Q.second.RC;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">if</span> (!RC) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> RCBV = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">getAllocatableSet</a>(MF, RC);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">if</span> (first) {</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      BV |= RCBV;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      first = <span class="keyword">false</span>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      BV &amp;= RCBV;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(RC));</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  }</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">return</span> BV;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;}</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="keywordtype">bool</span> AggressiveAntiDepBreaker::FindSuitableFreeRegisters(</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                <span class="keywordtype">unsigned</span> AntiDepGroupIndex,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                RenameOrderType&amp; RenameOrder,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                std::map&lt;unsigned, unsigned&gt; &amp;RenameMap) {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">GetKillIndices</a>();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">GetDefIndices</a>();</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    RegRefs = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">GetRegRefs</a>();</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="comment">// Collect all referenced registers in the same group as</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="comment">// AntiDepReg. These all need to be renamed together if we are to</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// break the anti-dependence.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  std::vector&lt;unsigned&gt; Regs;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">GetGroupRegs</a>(AntiDepGroupIndex, Regs, &amp;RegRefs);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Regs.empty() &amp;&amp; <span class="stringliteral">&quot;Empty register group!&quot;</span>);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">if</span> (Regs.empty())</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="comment">// Find the &quot;superest&quot; register in the group. At the same time,</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="comment">// collect the BitVector of registers that can be used to rename</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="comment">// each register.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tRename Candidates for Group g&quot;</span> &lt;&lt; AntiDepGroupIndex</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;:\n&quot;</span>);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  std::map&lt;unsigned, BitVector&gt; RenameRegisterMap;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordtype">unsigned</span> SuperReg = 0;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Regs.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordtype">unsigned</span> Reg = Regs[i];</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">if</span> ((SuperReg == 0) || TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(SuperReg, Reg))</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      SuperReg = Reg;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">// If Reg has any references, then collect possible rename regs</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">if</span> (RegRefs.count(Reg) &gt; 0) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span>);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;BV = RenameRegisterMap[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>];</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BV.<a class="code" href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">empty</a>());</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      BV = GetRenameRegisters(Reg);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; ::&quot;</span>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> r : BV.set_bits())</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(r, TRI);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      });</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">// All group registers should be a subreg of SuperReg.</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Regs.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordtype">unsigned</span> Reg = Regs[i];</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">if</span> (Reg == SuperReg) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordtype">bool</span> IsSub = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a>(SuperReg, Reg);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="comment">// FIXME: remove this once PR18663 has been properly fixed. For now,</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="comment">// return a conservative answer:</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">// assert(IsSub &amp;&amp; &quot;Expecting group subregister&quot;);</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">if</span> (!IsSub)</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  }</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="comment">// If DebugDiv &gt; 0 then only rename (renamecnt % DebugDiv) == DebugMod</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AggressiveAntiDepBreaker_8cpp.html#a7863764806d1b6f37d93ca0f82548700">DebugDiv</a> &gt; 0) {</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">int</span> renamecnt = 0;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">if</span> (renamecnt++ % <a class="code" href="AggressiveAntiDepBreaker_8cpp.html#a7863764806d1b6f37d93ca0f82548700">DebugDiv</a> != <a class="code" href="AggressiveAntiDepBreaker_8cpp.html#a43a9d969d67b4292643d0bdaef4f1fc3">DebugMod</a>)</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Performing rename &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(SuperReg, TRI)</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;           &lt;&lt; <span class="stringliteral">&quot; for debug ***\n&quot;</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="comment">// Check each possible rename register for SuperReg in round-robin</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="comment">// order. If that register is available, and the corresponding</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="comment">// registers are available for the other group subregisters, then we</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="comment">// can use those registers to rename.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">// FIXME: Using getMinimalPhysRegClass is very conservative. We should</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="comment">// check every use of the register and find the largest register class</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">// that can be used in all of them.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC =</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">getMinimalPhysRegClass</a>(SuperReg, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order = RegClassInfo.<a class="code" href="classllvm_1_1RegisterClassInfo.html#a86880bb0bf0b57461d28de03acd39823">getOrder</a>(SuperRC);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">if</span> (Order.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tEmpty Super Regclass!!\n&quot;</span>);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  }</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tFind Registers:&quot;</span>);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  RenameOrder.insert(RenameOrderType::value_type(SuperRC, Order.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()));</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordtype">unsigned</span> OrigR = RenameOrder[SuperRC];</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordtype">unsigned</span> EndR = ((OrigR == Order.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) ? 0 : OrigR);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordtype">unsigned</span> R = OrigR;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">if</span> (R == 0) R = Order.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    --R;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NewSuperReg = Order[R];</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="comment">// Don&#39;t consider non-allocatable registers</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(NewSuperReg)) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="comment">// Don&#39;t replace a register with itself.</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">if</span> (NewSuperReg == SuperReg) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; [&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(NewSuperReg, TRI) &lt;&lt; <span class="charliteral">&#39;:&#39;</span>);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    RenameMap.clear();</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="comment">// For each referenced group register (which must be a SuperReg or</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="comment">// a subregister of SuperReg), find the corresponding subregister</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="comment">// of NewSuperReg and make sure it is free to be renamed.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Regs.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      <span class="keywordtype">unsigned</span> Reg = Regs[i];</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      <span class="keywordtype">unsigned</span> NewReg = 0;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      <span class="keywordflow">if</span> (Reg == SuperReg) {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        NewReg = NewSuperReg;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keywordtype">unsigned</span> NewSubRegIdx = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a>(SuperReg, Reg);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <span class="keywordflow">if</span> (NewSubRegIdx != 0)</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;          NewReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(NewSuperReg, NewSubRegIdx);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      }</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(NewReg, TRI));</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      <span class="comment">// Check if Reg can be renamed to NewReg.</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      <span class="keywordflow">if</span> (!RenameRegisterMap[Reg].<a class="code" href="ModuloSchedule_8cpp.html#a106e32122c569cdb42ddf61ecbb0aad1">test</a>(NewReg)) {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(no rename)&quot;</span>);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        <span class="keywordflow">goto</span> next_super_reg;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="comment">// If NewReg is dead and NewReg&#39;s most recent def is not before</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="comment">// Regs&#39;s kill, it&#39;s safe to replace Reg with NewReg. We</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <span class="comment">// must also check all aliases of NewReg, because we can&#39;t define a</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      <span class="comment">// register when any sub or super is already live.</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      <span class="keywordflow">if</span> (State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(NewReg) || (KillIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] &gt; DefIndices[NewReg])) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(live)&quot;</span>);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <span class="keywordflow">goto</span> next_super_reg;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        <span class="keywordtype">bool</span> found = <span class="keyword">false</span>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(NewReg, TRI, <span class="keyword">false</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;          <span class="keywordtype">unsigned</span> AliasReg = *AI;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;          <span class="keywordflow">if</span> (State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(AliasReg) ||</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;              (KillIndices[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] &gt; DefIndices[AliasReg])) {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                       &lt;&lt; <span class="stringliteral">&quot;(alias &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(AliasReg, TRI) &lt;&lt; <span class="stringliteral">&quot; live)&quot;</span>);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;            found = <span class="keyword">true</span>;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;          }</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <span class="keywordflow">if</span> (found)</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;          <span class="keywordflow">goto</span> next_super_reg;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      }</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="comment">// We cannot rename &#39;Reg&#39; to &#39;NewReg&#39; if one of the uses of &#39;Reg&#39; also</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="comment">// defines &#39;NewReg&#39; via an early-clobber operand.</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(RegRefs.equal_range(Reg))) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = Q.second.Operand-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <span class="keywordtype">int</span> Idx = UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(NewReg, <span class="keyword">false</span>, <span class="keyword">true</span>, TRI);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        <span class="keywordflow">if</span> (Idx == -1)</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>()) {</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(ec)&quot;</span>);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;          <span class="keywordflow">goto</span> next_super_reg;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <span class="comment">// Also, we cannot rename &#39;Reg&#39; to &#39;NewReg&#39; if the instruction defining</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="comment">// &#39;Reg&#39; is an early-clobber define and that instruction also uses</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="comment">// &#39;NewReg&#39;.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(RegRefs.equal_range(Reg))) {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">if</span> (!Q.second.Operand-&gt;isDef() || !Q.second.Operand-&gt;isEarlyClobber())</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = Q.second.Operand-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(NewReg, TRI)) {</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(ec)&quot;</span>);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;          <span class="keywordflow">goto</span> next_super_reg;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        }</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="comment">// Record that &#39;Reg&#39; can be renamed to &#39;NewReg&#39;.</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      RenameMap.insert(std::pair&lt;unsigned, unsigned&gt;(Reg, NewReg));</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">// If we fall-out here, then every register in the group can be</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="comment">// renamed, as recorded in RenameMap.</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    RenameOrder.erase(SuperRC);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    RenameOrder.insert(RenameOrderType::value_type(SuperRC, R));</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;]\n&quot;</span>);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  next_super_reg:</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;]&#39;</span>);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  } <span class="keywordflow">while</span> (R != EndR);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="comment">// No registers are free and available!</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;}</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/// BreakAntiDependencies - Identifiy anti-dependencies within the</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">/// ScheduleDAG and break them by renaming registers.</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#ab7263c22653c86a22ff72bc5385e8835">  753</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html#ab7263c22653c86a22ff72bc5385e8835">AggressiveAntiDepBreaker::BreakAntiDependencies</a>(</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                              <span class="keyword">const</span> std::vector&lt;SUnit&gt; &amp;SUnits,</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                              <span class="keywordtype">unsigned</span> InsertPosIndex,</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                              <a class="code" href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">DbgValueVector</a> &amp;DbgValues) {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">GetKillIndices</a>();</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">GetDefIndices</a>();</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    RegRefs = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">GetRegRefs</a>();</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">// The code below assumes that there is at least one instruction,</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">// so just duck out immediately if the block is empty.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keywordflow">if</span> (SUnits.empty()) <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">// For each regclass the next register to use for renaming.</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  RenameOrderType RenameOrder;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">// ...need a map from MI to SUnit.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  std::map&lt;MachineInstr *, const SUnit *&gt; MISUnitMap;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = SUnits.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;SUnits[i];</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    MISUnitMap.insert(std::pair&lt;MachineInstr *, const SUnit *&gt;(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(),</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                                                               SU));</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="comment">// Track progress along the critical path through the SUnit graph as</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">// we walk the instructions. This is needed for regclasses that only</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">// break critical-path anti-dependencies.</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *CriticalPathSU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CriticalPathMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">if</span> (CriticalPathSet.<a class="code" href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">any</a>()) {</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = SUnits.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;SUnits[i];</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">if</span> (!CriticalPathSU ||</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;          ((SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>) &gt;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;           (CriticalPathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + CriticalPathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>))) {</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        CriticalPathSU = SU;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CriticalPathSU &amp;&amp; <span class="stringliteral">&quot;Failed to find SUnit critical path&quot;</span>);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    CriticalPathMI = CriticalPathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n===== Aggressive anti-dependency breaking\n&quot;</span>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Available regs:&quot;</span>);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = 0; Reg &lt; TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); ++<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">if</span> (!State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(Reg))</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI));</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  }</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> RegAliases(TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="comment">// Attempt to break anti-dependence edges. Walk the instructions</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <span class="comment">// from the bottom up, tracking information about liveness as we go</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="comment">// to help determine which registers are available.</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordtype">unsigned</span> Broken = 0;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordtype">unsigned</span> Count = InsertPosIndex - 1;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = End, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Begin;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; --Count) {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI = *--<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>())</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Anti: &quot;</span>);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    std::set&lt;unsigned&gt; PassthruRegs;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    GetPassthruRegs(MI, PassthruRegs);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="comment">// Process the defs in MI...</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    PrescanInstruction(MI, Count, PassthruRegs);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="comment">// The dependence edges that represent anti- and output-</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">// dependencies that are candidates for breaking.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    std::vector&lt;const SDep *&gt; Edges;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PathSU = MISUnitMap[&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>];</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="AggressiveAntiDepBreaker_8cpp.html#aaa736cc7960ac69fe3bbee4f48769727">AntiDepEdges</a>(PathSU, Edges);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="comment">// If MI is not on the critical path, then we don&#39;t rename</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="comment">// registers in the CriticalPathSet.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> *ExcludeRegs = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">if</span> (&amp;MI == CriticalPathMI) {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      CriticalPathSU = <a class="code" href="AggressiveAntiDepBreaker_8cpp.html#a976f645087b3575c89248dfddbd871f5">CriticalPathStep</a>(CriticalPathSU);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      CriticalPathMI = (CriticalPathSU) ? CriticalPathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>() : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CriticalPathSet.<a class="code" href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">any</a>()) {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      ExcludeRegs = &amp;CriticalPathSet;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    }</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">// Ignore KILL instructions (they form a group in ScanInstruction</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="comment">// but don&#39;t cause any anti-dependence breaking themselves)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">isKill</a>()) {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      <span class="comment">// Attempt to break each anti-dependency...</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Edges.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> *Edge = Edges[i];</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *NextSU = Edge-&gt;<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        <span class="keywordflow">if</span> ((Edge-&gt;<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) &amp;&amp;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;            (Edge-&gt;<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>)) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        <span class="keywordtype">unsigned</span> AntiDepReg = Edge-&gt;<a class="code" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>();</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tAntidep reg: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(AntiDepReg, TRI));</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AntiDepReg != 0 &amp;&amp; <span class="stringliteral">&quot;Anti-dependence on reg0?&quot;</span>);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(AntiDepReg)) {</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;          <span class="comment">// Don&#39;t break anti-dependencies on non-allocatable registers.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (non-allocatable)\n&quot;</span>);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ExcludeRegs &amp;&amp; ExcludeRegs-&gt;<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(AntiDepReg)) {</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;          <span class="comment">// Don&#39;t break anti-dependencies for critical path registers</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;          <span class="comment">// if not on the critical path</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (not critical-path)\n&quot;</span>);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PassthruRegs.count(AntiDepReg) != 0) {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;          <span class="comment">// If the anti-dep register liveness &quot;passes-thru&quot;, then</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;          <span class="comment">// don&#39;t try to change it. It will be changed along with</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;          <span class="comment">// the use if required to break an earlier antidep.</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (passthru)\n&quot;</span>);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;          <span class="comment">// No anti-dep breaking for implicit deps</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;          <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *AntiDepOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(AntiDepReg);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AntiDepOp &amp;&amp; <span class="stringliteral">&quot;Can&#39;t find index for defined register operand&quot;</span>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;          <span class="keywordflow">if</span> (!AntiDepOp || AntiDepOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()) {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (implicit)\n&quot;</span>);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;          }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;          <span class="comment">// If the SUnit has other dependencies on the SUnit that</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;          <span class="comment">// it anti-depends on, don&#39;t bother breaking the</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;          <span class="comment">// anti-dependency since those edges would prevent such</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;          <span class="comment">// units from being scheduled past each other</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;          <span class="comment">// regardless.</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;          <span class="comment">//</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;          <span class="comment">// Also, if there are dependencies on other SUnits with the</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;          <span class="comment">// same register as the anti-dependency, don&#39;t attempt to</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;          <span class="comment">// break it.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = PathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                 PE = PathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(); <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit() == NextSU ?</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> || <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() != AntiDepReg) :</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> &amp;&amp; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() == AntiDepReg)) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;              AntiDepReg = 0;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;            }</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;          }</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = PathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                 PE = PathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(); <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;            <span class="keywordflow">if</span> ((<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit() == NextSU) &amp;&amp; (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) &amp;&amp;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>)) {</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (real dependency)\n&quot;</span>);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;              AntiDepReg = 0;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit() != NextSU) &amp;&amp;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                       (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>) &amp;&amp;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                       (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() == AntiDepReg)) {</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (other dependency)\n&quot;</span>);</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;              AntiDepReg = 0;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;            }</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;          }</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;          <span class="keywordflow">if</span> (AntiDepReg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;          <span class="comment">// If the definition of the anti-dependency register does not start</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;          <span class="comment">// a new live range, bail out. This can happen if the anti-dep</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;          <span class="comment">// register is a sub-register of another register whose live range</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;          <span class="comment">// spans over PathSU. In such case, PathSU defines only a part of</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;          <span class="comment">// the larger register.</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;          RegAliases.reset();</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(AntiDepReg, TRI, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;            RegAliases.set(*AI);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> S : PathSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;            <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> K = S.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>();</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;            <span class="keywordflow">if</span> (K != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> &amp;&amp; K != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a> &amp;&amp; K != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>)</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;              <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;            <span class="keywordtype">unsigned</span> R = S.<a class="code" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>();</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;            <span class="keywordflow">if</span> (!RegAliases[R])</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;              <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;            <span class="keywordflow">if</span> (R == AntiDepReg || TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a>(AntiDepReg, R))</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;              <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;            AntiDepReg = 0;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;          }</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;          <span class="keywordflow">if</span> (AntiDepReg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        }</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AntiDepReg != 0);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        <span class="keywordflow">if</span> (AntiDepReg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        <span class="comment">// Determine AntiDepReg&#39;s register group.</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> GroupIndex = State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(AntiDepReg);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        <span class="keywordflow">if</span> (GroupIndex == 0) {</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (zero group)\n&quot;</span>);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="comment">// Look for a suitable register to use to break the anti-dependence.</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        std::map&lt;unsigned, unsigned&gt; RenameMap;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        <span class="keywordflow">if</span> (FindSuitableFreeRegisters(GroupIndex, RenameOrder, RenameMap)) {</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tBreaking anti-dependence edge on &quot;</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                            &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(AntiDepReg, TRI) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span>);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;          <span class="comment">// Handle each group register...</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;          <span class="keywordflow">for</span> (std::map&lt;unsigned, unsigned&gt;::iterator</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                 S = RenameMap.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = RenameMap.end(); S != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++S) {</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;            <span class="keywordtype">unsigned</span> CurrReg = S-&gt;first;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;            <span class="keywordtype">unsigned</span> NewReg = S-&gt;second;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(CurrReg, TRI) &lt;&lt; <span class="stringliteral">&quot;-&gt;&quot;</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                              &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(NewReg, TRI) &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                              &lt;&lt; RegRefs.count(CurrReg) &lt;&lt; <span class="stringliteral">&quot; refs)&quot;</span>);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            <span class="comment">// Update the references to the old register CurrReg to</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;            <span class="comment">// refer to the new register NewReg.</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(RegRefs.equal_range(CurrReg))) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;              Q.second.Operand-&gt;setReg(NewReg);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;              <span class="comment">// If the SU for the instruction being updated has debug</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;              <span class="comment">// information related to the anti-dependency register, make</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;              <span class="comment">// sure to update that as well.</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = MISUnitMap[Q.second.Operand-&gt;getParent()];</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;              <span class="keywordflow">if</span> (!SU) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;              <a class="code" href="classllvm_1_1AntiDepBreaker.html#a8263e37c92ac03b506311cf58745b8ce">UpdateDbgValues</a>(DbgValues, Q.second.Operand-&gt;getParent(),</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                              AntiDepReg, NewReg);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;            }</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;            <span class="comment">// We just went back in time and modified history; the</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;            <span class="comment">// liveness information for CurrReg is now inconsistent. Set</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;            <span class="comment">// the state as if it were dead.</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;            State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(NewReg, 0);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;            RegRefs.erase(NewReg);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;            DefIndices[NewReg] = DefIndices[CurrReg];</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;            KillIndices[NewReg] = KillIndices[CurrReg];</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;            State-&gt;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(CurrReg, 0);</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;            RegRefs.erase(CurrReg);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            DefIndices[CurrReg] = KillIndices[CurrReg];</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;            KillIndices[CurrReg] = ~0u;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((KillIndices[CurrReg] == ~0u) !=</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                    (DefIndices[CurrReg] == ~0u)) &amp;&amp;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                   <span class="stringliteral">&quot;Kill and Def maps aren&#39;t consistent for AntiDepReg!&quot;</span>);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;          }</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;          ++Broken;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        }</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;      }</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    }</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    ScanInstruction(MI, Count);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  }</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">return</span> Broken;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;}</div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_afa9e8234d75eca83a898e143f4b2502e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">llvm::TargetRegisterInfo::getAllocatableSet</a></div><div class="ttdeci">BitVector getAllocatableSet(const MachineFunction &amp;MF, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdoc">Returns a bitset indexed by register number indicating if a register is allocatable or not...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00217">TargetRegisterInfo.cpp:217</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html_a86880bb0bf0b57461d28de03acd39823"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a86880bb0bf0b57461d28de03acd39823">llvm::RegisterClassInfo::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder(const TargetRegisterClass *RC) const</div><div class="ttdoc">getOrder - Returns the preferred allocation order for RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00096">RegisterClassInfo.h:96</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9647e3ee26a939fa1f4eab116969f4ef"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9647e3ee26a939fa1f4eab116969f4ef">llvm::MachineInstr::findRegisterUseOperand</a></div><div class="ttdeci">MachineOperand * findRegisterUseOperand(Register Reg, bool isKill=false, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Wrapper for findRegisterUseOperandIdx, it returns a pointer to the MachineOperand rather than an inde...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01250">MachineInstr.h:1250</a></div></div>
<div class="ttc" id="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference_html"><div class="ttname"><a href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">llvm::AggressiveAntiDepState::RegisterReference</a></div><div class="ttdoc">Information about a register reference within a liverange. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00043">AggressiveAntiDepBreaker.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn&amp;#39;t been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00915">MachineRegisterInfo.h:915</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_ae308e6ee93ceb33e921d72d659230669"><div class="ttname"><a href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">llvm::BitVector::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Tests whether there are no bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00166">BitVector.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a11a0c117b9aedd8ed85cd4a747ebb77c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a11a0c117b9aedd8ed85cd4a747ebb77c">llvm::MachineInstr::hasExtraDefRegAllocReq</a></div><div class="ttdeci">bool hasExtraDefRegAllocReq(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction def operands have special register allocation requirements that are ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00987">MachineInstr.h:987</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="iterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type...</div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a0c8e899a88a4162aeeaca5461012bb78"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a0c8e899a88a4162aeeaca5461012bb78">llvm::AggressiveAntiDepState::AggressiveAntiDepState</a></div><div class="ttdeci">AggressiveAntiDepState(const unsigned TargetRegs, MachineBasicBlock *BB)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00059">AggressiveAntiDepBreaker.cpp:59</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a23fcb3c9cc9602657a3de8aa9ed0457d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a def of the specified register or -1 if it is not found...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00992">MachineInstr.cpp:992</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00282">MachineBasicBlock.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_af7633c5cbb76481bafd5e3e1ec07ca37"><div class="ttname"><a href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a></div><div class="ttdeci">unsigned second</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00221">HexagonShuffler.cpp:221</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a8b51361656ac436c2c02a20e6196cff1"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">llvm::SDep::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register associated with this edge. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00218">ScheduleDAG.h:218</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdoc">These are the different kinds of scheduling dependencies. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00052">ScheduleDAG.h:52</a></div></div>
<div class="ttc" id="RegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a744b242deb550943b03c470134020f52"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">llvm::AggressiveAntiDepState::LeaveGroup</a></div><div class="ttdeci">unsigned LeaveGroup(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00109">AggressiveAntiDepBreaker.cpp:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdoc">A register anti-dependence (aka WAR). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00054">ScheduleDAG.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html_abd095bb58a0243946704d20d3559d420"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#abd095bb58a0243946704d20d3559d420">llvm::AggressiveAntiDepBreaker::StartBlock</a></div><div class="ttdeci">void StartBlock(MachineBasicBlock *BB) override</div><div class="ttdoc">Initialize anti-dep breaking for a new basic block. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00152">AggressiveAntiDepBreaker.cpp:152</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_abd6aa9da048ef7a4faeaac6484d5c9a6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">llvm::MachineOperand::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00434">MachineOperand.h:434</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html_ae84346919b2ab9829188ffa8e7e8d3c9"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#ae84346919b2ab9829188ffa8e7e8d3c9">llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker</a></div><div class="ttdeci">AggressiveAntiDepBreaker(MachineFunction &amp;MFi, const RegisterClassInfo &amp;RCI, TargetSubtargetInfo::RegClassVector &amp;CriticalPathRCs)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00125">AggressiveAntiDepBreaker.cpp:125</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a82f5d244972c88ff03ee56d6c090ac70"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a82f5d244972c88ff03ee56d6c090ac70">llvm::MachineBasicBlock::isReturnBlock</a></div><div class="ttdeci">bool isReturnBlock() const</div><div class="ttdoc">Convenience function that returns true if the block ends in a return instruction. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00576">MachineBasicBlock.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a8875a9b7c0c6feb3448437e75b9356f5"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">llvm::AggressiveAntiDepState::GetGroup</a></div><div class="ttdeci">unsigned GetGroup(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00075">AggressiveAntiDepBreaker.cpp:75</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html">llvm::AntiDepBreaker</a></div><div class="ttdoc">This class works in conjunction with the post-RA scheduler to rename registers to break register anti...</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00031">AntiDepBreaker.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00046">TargetInstrInfo.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00261">ScheduleDAG.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00797">MCRegisterInfo.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a></div><div class="ttdoc">Regular data dependence (aka true-dependence). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00053">ScheduleDAG.h:53</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html_a85134236bd6e22ec302972f727a01691"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#a85134236bd6e22ec302972f727a01691">llvm::AggressiveAntiDepBreaker::~AggressiveAntiDepBreaker</a></div><div class="ttdeci">~AggressiveAntiDepBreaker() override</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00148">AggressiveAntiDepBreaker.cpp:148</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">llvm::SDep::Output</a></div><div class="ttdoc">A register output-dependence (aka WAW). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00055">ScheduleDAG.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab2c943894d8d91dead449b33a77981c5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(MCRegister RegNo, MCRegister SubRegNo) const</div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00044">MCRegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a560eaba05729f660add3032185f9fbfb"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">llvm::AggressiveAntiDepState::GetGroupRegs</a></div><div class="ttdeci">void GetGroupRegs(unsigned Group, std::vector&lt; unsigned &gt; &amp;Regs, std::multimap&lt; unsigned, AggressiveAntiDepState::RegisterReference &gt; *RegRefs)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00083">AggressiveAntiDepBreaker.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_ac2acf6127130067c40e3b47fd632d127"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">llvm::AggressiveAntiDepState::UnionGroups</a></div><div class="ttdeci">unsigned UnionGroups(unsigned Reg1, unsigned Reg2)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00094">AggressiveAntiDepBreaker.cpp:94</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00484">MCRegisterInfo.h:484</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html_ac7d31ffb864a2f69dccfb924472f9cb6"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">llvm::AntiDepBreaker::DbgValueVector</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; MachineInstr *, MachineInstr * &gt; &gt; DbgValueVector</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00034">AntiDepBreaker.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html_ab7263c22653c86a22ff72bc5385e8835"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#ab7263c22653c86a22ff72bc5385e8835">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies</a></div><div class="ttdeci">unsigned BreakAntiDependencies(const std::vector&lt; SUnit &gt; &amp;SUnits, MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned InsertPosIndex, DbgValueVector &amp;DbgValues) override</div><div class="ttdoc">Identifiy anti-dependencies along the critical path of the ScheduleDAG and break them by renaming reg...</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00753">AggressiveAntiDepBreaker.cpp:753</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdoc">Node latency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00273">ScheduleDAG.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a72d0f5c7e6117335f31a0cd1753a594b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">llvm::BitVector::any</a></div><div class="ttdeci">bool any() const</div><div class="ttdoc">any - Returns true if any bit is set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00180">BitVector.h:180</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html_a6e720e0600da94ee88fe18c94fa4269a"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#a6e720e0600da94ee88fe18c94fa4269a">llvm::AggressiveAntiDepBreaker::FinishBlock</a></div><div class="ttdeci">void FinishBlock() override</div><div class="ttdoc">Finish anti-dep breaking for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00191">AggressiveAntiDepBreaker.cpp:191</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab8e1321ecb267615f4f4be14b92cf03a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00649">MCRegisterInfo.h:649</a></div></div>
<div class="ttc" id="AggressiveAntiDepBreaker_8cpp_html_a976f645087b3575c89248dfddbd871f5"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#a976f645087b3575c89248dfddbd871f5">CriticalPathStep</a></div><div class="ttdeci">static const SUnit * CriticalPathStep(const SUnit *SU)</div><div class="ttdoc">CriticalPathStep - Return the next SUnit after SU on the bottom-up critical path. ...</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00278">AggressiveAntiDepBreaker.cpp:278</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html_a19b8115cab493470f09c72c83b2b3ba5"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#a19b8115cab493470f09c72c83b2b3ba5">llvm::AggressiveAntiDepBreaker::Observe</a></div><div class="ttdeci">void Observe(MachineInstr &amp;MI, unsigned Count, unsigned InsertPosIndex) override</div><div class="ttdoc">Update liveness information to account for the current instruction, which will not be scheduled...</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00196">AggressiveAntiDepBreaker.cpp:196</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00587">MCRegisterInfo.h:587</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01295">TargetInstrInfo.h:1295</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7ee93f7417bb2c7fb2355ee530a22d5a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">llvm::MachineInstr::findRegisterDefOperand</a></div><div class="ttdeci">MachineOperand * findRegisterDefOperand(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Wrapper for findRegisterDefOperandIdx, it returns a pointer to the MachineOperand rather than an inde...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01276">MachineInstr.h:1276</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_a1672231b4c403877a69e1104ad69e006"><div class="ttname"><a href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a></div><div class="ttdeci">unsigned first</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00220">HexagonShuffler.cpp:220</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="ModuloSchedule_8cpp_html_a106e32122c569cdb42ddf61ecbb0aad1"><div class="ttname"><a href="ModuloSchedule_8cpp.html#a106e32122c569cdb42ddf61ecbb0aad1">test</a></div><div class="ttdeci">modulo schedule test</div><div class="ttdef"><b>Definition:</b> <a href="ModuloSchedule_8cpp_source.html#l02113">ModuloSchedule.cpp:2113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_aa1dbdd579654a47281e5cef7d158b93d"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">llvm::AggressiveAntiDepState::GetDefIndices</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; GetDefIndices()</div><div class="ttdoc">Return the define indices. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00086">AggressiveAntiDepBreaker.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adbff55f335d303816547f35eb6edb948"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">llvm::MachineBasicBlock::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00187">MachineBasicBlock.h:187</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a97b138b96791a09a0d9b9c77f0fb6e85"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">llvm::MCRegisterInfo::isSubRegister</a></div><div class="ttdeci">bool isSubRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00553">MCRegisterInfo.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_aa19094c99ca405ec1efe38da727d27de"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">llvm::BitVector::none</a></div><div class="ttdeci">bool none() const</div><div class="ttdoc">none - Returns true if none of the bits are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00201">BitVector.h:201</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a521428e906e6708f9052a2254b021f05"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">llvm::AggressiveAntiDepState::GetRegRefs</a></div><div class="ttdeci">std::multimap&lt; unsigned, RegisterReference &gt; &amp; GetRegRefs()</div><div class="ttdoc">Return the RegRefs map. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00089">AggressiveAntiDepBreaker.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a77fb7702a3aa266e97eaf2ee2b19542f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a77fb7702a3aa266e97eaf2ee2b19542f">llvm::MachineInstr::hasExtraSrcRegAllocReq</a></div><div class="ttdeci">bool hasExtraSrcRegAllocReq(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction source operands have special register allocation requirements that a...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00977">MachineInstr.h:977</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a055c65558a3e0f7d48f1ed3dde061199"><div class="ttname"><a href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">llvm::SDep::getKind</a></div><div class="ttdeci">Kind getKind() const</div><div class="ttdoc">Returns an enum value representing the kind of the dependence. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00486">ScheduleDAG.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae9723ca940711fa1a09c0d53efeef5fe"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">llvm::MachineInstr::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01083">MachineInstr.h:1083</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6df9a6b70a33aee123056cec0ed052c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6df9a6b70a33aee123056cec0ed052c4">llvm::MachineInstr::isRegTiedToUseOperand</a></div><div class="ttdeci">bool isRegTiedToUseOperand(unsigned DefOpIdx, unsigned *UseOpIdx=nullptr) const</div><div class="ttdoc">Given the index of a register def operand, check if the register def is tied to a source operand...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01366">MachineInstr.h:1366</a></div></div>
<div class="ttc" id="AggressiveAntiDepBreaker_8cpp_html_a7863764806d1b6f37d93ca0f82548700"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#a7863764806d1b6f37d93ca0f82548700">DebugDiv</a></div><div class="ttdeci">static cl::opt&lt; int &gt; DebugDiv(&quot;agg-antidep-debugdiv&quot;, cl::desc(&quot;Debug control for aggressive anti-dep breaker&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1a0a7a3480e4a8baf792541d1a59dde2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, MVT VT=MVT::Other) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00190">TargetRegisterInfo.cpp:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_html_aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::PGSOQueryType::Other</a></div></div>
<div class="ttc" id="AggressiveAntiDepBreaker_8h_html"><div class="ttname"><a href="AggressiveAntiDepBreaker_8h.html">AggressiveAntiDepBreaker.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html_a8263e37c92ac03b506311cf58745b8ce"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#a8263e37c92ac03b506311cf58745b8ce">llvm::AntiDepBreaker::UpdateDbgValues</a></div><div class="ttdeci">void UpdateDbgValues(const DbgValueVector &amp;DbgValues, MachineInstr *ParentMI, unsigned OldReg, unsigned NewReg)</div><div class="ttdoc">Update all DBG_VALUE instructions that may be affected by the dependency breaker&amp;#39;s update of ParentMI...</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00067">AntiDepBreaker.h:67</a></div></div>
<div class="ttc" id="AggressiveAntiDepBreaker_8cpp_html_aaa736cc7960ac69fe3bbee4f48769727"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#aaa736cc7960ac69fe3bbee4f48769727">AntiDepEdges</a></div><div class="ttdeci">static void AntiDepEdges(const SUnit *SU, std::vector&lt; const SDep *&gt; &amp;Edges)</div><div class="ttdoc">AntiDepEdges - Return in Edges the anti- and output- dependencies in SU that we want to consider for ...</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00265">AggressiveAntiDepBreaker.cpp:265</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1aa4357710f3fd6e616e13b5c16dc0d8"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">llvm::BitVector::set_bits</a></div><div class="ttdeci">iterator_range&lt; const_set_bits_iterator &gt; set_bits() const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00129">BitVector.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aa42c3828ac3f788f2ef3ff6fa46e4926"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">llvm::MachineFrameInfo::getPristineRegs</a></div><div class="ttdeci">BitVector getPristineRegs(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return a set of physical registers that are pristine. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00114">MachineFrameInfo.cpp:114</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html">llvm::AggressiveAntiDepState</a></div><div class="ttdoc">Contains all the state necessary for anti-dep breaking. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00040">AggressiveAntiDepBreaker.h:40</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="AggressiveAntiDepBreaker_8cpp_html_a43a9d969d67b4292643d0bdaef4f1fc3"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#a43a9d969d67b4292643d0bdaef4f1fc3">DebugMod</a></div><div class="ttdeci">static cl::opt&lt; int &gt; DebugMod(&quot;agg-antidep-debugmod&quot;, cl::desc(&quot;Debug control for aggressive anti-dep breaker&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_aa6eff8804ae39a7820d75f2c87fa5598"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">llvm::AggressiveAntiDepState::IsLive</a></div><div class="ttdeci">bool IsLive(unsigned Reg)</div><div class="ttdoc">Return true if Reg is live. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00119">AggressiveAntiDepBreaker.cpp:119</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a62a6fadc0b90973243d00263873a798d"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">llvm::AggressiveAntiDepState::GetKillIndices</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; GetKillIndices()</div><div class="ttdoc">Return the kill indices. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00083">AggressiveAntiDepBreaker.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a904414f0f44918a06bab99336cf587a7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a904414f0f44918a06bab99336cf587a7">llvm::MachineBasicBlock::succ_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00254">MachineBasicBlock.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:57 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
