# Reading F:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do uart_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/verilog/study/experiment4/uart_top {G:/verilog/study/experiment4/uart_top/uart_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:09 on May 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/experiment4/uart_top" G:/verilog/study/experiment4/uart_top/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 11:13:09 on May 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/verilog/study/experiment4/uart_top {G:/verilog/study/experiment4/uart_top/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:09 on May 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/experiment4/uart_top" G:/verilog/study/experiment4/uart_top/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 11:13:09 on May 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/verilog/study/experiment4/uart_top {G:/verilog/study/experiment4/uart_top/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:09 on May 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/experiment4/uart_top" G:/verilog/study/experiment4/uart_top/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 11:13:09 on May 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/verilog/study/experiment4/uart_top/simulation/modelsim {G:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:09 on May 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/experiment4/uart_top/simulation/modelsim" G:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt 
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 11:13:09 on May 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  uart_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" uart_top_tb 
# Start time: 11:13:11 on May 23,2022
# Loading work.uart_top_tb
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt(89)
#    Time: 180 ns  Iteration: 0  Instance: /uart_top_tb
# Break in Module uart_top_tb at G:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt line 89
# End time: 11:16:26 on May 23,2022, Elapsed time: 0:03:15
# Errors: 0, Warnings: 0
