$date
	Fri Feb  4 00:14:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mod_shift $end
$scope module U0 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb_mod_shift $end
$scope module U0 $end
$var wire 8 " d [7:0] $end
$upscope $end
$upscope $end
$scope module tb_mod_shift $end
$scope module U0 $end
$var wire 2 # sel [1:0] $end
$upscope $end
$upscope $end
$scope module tb_mod_shift $end
$scope module U0 $end
$var wire 8 $ q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111 $
b0 #
b10111 "
0!
$end
#5
1!
#10
b10111 $
b1 #
b111010 "
0!
#15
b111010 $
1!
#20
b10111 $
b10 #
b1010110 "
0!
#25
b111010 $
1!
#30
b10111 $
b11 #
b100011 "
0!
#35
b111010 $
1!
