/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az200-920
+ date
Sat Sep 25 21:35:39 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1632605739
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 25 2021 (21:27:27)
Run date:          Sep 25 2021 (21:35:40+0000)
Run host:          fv-az200-920.swdxaxenvgxe1kqentp15g1mgd.jx.internal.cloudapp.net (pid=101019)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az200-920
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e987a3b7-62bd-9c41-bc26-7a0112093cd1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az200-920, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00318981 sec
      iterations=10000000... time=0.0313227 sec
      iterations=100000000... time=0.332649 sec
      iterations=300000000... time=0.967216 sec
      iterations=600000000... time=1.90669 sec
      iterations=600000000... time=1.41743 sec
      result: 2.4527 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00337401 sec
      iterations=10000000... time=0.0340935 sec
      iterations=100000000... time=0.342847 sec
      iterations=300000000... time=1.00887 sec
      result: 9.51555 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200071 sec
      iterations=10000000... time=0.0204603 sec
      iterations=100000000... time=0.227588 sec
      iterations=500000000... time=1.10481 sec
      result: 7.24104 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001552 sec
      iterations=10000... time=0.0016366 sec
      iterations=100000... time=0.0258724 sec
      iterations=1000000... time=0.165614 sec
      iterations=7000000... time=1.11805 sec
      result: 1.59722 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000521402 sec
      iterations=10000... time=0.00547482 sec
      iterations=100000... time=0.0511468 sec
      iterations=1000000... time=0.511332 sec
      iterations=2000000... time=1.03489 sec
      result: 5.17447 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.1101e-05 sec
      iterations=1000... time=0.000308803 sec
      iterations=10000... time=0.00306783 sec
      iterations=100000... time=0.0321874 sec
      iterations=1000000... time=0.315543 sec
      iterations=3000000... time=0.959562 sec
      iterations=6000000... time=1.92336 sec
      result: 76.6659 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7e-06 sec
      iterations=10... time=5.36e-05 sec
      iterations=100... time=0.000612707 sec
      iterations=1000... time=0.00601586 sec
      iterations=10000... time=0.0573414 sec
      iterations=100000... time=0.588986 sec
      iterations=200000... time=1.17993 sec
      result: 33.3253 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=3.21e-05 sec
      iterations=100000... time=0.000309404 sec
      iterations=1000000... time=0.00320263 sec
      iterations=10000000... time=0.0339432 sec
      iterations=100000000... time=0.322515 sec
      iterations=300000000... time=0.951467 sec
      iterations=600000000... time=1.89691 sec
      result: 0.39519 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.37e-05 sec
      iterations=10000... time=0.000247202 sec
      iterations=100000... time=0.00256032 sec
      iterations=1000000... time=0.0253981 sec
      iterations=10000000... time=0.2638 sec
      iterations=40000000... time=1.09712 sec
      result: 3.42849 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=6.3e-06 sec
      iterations=100... time=6.0801e-05 sec
      iterations=1000... time=0.000606303 sec
      iterations=10000... time=0.00624144 sec
      iterations=100000... time=0.0651516 sec
      iterations=1000000... time=0.638062 sec
      iterations=2000000... time=1.26657 sec
      result: 38.8072 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.701e-06 sec
      iterations=10... time=9.6e-05 sec
      iterations=100... time=0.000998306 sec
      iterations=1000... time=0.00995366 sec
      iterations=10000... time=0.0988856 sec
      iterations=100000... time=0.976021 sec
      iterations=200000... time=1.88446 sec
      result: 20.8662 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.04e-05 sec
      iterations=10... time=0.000324602 sec
      iterations=100... time=0.00245111 sec
      iterations=1000... time=0.0250621 sec
      iterations=10000... time=0.259744 sec
      iterations=40000... time=0.982307 sec
      iterations=80000... time=1.9887 sec
      result: 0.0695127 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.7501e-05 sec
      iterations=10... time=0.00046761 sec
      iterations=100... time=0.00428329 sec
      iterations=1000... time=0.0427256 sec
      iterations=10000... time=0.439172 sec
      iterations=30000... time=1.26003 sec
      result: 0.289683 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00702774 sec
      iterations=10... time=0.0686312 sec
      iterations=100... time=0.6657 sec
      iterations=200... time=1.29661 sec
      result: 0.379508 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00301122 sec
      iterations=10000000... time=0.032382 sec
      iterations=100000000... time=0.317692 sec
      iterations=300000000... time=0.969654 sec
      iterations=600000000... time=1.93918 sec
      iterations=600000000... time=1.45209 sec
      result: 2.46362 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00339507 sec
      iterations=10000000... time=0.0372034 sec
      iterations=100000000... time=0.338921 sec
      iterations=300000000... time=1.0307 sec
      result: 9.31407 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00225786 sec
      iterations=10000000... time=0.0245359 sec
      iterations=100000000... time=0.219836 sec
      iterations=500000000... time=1.08834 sec
      result: 7.35064 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134201 sec
      iterations=10000... time=0.00154971 sec
      iterations=100000... time=0.0161242 sec
      iterations=1000000... time=0.158582 sec
      iterations=7000000... time=1.11798 sec
      result: 1.59711 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000554103 sec
      iterations=10000... time=0.00549693 sec
      iterations=100000... time=0.0566949 sec
      iterations=1000000... time=0.569966 sec
      iterations=2000000... time=1.14161 sec
      result: 5.70807 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.11e-05 sec
      iterations=1000... time=0.000309455 sec
      iterations=10000... time=0.00346715 sec
      iterations=100000... time=0.0325674 sec
      iterations=1000000... time=0.316107 sec
      iterations=3000000... time=0.944708 sec
      iterations=6000000... time=1.89509 sec
      result: 77.8094 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.05e-06 sec
      iterations=10... time=5.7351e-05 sec
      iterations=100... time=0.000599103 sec
      iterations=1000... time=0.00572219 sec
      iterations=10000... time=0.0584333 sec
      iterations=100000... time=0.600228 sec
      iterations=200000... time=1.1921 sec
      result: 32.9852 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.95e-06 sec
      iterations=10000... time=3.005e-05 sec
      iterations=100000... time=0.000367152 sec
      iterations=1000000... time=0.00312127 sec
      iterations=10000000... time=0.0323792 sec
      iterations=100000000... time=0.323208 sec
      iterations=300000000... time=0.961749 sec
      iterations=600000000... time=1.92657 sec
      result: 0.401368 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=4.065e-05 sec
      iterations=10000... time=0.000286451 sec
      iterations=100000... time=0.00251542 sec
      iterations=1000000... time=0.023238 sec
      iterations=10000000... time=0.249185 sec
      iterations=40000000... time=0.964992 sec
      iterations=80000000... time=1.91794 sec
      result: 2.99678 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=4.75e-06 sec
      iterations=100... time=4.4951e-05 sec
      iterations=1000... time=0.000481703 sec
      iterations=10000... time=0.00505693 sec
      iterations=100000... time=0.0492218 sec
      iterations=1000000... time=0.489236 sec
      iterations=2000000... time=0.992435 sec
      iterations=4000000... time=1.96695 sec
      result: 49.9778 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.6e-06 sec
      iterations=10... time=9.4001e-05 sec
      iterations=100... time=0.00104391 sec
      iterations=1000... time=0.0101022 sec
      iterations=10000... time=0.0974921 sec
      iterations=100000... time=0.961989 sec
      iterations=200000... time=1.93081 sec
      result: 20.3654 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.65e-06 sec
      iterations=10... time=2.71505e-05 sec
      iterations=100... time=0.000272602 sec
      iterations=1000... time=0.00289042 sec
      iterations=10000... time=0.0303269 sec
      iterations=100000... time=0.299824 sec
      iterations=400000... time=1.22548 sec
      result: 0.237948 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.33e-05 sec
      iterations=10... time=0.000144451 sec
      iterations=100... time=0.00142541 sec
      iterations=1000... time=0.0140979 sec
      iterations=10000... time=0.142061 sec
      iterations=80000... time=1.15052 sec
      result: 0.405521 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00164681 sec
      iterations=10... time=0.0157257 sec
      iterations=100... time=0.173649 sec
      iterations=600... time=1.03567 sec
      result: 1.42538 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Sep 25 21:36:51 UTC 2021
+ echo Done.
Done.
  Elapsed time: 71.3 s
