# Basic wire, direct setLink clock to output.
#
# CLOCK ---> OUTPUT

.chipsets:
clock cl
output out

.links:
cl:1 out:1
