/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [5:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [17:0] celloutsig_0_37z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire [28:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_3z[6] : celloutsig_0_0z[6];
  assign celloutsig_1_13z = celloutsig_1_0z[2] ? celloutsig_1_5z[2] : celloutsig_1_9z;
  assign celloutsig_0_26z = ~(celloutsig_0_17z[9] & celloutsig_0_0z[6]);
  assign celloutsig_0_5z = !(celloutsig_0_2z[1] ? celloutsig_0_0z[0] : celloutsig_0_1z);
  assign celloutsig_0_16z = !(celloutsig_0_10z[13] ? celloutsig_0_13z[2] : celloutsig_0_10z[11]);
  assign celloutsig_0_36z = celloutsig_0_33z[3] ^ celloutsig_0_28z[3];
  assign celloutsig_1_4z = celloutsig_1_2z ^ celloutsig_1_0z[1];
  assign celloutsig_1_7z = in_data[159] ^ celloutsig_1_5z[2];
  assign celloutsig_0_7z = celloutsig_0_4z ^ in_data[66];
  assign celloutsig_1_18z = { celloutsig_1_5z[2:1], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_13z } + { celloutsig_1_6z[27:14], celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[47:41] & in_data[85:79];
  assign celloutsig_1_0z = in_data[134:130] & in_data[163:159];
  assign celloutsig_1_1z = { in_data[138:136], celloutsig_1_0z } / { 1'h1, in_data[157:151] };
  assign celloutsig_0_17z = celloutsig_0_3z[13:4] / { 1'h1, in_data[73:66], celloutsig_0_16z };
  assign celloutsig_1_11z = { in_data[180:176], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z } == { celloutsig_1_6z[8:7], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_18z = { celloutsig_0_10z[11:5], celloutsig_0_8z, celloutsig_0_9z } == { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[154:146] === { in_data[172], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_10z[13:6], celloutsig_0_10z, celloutsig_0_8z } >= { in_data[47:41], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_3z = in_data[165:158] && celloutsig_1_1z;
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z } && in_data[36:33];
  assign celloutsig_0_1z = celloutsig_0_0z[5:3] && in_data[9:7];
  assign celloutsig_0_2z = in_data[28:24] % { 1'h1, in_data[17:15], celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[88:85], celloutsig_0_1z } * { celloutsig_0_10z[12:10], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_3z[8:0], celloutsig_0_8z } * { celloutsig_0_17z[7:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_10z = { in_data[26:21], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z } | in_data[28:14];
  assign celloutsig_0_15z = & { celloutsig_0_8z, in_data[81:79] };
  assign celloutsig_0_21z = & { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_6z = celloutsig_0_0z[2] & celloutsig_0_3z[7];
  assign celloutsig_1_12z = ~^ { celloutsig_1_6z[11:4], celloutsig_1_2z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_2z[4:1], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } << in_data[62:49];
  assign celloutsig_1_6z = { in_data[130:107], celloutsig_1_5z, celloutsig_1_3z } << { celloutsig_1_0z[4:3], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_33z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_1z } >>> celloutsig_0_24z[5:1];
  assign celloutsig_0_37z = { celloutsig_0_10z[5:1], celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_5z } >>> { celloutsig_0_28z[3], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_28z };
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = celloutsig_1_0z[4:1];
  always_latch
    if (clkin_data[128]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_8z = { celloutsig_1_6z[3], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z };
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_19z = celloutsig_1_18z[9:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_24z = in_data[27:22];
  assign celloutsig_1_9z = ~((celloutsig_1_6z[21] & in_data[158]) | (celloutsig_1_1z[0] & celloutsig_1_4z));
  assign { out_data[143:128], out_data[103:96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
