# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../08.LED_BTN_TEST/project_2/project_2.srcs/sources_1/new/control_tower.v" \
"../../../../../../06.up_down_counter/06.up_down_counter.srcs/sources_1/new/tick_generator.v" \
"../../../../ledbtn.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
