-- pcdb file, Rev:1.0 written by Allegro Design Entry HDL 17.4-2019 S011 (3890763) 9/18/2020 on Fri Jun 21 14:29:34 2024
#ISCELL
  mtca_interface_board gnd *
  page1_141p
#ISCELL
  bris_cds_standard a3-2000 *
  page1_17p
#CELL
  cninterface sy58608u *
  page1_i557
#CELL
  discrete r *
  page1_i558
#CELL
  discrete r *
  page1_i559
#ISCELL
  mtca_interface_board gnd *
  page1_i561
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i562
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i563
#CELL
  cninterface sy58608u *
  page1_i564
#ISCELL
  mtca_interface_board gnd *
  page1_i566
#CELL
  discrete r *
  page1_i567
#CELL
  discrete r *
  page1_i568
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i569
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i570
#CELL
  cninterface sy58608u *
  page1_i571
#ISCELL
  mtca_interface_board gnd *
  page1_i573
#CELL
  discrete r *
  page1_i574
#CELL
  discrete r *
  page1_i575
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i576
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i577
#CELL
  bris_cds_logic max9381esa *
  page1_i578
#ISCELL
  cnpower p2v5 *
  page1_i579
#ISCELL
  mtca_interface_board gnd *
  page1_i580
#CELL
  discrete r *
  page1_i581
#ISCELL
  mtca_interface_board gnd *
  page1_i582
#CELL
  discrete r *
  page1_i583
#ISCELL
  mtca_interface_board gnd *
  page1_i584
#CELL
  discrete r *
  page1_i587
#ISCELL
  mtca_interface_board gnd *
  page1_i590
#ISCELL
  cnpower p2v5 *
  page1_i591
#ISCELL
  cnpower p2v5 *
  page1_i594
#ISCELL
  mtca_interface_board gnd *
  page1_i595
#ISCELL
  cnpower p2v5 *
  page1_i598
#ISCELL
  mtca_interface_board gnd *
  page1_i599
#ISCELL
  mtca_interface_board gnd *
  page1_i600
#CELL
  discrete r *
  page1_i601
#ISCELL
  cnpower p2v5 *
  page1_i603
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i607
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i608
#ISCELL
  cnpower p2v5 *
  page1_i609
#ISCELL
  cnpower p2v5 *
  page1_i612
#CELL
  discrete r *
  page1_i613
#ISCELL
  mtca_interface_board gnd *
  page1_i614
#CELL
  discrete r *
  page1_i615
#ISCELL
  mtca_interface_board gnd *
  page1_i616
#ISCELL
  mtca_interface_board gnd *
  page1_i617
#CELL
  bris_cds_logic max9381esa *
  page1_i618
#ISCELL
  cnpower p2v5 *
  page1_i621
#ISCELL
  mtca_interface_board gnd *
  page1_i622
#ISCELL
  mtca_interface_board gnd *
  page1_i623
#ISCELL
  mtca_interface_board gnd *
  page1_i624
#CELL
  discrete r *
  page1_i625
#ISCELL
  mtca_interface_board gnd *
  page1_i628
#CELL
  discrete r *
  page1_i629
#ISCELL
  cnpower p2v5 *
  page1_i632
#ISCELL
  cnpower p2v5 *
  page1_i635
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i638
#ISCELL
  cnpower p2v5 *
  page1_i640
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i642
#ISCELL
  cnpower p2v5 *
  page1_i643
#CELL
  discrete r *
  page1_i644
#ISCELL
  mtca_interface_board gnd *
  page1_i645
#CELL
  discrete r *
  page1_i646
#ISCELL
  mtca_interface_board gnd *
  page1_i647
#ISCELL
  mtca_interface_board gnd *
  page1_i648
#CELL
  bris_cds_logic max9381esa *
  page1_i649
#ISCELL
  cnpower p2v5 *
  page1_i652
#ISCELL
  mtca_interface_board gnd *
  page1_i653
#ISCELL
  mtca_interface_board gnd *
  page1_i654
#ISCELL
  mtca_interface_board gnd *
  page1_i655
#CELL
  discrete r *
  page1_i656
#ISCELL
  mtca_interface_board gnd *
  page1_i659
#CELL
  discrete r *
  page1_i660
#ISCELL
  cnpower p2v5 *
  page1_i663
#ISCELL
  cnpower p2v5 *
  page1_i666
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i669
#ISCELL
  cnpower p2v5 *
  page1_i671
#ISCELL
  mtca_interface_board offpageleft-l *
  page1_i673
#ISCELL
  standard 4#20merge *
  page1_i712
#ISCELL
  standard ioport *
  page1_i713
#CELL
  cnpassive rsmd0402 *
  page1_i726
#CELL
  cnpassive rsmd0402 *
  page1_i727
#CELL
  cnpassive rsmd0402 *
  page1_i728
#CELL
  cnpassive rsmd0402 *
  page1_i729
#CELL
  cnpassive rsmd0402 *
  page1_i730
#CELL
  cnpassive rsmd0402 *
  page1_i731
#CELL
  cnpassive rsmd0402 *
  page1_i732
#CELL
  cnpassive rsmd0402 *
  page1_i733
#CELL
  cnpassive rsmd0402 *
  page1_i737
#CELL
  cnpassive rsmd0402 *
  page1_i738
#CELL
  cnpassive rsmd0402 *
  page1_i739
#CELL
  cnpassive rsmd0402 *
  page1_i740
#CELL
  cnpassive rsmd0402 *
  page1_i741
#CELL
  cnpassive rsmd0402 *
  page1_i742
#CELL
  cnpassive rsmd0402 *
  page1_i743
#CELL
  cnpassive rsmd0402 *
  page1_i744
#CELL
  cnpassive rsmd0402 *
  page1_i745
#CELL
  cnpassive rsmd0402 *
  page1_i746
#CELL
  cnpassive rsmd0402 *
  page1_i747
#CELL
  cnpassive rsmd0402 *
  page1_i748
#CELL
  cnpassive rsmd0402 *
  page1_i749
#CELL
  cnpassive rsmd0402 *
  page1_i750
#CELL
  cnpassive rsmd0402 *
  page1_i751
#CELL
  cnpassive rsmd0402 *
  page1_i752
#CELL
  cnpassive capcersmdcl2 *
  page1_i753
#CELL
  cnpassive capcersmdcl2 *
  page1_i754
#CELL
  cnpassive capcersmdcl2 *
  page1_i755
#CELL
  cnpassive capcersmdcl2 *
  page1_i756
#CELL
  cnpassive capcersmdcl2 *
  page1_i757
#CELL
  cnpassive capcersmdcl2 *
  page1_i758
#CELL
  cnpassive capcersmdcl2 *
  page1_i759
#CELL
  cnpassive capcersmdcl2 *
  page1_i760
#ISCELL
  cnpower p2v5 *
  page1_i761
#CELL
  cnpassive capcersmdcl2 *
  page1_i762
#ISCELL
  mtca_interface_board gnd *
  page1_i763
#CELL
  cnpassive capcersmdcl2 *
  page1_i764
#CELL
  cnpassive capcersmdcl2 *
  page1_i765
#ISCELL
  cnpower p2v5 *
  page1_i766
#CELL
  cnpassive capcersmdcl2 *
  page1_i767
#ISCELL
  mtca_interface_board gnd *
  page1_i768
#CELL
  cnpassive capcersmdcl2 *
  page1_i769
#CELL
  cnpassive capcersmdcl2 *
  page1_i770
#ISCELL
  cnpower p2v5 *
  page1_i771
#CELL
  cnpassive capcersmdcl2 *
  page1_i772
#ISCELL
  mtca_interface_board gnd *
  page1_i773
#CELL
  cnpassive capcersmdcl2 *
  page1_i774
#CELL
  cnpassive capcersmdcl2 *
  page1_i775
#ISCELL
  cnpower p2v5 *
  page1_i776
#CELL
  cnpassive capcersmdcl2 *
  page1_i777
#ISCELL
  mtca_interface_board gnd *
  page1_i778
#CELL
  cnpassive capcersmdcl2 *
  page1_i779
#CELL
  cnpassive capcersmdcl2 *
  page1_i780
#ISCELL
  cnpower p2v5 *
  page1_i781
#CELL
  cnpassive capcersmdcl2 *
  page1_i782
#ISCELL
  mtca_interface_board gnd *
  page1_i783
#CELL
  cnpassive capcersmdcl2 *
  page1_i784
#CELL
  cnpassive capcersmdcl2 *
  page1_i785
#CELL
  cnpassive capcersmdcl2 *
  page1_i786
#CELL
  cnpassive capcersmdcl2 *
  page1_i787
#CELL
  cnpassive capcersmdcl2 *
  page1_i788
#CELL
  cnpassive capcersmdcl2 *
  page1_i789
#CELL
  cnpassive capcersmdcl2 *
  page1_i790
#CELL
  cnpassive capcersmdcl2 *
  page1_i791
#CELL
  cnpassive capcersmdcl2 *
  page1_i792
#CELL
  cnpassive capcersmdcl2 *
  page1_i793
#CELL
  cnpassive capcersmdcl2 *
  page1_i794
#CELL
  cnpassive capcersmdcl2 *
  page1_i795
#CELL
  discrete r *
  page1_i796
#CELL
  discrete r *
  page1_i797
#CELL
  discrete r *
  page1_i798
#CELL
  discrete r *
  page1_i799
#CELL
  discrete r *
  page1_i800
#CELL
  discrete r *
  page1_i801
#CELL
  cninterface 854s01i *
  page1_i802
#CELL
  cninterface 74avc1t45 *
  page1_i803
