data_pclk_edge	,	V_27
dss_mgr_set_timings	,	F_10
sdi_config_lcd_manager	,	F_1
platform_driver_unregister	,	F_36
pck_div	,	V_35
dev	,	V_48
io_pad_mode	,	V_5
dss_get_vdds_sdi	,	F_25
OMAP_DISPLAY_TYPE_SDI	,	V_53
omap_dss_stop_device	,	F_20
err_get_dispc	,	V_26
id	,	V_37
omapdss_sdi_display_enable	,	F_3
omap_dss_device	,	V_1
devices	,	V_52
regulator_disable	,	F_19
sdi_init_platform_driver	,	F_33
dss_mgr_set_lcd_config	,	F_2
dss_sdi_disable	,	F_17
stallmode	,	V_7
sdi	,	V_3
sync_pclk_edge	,	V_29
sdi_uninit_platform_driver	,	F_35
ENODEV	,	V_22
"got %lu kHz\n"	,	L_4
pdata	,	V_47
dss_cinfo	,	V_17
err_mgr_enable	,	V_41
dispc_clock_info	,	V_18
fck	,	V_33
datapairs	,	V_39
dispc_cinfo	,	V_19
dispc_runtime_get	,	F_7
panel	,	V_14
"SDI init\n"	,	L_5
err_start_dev	,	V_23
manager	,	V_11
DSS_IO_PAD_MODE_BYPASS	,	V_6
err_sdi_enable	,	V_40
vdds_sdi	,	V_43
i	,	V_50
platform_driver_probe	,	F_34
omap_sdi_driver	,	V_55
omapdss_sdi_display_disable	,	F_21
sdi_init_display	,	F_23
r	,	V_21
t	,	V_13
dss_mgr_disable	,	F_22
dispc_mgr_set_clock_div	,	F_12
__init	,	T_1
__exit	,	T_2
video_port_width	,	V_9
err_calc_clock_div	,	V_31
omap_dss_unregister_child_devices	,	F_32
platform_device	,	V_44
phy	,	V_38
dss_sdi_enable	,	F_14
mdelay	,	F_15
dss_clock_info	,	V_16
lck_div	,	V_34
omap_sdi_probe	,	F_30
dispc_runtime_put	,	F_18
mgr_config	,	V_4
err_reg_enable	,	V_25
sdi_probe_pdata	,	F_28
pdev	,	V_45
"can't get VDDS_SDI regulator\n"	,	L_6
OMAPDSS_DRIVE_SIG_RISING_EDGE	,	V_28
omap_dss_register_device	,	F_29
DSSDBG	,	F_24
num_devices	,	V_51
dss_mgr_enable	,	F_16
lcden_sig_polarity	,	V_10
PTR_ERR	,	F_27
DSSWARN	,	F_9
vdds_sdi_reg	,	V_24
name	,	V_54
regulator	,	V_42
omap_sdi_remove	,	F_31
omap_dss_board_info	,	V_46
dss_calc_clock_div	,	F_8
"failed to start device\n"	,	L_2
clock_info	,	V_32
"device %s init failed: %d\n"	,	L_7
dss_set_clock_div	,	F_11
omap_video_timings	,	V_12
"failed to enable display: no manager\n"	,	L_1
timings	,	V_15
pck	,	V_20
DSSERR	,	F_4
dss_sdi_init	,	F_13
err_set_dss_clock_div	,	V_36
"device %s register failed: %d\n"	,	L_8
"Could not find exact pixel clock. Requested %d kHz, "	,	L_3
pixel_clock	,	V_30
fifohandcheck	,	V_8
omap_dss_start_device	,	F_5
regulator_enable	,	F_6
platform_data	,	V_49
dssdev	,	V_2
IS_ERR	,	F_26
