/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:57:25 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aio_inth.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:34p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AIO_INTH_H__
#define BCHP_AIO_INTH_H__

/***************************************************************************
 *AIO_INTH - Audio I/O Interrupts to External Hosts
 ***************************************************************************/
#define BCHP_AIO_INTH_R5F_STATUS                 0x00608100 /* R5f Interrupt Status Register */
#define BCHP_AIO_INTH_R5F_SET                    0x00608104 /* R5f Interrupt Set Register */
#define BCHP_AIO_INTH_R5F_CLEAR                  0x00608108 /* R5f Interrupt Clear Register */
#define BCHP_AIO_INTH_R5F_MASK_STATUS            0x0060810c /* R5f Interrupt Mask Status Register */
#define BCHP_AIO_INTH_R5F_MASK_SET               0x00608110 /* R5f Interrupt Mask Set Register */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR             0x00608114 /* R5f Interrupt Mask Clear Register */
#define BCHP_AIO_INTH_PCI_STATUS                 0x00608118 /* PCI Interrupt Status Register */
#define BCHP_AIO_INTH_PCI_SET                    0x0060811c /* PCI Interrupt Set Register */
#define BCHP_AIO_INTH_PCI_CLEAR                  0x00608120 /* PCI Interrupt Clear Register */
#define BCHP_AIO_INTH_PCI_MASK_STATUS            0x00608124 /* PCI Interrupt Mask Status Register */
#define BCHP_AIO_INTH_PCI_MASK_SET               0x00608128 /* PCI Interrupt Mask Set Register */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR             0x0060812c /* PCI Interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f Interrupt Status Register
 ***************************************************************************/
/* AIO_INTH :: R5F_STATUS :: reserved0 [31:13] */
#define BCHP_AIO_INTH_R5F_STATUS_reserved0_MASK                    0xffffe000
#define BCHP_AIO_INTH_R5F_STATUS_reserved0_SHIFT                   13

/* AIO_INTH :: R5F_STATUS :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_BF0_MASK                      0x00001000
#define BCHP_AIO_INTH_R5F_STATUS_FMM_BF0_SHIFT                     12

/* AIO_INTH :: R5F_STATUS :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_BF1_MASK                      0x00000800
#define BCHP_AIO_INTH_R5F_STATUS_FMM_BF1_SHIFT                     11

/* AIO_INTH :: R5F_STATUS :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_BF2_MASK                      0x00000400
#define BCHP_AIO_INTH_R5F_STATUS_FMM_BF2_SHIFT                     10

/* AIO_INTH :: R5F_STATUS :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_DP0_MASK                      0x00000200
#define BCHP_AIO_INTH_R5F_STATUS_FMM_DP0_SHIFT                     9

/* AIO_INTH :: R5F_STATUS :: reserved1 [08:08] */
#define BCHP_AIO_INTH_R5F_STATUS_reserved1_MASK                    0x00000100
#define BCHP_AIO_INTH_R5F_STATUS_reserved1_SHIFT                   8

/* AIO_INTH :: R5F_STATUS :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_SRC0_MASK                     0x00000080
#define BCHP_AIO_INTH_R5F_STATUS_FMM_SRC0_SHIFT                    7

/* AIO_INTH :: R5F_STATUS :: reserved2 [06:05] */
#define BCHP_AIO_INTH_R5F_STATUS_reserved2_MASK                    0x00000060
#define BCHP_AIO_INTH_R5F_STATUS_reserved2_SHIFT                   5

/* AIO_INTH :: R5F_STATUS :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_MS_MASK                       0x00000010
#define BCHP_AIO_INTH_R5F_STATUS_FMM_MS_SHIFT                      4

/* AIO_INTH :: R5F_STATUS :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_OP_MASK                       0x00000008
#define BCHP_AIO_INTH_R5F_STATUS_FMM_OP_SHIFT                      3

/* AIO_INTH :: R5F_STATUS :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_R5F_STATUS_FMM_IOP_MASK                      0x00000004
#define BCHP_AIO_INTH_R5F_STATUS_FMM_IOP_SHIFT                     2

/* AIO_INTH :: R5F_STATUS :: reserved3 [01:01] */
#define BCHP_AIO_INTH_R5F_STATUS_reserved3_MASK                    0x00000002
#define BCHP_AIO_INTH_R5F_STATUS_reserved3_SHIFT                   1

/* AIO_INTH :: R5F_STATUS :: DAC0 [00:00] */
#define BCHP_AIO_INTH_R5F_STATUS_DAC0_MASK                         0x00000001
#define BCHP_AIO_INTH_R5F_STATUS_DAC0_SHIFT                        0

/***************************************************************************
 *R5F_SET - R5f Interrupt Set Register
 ***************************************************************************/
/* AIO_INTH :: R5F_SET :: reserved0 [31:13] */
#define BCHP_AIO_INTH_R5F_SET_reserved0_MASK                       0xffffe000
#define BCHP_AIO_INTH_R5F_SET_reserved0_SHIFT                      13

/* AIO_INTH :: R5F_SET :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_R5F_SET_FMM_BF0_MASK                         0x00001000
#define BCHP_AIO_INTH_R5F_SET_FMM_BF0_SHIFT                        12

/* AIO_INTH :: R5F_SET :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_R5F_SET_FMM_BF1_MASK                         0x00000800
#define BCHP_AIO_INTH_R5F_SET_FMM_BF1_SHIFT                        11

/* AIO_INTH :: R5F_SET :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_R5F_SET_FMM_BF2_MASK                         0x00000400
#define BCHP_AIO_INTH_R5F_SET_FMM_BF2_SHIFT                        10

/* AIO_INTH :: R5F_SET :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_R5F_SET_FMM_DP0_MASK                         0x00000200
#define BCHP_AIO_INTH_R5F_SET_FMM_DP0_SHIFT                        9

/* AIO_INTH :: R5F_SET :: reserved1 [08:08] */
#define BCHP_AIO_INTH_R5F_SET_reserved1_MASK                       0x00000100
#define BCHP_AIO_INTH_R5F_SET_reserved1_SHIFT                      8

/* AIO_INTH :: R5F_SET :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_R5F_SET_FMM_SRC0_MASK                        0x00000080
#define BCHP_AIO_INTH_R5F_SET_FMM_SRC0_SHIFT                       7

/* AIO_INTH :: R5F_SET :: reserved2 [06:05] */
#define BCHP_AIO_INTH_R5F_SET_reserved2_MASK                       0x00000060
#define BCHP_AIO_INTH_R5F_SET_reserved2_SHIFT                      5

/* AIO_INTH :: R5F_SET :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_R5F_SET_FMM_MS_MASK                          0x00000010
#define BCHP_AIO_INTH_R5F_SET_FMM_MS_SHIFT                         4

/* AIO_INTH :: R5F_SET :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_R5F_SET_FMM_OP_MASK                          0x00000008
#define BCHP_AIO_INTH_R5F_SET_FMM_OP_SHIFT                         3

/* AIO_INTH :: R5F_SET :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_R5F_SET_FMM_IOP_MASK                         0x00000004
#define BCHP_AIO_INTH_R5F_SET_FMM_IOP_SHIFT                        2

/* AIO_INTH :: R5F_SET :: reserved3 [01:01] */
#define BCHP_AIO_INTH_R5F_SET_reserved3_MASK                       0x00000002
#define BCHP_AIO_INTH_R5F_SET_reserved3_SHIFT                      1

/* AIO_INTH :: R5F_SET :: DAC0 [00:00] */
#define BCHP_AIO_INTH_R5F_SET_DAC0_MASK                            0x00000001
#define BCHP_AIO_INTH_R5F_SET_DAC0_SHIFT                           0

/***************************************************************************
 *R5F_CLEAR - R5f Interrupt Clear Register
 ***************************************************************************/
/* AIO_INTH :: R5F_CLEAR :: reserved0 [31:13] */
#define BCHP_AIO_INTH_R5F_CLEAR_reserved0_MASK                     0xffffe000
#define BCHP_AIO_INTH_R5F_CLEAR_reserved0_SHIFT                    13

/* AIO_INTH :: R5F_CLEAR :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_BF0_MASK                       0x00001000
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_BF0_SHIFT                      12

/* AIO_INTH :: R5F_CLEAR :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_BF1_MASK                       0x00000800
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_BF1_SHIFT                      11

/* AIO_INTH :: R5F_CLEAR :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_BF2_MASK                       0x00000400
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_BF2_SHIFT                      10

/* AIO_INTH :: R5F_CLEAR :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_DP0_MASK                       0x00000200
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_DP0_SHIFT                      9

/* AIO_INTH :: R5F_CLEAR :: reserved1 [08:08] */
#define BCHP_AIO_INTH_R5F_CLEAR_reserved1_MASK                     0x00000100
#define BCHP_AIO_INTH_R5F_CLEAR_reserved1_SHIFT                    8

/* AIO_INTH :: R5F_CLEAR :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_SRC0_MASK                      0x00000080
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_SRC0_SHIFT                     7

/* AIO_INTH :: R5F_CLEAR :: reserved2 [06:05] */
#define BCHP_AIO_INTH_R5F_CLEAR_reserved2_MASK                     0x00000060
#define BCHP_AIO_INTH_R5F_CLEAR_reserved2_SHIFT                    5

/* AIO_INTH :: R5F_CLEAR :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_MS_MASK                        0x00000010
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_MS_SHIFT                       4

/* AIO_INTH :: R5F_CLEAR :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_OP_MASK                        0x00000008
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_OP_SHIFT                       3

/* AIO_INTH :: R5F_CLEAR :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_IOP_MASK                       0x00000004
#define BCHP_AIO_INTH_R5F_CLEAR_FMM_IOP_SHIFT                      2

/* AIO_INTH :: R5F_CLEAR :: reserved3 [01:01] */
#define BCHP_AIO_INTH_R5F_CLEAR_reserved3_MASK                     0x00000002
#define BCHP_AIO_INTH_R5F_CLEAR_reserved3_SHIFT                    1

/* AIO_INTH :: R5F_CLEAR :: DAC0 [00:00] */
#define BCHP_AIO_INTH_R5F_CLEAR_DAC0_MASK                          0x00000001
#define BCHP_AIO_INTH_R5F_CLEAR_DAC0_SHIFT                         0

/***************************************************************************
 *R5F_MASK_STATUS - R5f Interrupt Mask Status Register
 ***************************************************************************/
/* AIO_INTH :: R5F_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved0_MASK               0xffffe000
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved0_SHIFT              13

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_BF0_MASK                 0x00001000
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_BF0_SHIFT                12

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_BF1_MASK                 0x00000800
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_BF1_SHIFT                11

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_BF2_MASK                 0x00000400
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_BF2_SHIFT                10

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_DP0_MASK                 0x00000200
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_DP0_SHIFT                9

/* AIO_INTH :: R5F_MASK_STATUS :: reserved1 [08:08] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved1_MASK               0x00000100
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved1_SHIFT              8

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_SRC0_MASK                0x00000080
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_SRC0_SHIFT               7

/* AIO_INTH :: R5F_MASK_STATUS :: reserved2 [06:05] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved2_MASK               0x00000060
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved2_SHIFT              5

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_MS_MASK                  0x00000010
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_MS_SHIFT                 4

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_OP_MASK                  0x00000008
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_OP_SHIFT                 3

/* AIO_INTH :: R5F_MASK_STATUS :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_IOP_MASK                 0x00000004
#define BCHP_AIO_INTH_R5F_MASK_STATUS_FMM_IOP_SHIFT                2

/* AIO_INTH :: R5F_MASK_STATUS :: reserved3 [01:01] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved3_MASK               0x00000002
#define BCHP_AIO_INTH_R5F_MASK_STATUS_reserved3_SHIFT              1

/* AIO_INTH :: R5F_MASK_STATUS :: DAC0 [00:00] */
#define BCHP_AIO_INTH_R5F_MASK_STATUS_DAC0_MASK                    0x00000001
#define BCHP_AIO_INTH_R5F_MASK_STATUS_DAC0_SHIFT                   0

/***************************************************************************
 *R5F_MASK_SET - R5f Interrupt Mask Set Register
 ***************************************************************************/
/* AIO_INTH :: R5F_MASK_SET :: reserved0 [31:13] */
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved0_MASK                  0xffffe000
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved0_SHIFT                 13

/* AIO_INTH :: R5F_MASK_SET :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_BF0_MASK                    0x00001000
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_BF0_SHIFT                   12

/* AIO_INTH :: R5F_MASK_SET :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_BF1_MASK                    0x00000800
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_BF1_SHIFT                   11

/* AIO_INTH :: R5F_MASK_SET :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_BF2_MASK                    0x00000400
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_BF2_SHIFT                   10

/* AIO_INTH :: R5F_MASK_SET :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_DP0_MASK                    0x00000200
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_DP0_SHIFT                   9

/* AIO_INTH :: R5F_MASK_SET :: reserved1 [08:08] */
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved1_MASK                  0x00000100
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved1_SHIFT                 8

/* AIO_INTH :: R5F_MASK_SET :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_SRC0_MASK                   0x00000080
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_SRC0_SHIFT                  7

/* AIO_INTH :: R5F_MASK_SET :: reserved2 [06:05] */
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved2_MASK                  0x00000060
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved2_SHIFT                 5

/* AIO_INTH :: R5F_MASK_SET :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_MS_MASK                     0x00000010
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_MS_SHIFT                    4

/* AIO_INTH :: R5F_MASK_SET :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_OP_MASK                     0x00000008
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_OP_SHIFT                    3

/* AIO_INTH :: R5F_MASK_SET :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_IOP_MASK                    0x00000004
#define BCHP_AIO_INTH_R5F_MASK_SET_FMM_IOP_SHIFT                   2

/* AIO_INTH :: R5F_MASK_SET :: reserved3 [01:01] */
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved3_MASK                  0x00000002
#define BCHP_AIO_INTH_R5F_MASK_SET_reserved3_SHIFT                 1

/* AIO_INTH :: R5F_MASK_SET :: DAC0 [00:00] */
#define BCHP_AIO_INTH_R5F_MASK_SET_DAC0_MASK                       0x00000001
#define BCHP_AIO_INTH_R5F_MASK_SET_DAC0_SHIFT                      0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f Interrupt Mask Clear Register
 ***************************************************************************/
/* AIO_INTH :: R5F_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved0_MASK                0xffffe000
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved0_SHIFT               13

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_BF0_MASK                  0x00001000
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_BF0_SHIFT                 12

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_BF1_MASK                  0x00000800
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_BF1_SHIFT                 11

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_BF2_MASK                  0x00000400
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_BF2_SHIFT                 10

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_DP0_MASK                  0x00000200
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_DP0_SHIFT                 9

/* AIO_INTH :: R5F_MASK_CLEAR :: reserved1 [08:08] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved1_MASK                0x00000100
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved1_SHIFT               8

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_SRC0_MASK                 0x00000080
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_SRC0_SHIFT                7

/* AIO_INTH :: R5F_MASK_CLEAR :: reserved2 [06:05] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved2_MASK                0x00000060
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved2_SHIFT               5

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_MS_MASK                   0x00000010
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_MS_SHIFT                  4

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_OP_MASK                   0x00000008
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_OP_SHIFT                  3

/* AIO_INTH :: R5F_MASK_CLEAR :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_IOP_MASK                  0x00000004
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_FMM_IOP_SHIFT                 2

/* AIO_INTH :: R5F_MASK_CLEAR :: reserved3 [01:01] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved3_MASK                0x00000002
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_reserved3_SHIFT               1

/* AIO_INTH :: R5F_MASK_CLEAR :: DAC0 [00:00] */
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_DAC0_MASK                     0x00000001
#define BCHP_AIO_INTH_R5F_MASK_CLEAR_DAC0_SHIFT                    0

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* AIO_INTH :: PCI_STATUS :: reserved0 [31:13] */
#define BCHP_AIO_INTH_PCI_STATUS_reserved0_MASK                    0xffffe000
#define BCHP_AIO_INTH_PCI_STATUS_reserved0_SHIFT                   13

/* AIO_INTH :: PCI_STATUS :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_BF0_MASK                      0x00001000
#define BCHP_AIO_INTH_PCI_STATUS_FMM_BF0_SHIFT                     12

/* AIO_INTH :: PCI_STATUS :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_BF1_MASK                      0x00000800
#define BCHP_AIO_INTH_PCI_STATUS_FMM_BF1_SHIFT                     11

/* AIO_INTH :: PCI_STATUS :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_BF2_MASK                      0x00000400
#define BCHP_AIO_INTH_PCI_STATUS_FMM_BF2_SHIFT                     10

/* AIO_INTH :: PCI_STATUS :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_DP0_MASK                      0x00000200
#define BCHP_AIO_INTH_PCI_STATUS_FMM_DP0_SHIFT                     9

/* AIO_INTH :: PCI_STATUS :: reserved1 [08:08] */
#define BCHP_AIO_INTH_PCI_STATUS_reserved1_MASK                    0x00000100
#define BCHP_AIO_INTH_PCI_STATUS_reserved1_SHIFT                   8

/* AIO_INTH :: PCI_STATUS :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_SRC0_MASK                     0x00000080
#define BCHP_AIO_INTH_PCI_STATUS_FMM_SRC0_SHIFT                    7

/* AIO_INTH :: PCI_STATUS :: reserved2 [06:05] */
#define BCHP_AIO_INTH_PCI_STATUS_reserved2_MASK                    0x00000060
#define BCHP_AIO_INTH_PCI_STATUS_reserved2_SHIFT                   5

/* AIO_INTH :: PCI_STATUS :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_MS_MASK                       0x00000010
#define BCHP_AIO_INTH_PCI_STATUS_FMM_MS_SHIFT                      4

/* AIO_INTH :: PCI_STATUS :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_OP_MASK                       0x00000008
#define BCHP_AIO_INTH_PCI_STATUS_FMM_OP_SHIFT                      3

/* AIO_INTH :: PCI_STATUS :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_PCI_STATUS_FMM_IOP_MASK                      0x00000004
#define BCHP_AIO_INTH_PCI_STATUS_FMM_IOP_SHIFT                     2

/* AIO_INTH :: PCI_STATUS :: reserved3 [01:01] */
#define BCHP_AIO_INTH_PCI_STATUS_reserved3_MASK                    0x00000002
#define BCHP_AIO_INTH_PCI_STATUS_reserved3_SHIFT                   1

/* AIO_INTH :: PCI_STATUS :: DAC0 [00:00] */
#define BCHP_AIO_INTH_PCI_STATUS_DAC0_MASK                         0x00000001
#define BCHP_AIO_INTH_PCI_STATUS_DAC0_SHIFT                        0

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* AIO_INTH :: PCI_SET :: reserved0 [31:13] */
#define BCHP_AIO_INTH_PCI_SET_reserved0_MASK                       0xffffe000
#define BCHP_AIO_INTH_PCI_SET_reserved0_SHIFT                      13

/* AIO_INTH :: PCI_SET :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_PCI_SET_FMM_BF0_MASK                         0x00001000
#define BCHP_AIO_INTH_PCI_SET_FMM_BF0_SHIFT                        12

/* AIO_INTH :: PCI_SET :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_PCI_SET_FMM_BF1_MASK                         0x00000800
#define BCHP_AIO_INTH_PCI_SET_FMM_BF1_SHIFT                        11

/* AIO_INTH :: PCI_SET :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_PCI_SET_FMM_BF2_MASK                         0x00000400
#define BCHP_AIO_INTH_PCI_SET_FMM_BF2_SHIFT                        10

/* AIO_INTH :: PCI_SET :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_PCI_SET_FMM_DP0_MASK                         0x00000200
#define BCHP_AIO_INTH_PCI_SET_FMM_DP0_SHIFT                        9

/* AIO_INTH :: PCI_SET :: reserved1 [08:08] */
#define BCHP_AIO_INTH_PCI_SET_reserved1_MASK                       0x00000100
#define BCHP_AIO_INTH_PCI_SET_reserved1_SHIFT                      8

/* AIO_INTH :: PCI_SET :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_PCI_SET_FMM_SRC0_MASK                        0x00000080
#define BCHP_AIO_INTH_PCI_SET_FMM_SRC0_SHIFT                       7

/* AIO_INTH :: PCI_SET :: reserved2 [06:05] */
#define BCHP_AIO_INTH_PCI_SET_reserved2_MASK                       0x00000060
#define BCHP_AIO_INTH_PCI_SET_reserved2_SHIFT                      5

/* AIO_INTH :: PCI_SET :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_PCI_SET_FMM_MS_MASK                          0x00000010
#define BCHP_AIO_INTH_PCI_SET_FMM_MS_SHIFT                         4

/* AIO_INTH :: PCI_SET :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_PCI_SET_FMM_OP_MASK                          0x00000008
#define BCHP_AIO_INTH_PCI_SET_FMM_OP_SHIFT                         3

/* AIO_INTH :: PCI_SET :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_PCI_SET_FMM_IOP_MASK                         0x00000004
#define BCHP_AIO_INTH_PCI_SET_FMM_IOP_SHIFT                        2

/* AIO_INTH :: PCI_SET :: reserved3 [01:01] */
#define BCHP_AIO_INTH_PCI_SET_reserved3_MASK                       0x00000002
#define BCHP_AIO_INTH_PCI_SET_reserved3_SHIFT                      1

/* AIO_INTH :: PCI_SET :: DAC0 [00:00] */
#define BCHP_AIO_INTH_PCI_SET_DAC0_MASK                            0x00000001
#define BCHP_AIO_INTH_PCI_SET_DAC0_SHIFT                           0

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* AIO_INTH :: PCI_CLEAR :: reserved0 [31:13] */
#define BCHP_AIO_INTH_PCI_CLEAR_reserved0_MASK                     0xffffe000
#define BCHP_AIO_INTH_PCI_CLEAR_reserved0_SHIFT                    13

/* AIO_INTH :: PCI_CLEAR :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_BF0_MASK                       0x00001000
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_BF0_SHIFT                      12

/* AIO_INTH :: PCI_CLEAR :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_BF1_MASK                       0x00000800
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_BF1_SHIFT                      11

/* AIO_INTH :: PCI_CLEAR :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_BF2_MASK                       0x00000400
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_BF2_SHIFT                      10

/* AIO_INTH :: PCI_CLEAR :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_DP0_MASK                       0x00000200
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_DP0_SHIFT                      9

/* AIO_INTH :: PCI_CLEAR :: reserved1 [08:08] */
#define BCHP_AIO_INTH_PCI_CLEAR_reserved1_MASK                     0x00000100
#define BCHP_AIO_INTH_PCI_CLEAR_reserved1_SHIFT                    8

/* AIO_INTH :: PCI_CLEAR :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_SRC0_MASK                      0x00000080
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_SRC0_SHIFT                     7

/* AIO_INTH :: PCI_CLEAR :: reserved2 [06:05] */
#define BCHP_AIO_INTH_PCI_CLEAR_reserved2_MASK                     0x00000060
#define BCHP_AIO_INTH_PCI_CLEAR_reserved2_SHIFT                    5

/* AIO_INTH :: PCI_CLEAR :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_MS_MASK                        0x00000010
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_MS_SHIFT                       4

/* AIO_INTH :: PCI_CLEAR :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_OP_MASK                        0x00000008
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_OP_SHIFT                       3

/* AIO_INTH :: PCI_CLEAR :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_IOP_MASK                       0x00000004
#define BCHP_AIO_INTH_PCI_CLEAR_FMM_IOP_SHIFT                      2

/* AIO_INTH :: PCI_CLEAR :: reserved3 [01:01] */
#define BCHP_AIO_INTH_PCI_CLEAR_reserved3_MASK                     0x00000002
#define BCHP_AIO_INTH_PCI_CLEAR_reserved3_SHIFT                    1

/* AIO_INTH :: PCI_CLEAR :: DAC0 [00:00] */
#define BCHP_AIO_INTH_PCI_CLEAR_DAC0_MASK                          0x00000001
#define BCHP_AIO_INTH_PCI_CLEAR_DAC0_SHIFT                         0

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* AIO_INTH :: PCI_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved0_MASK               0xffffe000
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved0_SHIFT              13

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_BF0_MASK                 0x00001000
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_BF0_SHIFT                12

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_BF1_MASK                 0x00000800
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_BF1_SHIFT                11

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_BF2_MASK                 0x00000400
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_BF2_SHIFT                10

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_DP0_MASK                 0x00000200
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_DP0_SHIFT                9

/* AIO_INTH :: PCI_MASK_STATUS :: reserved1 [08:08] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved1_MASK               0x00000100
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved1_SHIFT              8

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_SRC0_MASK                0x00000080
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_SRC0_SHIFT               7

/* AIO_INTH :: PCI_MASK_STATUS :: reserved2 [06:05] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved2_MASK               0x00000060
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved2_SHIFT              5

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_MS_MASK                  0x00000010
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_MS_SHIFT                 4

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_OP_MASK                  0x00000008
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_OP_SHIFT                 3

/* AIO_INTH :: PCI_MASK_STATUS :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_IOP_MASK                 0x00000004
#define BCHP_AIO_INTH_PCI_MASK_STATUS_FMM_IOP_SHIFT                2

/* AIO_INTH :: PCI_MASK_STATUS :: reserved3 [01:01] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved3_MASK               0x00000002
#define BCHP_AIO_INTH_PCI_MASK_STATUS_reserved3_SHIFT              1

/* AIO_INTH :: PCI_MASK_STATUS :: DAC0 [00:00] */
#define BCHP_AIO_INTH_PCI_MASK_STATUS_DAC0_MASK                    0x00000001
#define BCHP_AIO_INTH_PCI_MASK_STATUS_DAC0_SHIFT                   0

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* AIO_INTH :: PCI_MASK_SET :: reserved0 [31:13] */
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved0_MASK                  0xffffe000
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved0_SHIFT                 13

/* AIO_INTH :: PCI_MASK_SET :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_BF0_MASK                    0x00001000
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_BF0_SHIFT                   12

/* AIO_INTH :: PCI_MASK_SET :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_BF1_MASK                    0x00000800
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_BF1_SHIFT                   11

/* AIO_INTH :: PCI_MASK_SET :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_BF2_MASK                    0x00000400
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_BF2_SHIFT                   10

/* AIO_INTH :: PCI_MASK_SET :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_DP0_MASK                    0x00000200
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_DP0_SHIFT                   9

/* AIO_INTH :: PCI_MASK_SET :: reserved1 [08:08] */
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved1_MASK                  0x00000100
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved1_SHIFT                 8

/* AIO_INTH :: PCI_MASK_SET :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_SRC0_MASK                   0x00000080
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_SRC0_SHIFT                  7

/* AIO_INTH :: PCI_MASK_SET :: reserved2 [06:05] */
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved2_MASK                  0x00000060
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved2_SHIFT                 5

/* AIO_INTH :: PCI_MASK_SET :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_MS_MASK                     0x00000010
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_MS_SHIFT                    4

/* AIO_INTH :: PCI_MASK_SET :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_OP_MASK                     0x00000008
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_OP_SHIFT                    3

/* AIO_INTH :: PCI_MASK_SET :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_IOP_MASK                    0x00000004
#define BCHP_AIO_INTH_PCI_MASK_SET_FMM_IOP_SHIFT                   2

/* AIO_INTH :: PCI_MASK_SET :: reserved3 [01:01] */
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved3_MASK                  0x00000002
#define BCHP_AIO_INTH_PCI_MASK_SET_reserved3_SHIFT                 1

/* AIO_INTH :: PCI_MASK_SET :: DAC0 [00:00] */
#define BCHP_AIO_INTH_PCI_MASK_SET_DAC0_MASK                       0x00000001
#define BCHP_AIO_INTH_PCI_MASK_SET_DAC0_SHIFT                      0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* AIO_INTH :: PCI_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved0_MASK                0xffffe000
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved0_SHIFT               13

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_BF0 [12:12] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_BF0_MASK                  0x00001000
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_BF0_SHIFT                 12

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_BF1 [11:11] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_BF1_MASK                  0x00000800
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_BF1_SHIFT                 11

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_BF2 [10:10] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_BF2_MASK                  0x00000400
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_BF2_SHIFT                 10

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_DP0 [09:09] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_DP0_MASK                  0x00000200
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_DP0_SHIFT                 9

/* AIO_INTH :: PCI_MASK_CLEAR :: reserved1 [08:08] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved1_MASK                0x00000100
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved1_SHIFT               8

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_SRC0 [07:07] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_SRC0_MASK                 0x00000080
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_SRC0_SHIFT                7

/* AIO_INTH :: PCI_MASK_CLEAR :: reserved2 [06:05] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved2_MASK                0x00000060
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved2_SHIFT               5

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_MS [04:04] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_MS_MASK                   0x00000010
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_MS_SHIFT                  4

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_OP [03:03] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_OP_MASK                   0x00000008
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_OP_SHIFT                  3

/* AIO_INTH :: PCI_MASK_CLEAR :: FMM_IOP [02:02] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_IOP_MASK                  0x00000004
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_FMM_IOP_SHIFT                 2

/* AIO_INTH :: PCI_MASK_CLEAR :: reserved3 [01:01] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved3_MASK                0x00000002
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_reserved3_SHIFT               1

/* AIO_INTH :: PCI_MASK_CLEAR :: DAC0 [00:00] */
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_DAC0_MASK                     0x00000001
#define BCHP_AIO_INTH_PCI_MASK_CLEAR_DAC0_SHIFT                    0

#endif /* #ifndef BCHP_AIO_INTH_H__ */

/* End of File */
