# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_43_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl {C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl/q_6_43.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:21 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl" C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl/q_6_43.v 
# -- Compiling module q_6_43
# -- Compiling module two_by_one_mux
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_43
# End time: 23:23:21 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl/q_6_43_tb.v
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:29 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl/q_6_43_tb.v 
# -- Compiling module q_6_43_tb
# 
# Top level modules:
# 	q_6_43_tb
# End time: 23:23:29 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_43_tb
# vsim work.q_6_43_tb 
# Start time: 23:23:43 on Nov 12,2019
# Loading work.q_6_43_tb
# Loading work.q_6_43
# Loading work.two_by_one_mux
# Loading work.d_ff
add wave -position insertpoint  \
sim:/q_6_43_tb/rstb \
sim:/q_6_43_tb/clk \
sim:/q_6_43_tb/mode \
sim:/q_6_43_tb/I \
sim:/q_6_43_tb/SR_A \
sim:/q_6_43_tb/SR_B \
sim:/q_6_43_tb/SO_A \
sim:/q_6_43_tb/SO_B
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl/q_6_43_tb.v(22)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_43_tb
# 1
# Break in Module q_6_43_tb at C:/Users/home/Downloads/digital_design/q_6_43_shift_reg_w_ctrl/q_6_43_tb.v line 22
# End time: 23:26:44 on Nov 12,2019, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
