verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/shift16_7.v"
verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/compare16_5.v"
verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/boolean16_6.v"
verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/adder16_4.v"
verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/tester_3.v"
verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/alu16_2.v"
verilog work "C:/Users/eugen/Desktop/Comp Struct/Mojo/ALU16b/work/planAhead/ALU16b/ALU16b.srcs/sources_1/imports/verilog/mojo_top_0.v"
