{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556706076687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556706076688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 11:21:16 2019 " "Processing started: Wed May 01 11:21:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556706076688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706076688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706076688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556706077488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556706077488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "C:/FPGA/FPGA_MiniProject/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087303 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087303 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087303 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(48) " "Verilog HDL Declaration information at FPGA_MiniProject.v(48): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556706087312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "slClock slclock FPGA_MiniProject.v(59) " "Verilog HDL Declaration information at FPGA_MiniProject.v(59): object \"slClock\" differs only in case from object \"slclock\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556706087313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087318 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sample_IP.v(45) " "Verilog HDL information at Sample_IP.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556706087322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ada_generated.v 1 1 " "Found 1 design units, including 1 entities, in source file ada_generated.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCV2_adc_mega_0 " "Found entity 1: ADCV2_adc_mega_0" {  } { { "ADA_Generated.v" "" { Text "C:/FPGA/FPGA_MiniProject/ADA_Generated.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_ip.v 3 3 " "Found 3 design units, including 3 entities, in source file sevenseg_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087333 ""} { "Info" "ISGN_ENTITY_NAME" "2 numbersplit " "Found entity 2: numbersplit" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087333 ""} { "Info" "ISGN_ENTITY_NAME" "3 generateSevenSegOutput " "Found entity 3: generateSevenSegOutput" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controls_IP.v(179) " "Verilog HDL information at Controls_IP.v(179): always construct contains both blocking and non-blocking assignments" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556706087338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockcounter " "Found entity 1: clockcounter" {  } { { "Counter_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Counter_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706087345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706087345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556706087428 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADDAClock FPGA_MiniProject.v(38) " "Output port \"ADDAClock\" at FPGA_MiniProject.v(38) has no driver" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556706087432 "|FPGA_MiniProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_gen sine_wave_gen:testWave " "Elaborating entity \"sine_wave_gen\" for hierarchy \"sine_wave_gen:testWave\"" {  } { { "FPGA_MiniProject.v" "testWave" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(32) " "Verilog HDL assignment warning at sineGen.v(32): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(33) " "Verilog HDL assignment warning at sineGen.v(33): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(34) " "Verilog HDL assignment warning at sineGen.v(34): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(35) " "Verilog HDL assignment warning at sineGen.v(35): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(36) " "Verilog HDL assignment warning at sineGen.v(36): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(37) " "Verilog HDL assignment warning at sineGen.v(37): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(38) " "Verilog HDL assignment warning at sineGen.v(38): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(39) " "Verilog HDL assignment warning at sineGen.v(39): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(40) " "Verilog HDL assignment warning at sineGen.v(40): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(41) " "Verilog HDL assignment warning at sineGen.v(41): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(42) " "Verilog HDL assignment warning at sineGen.v(42): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(43) " "Verilog HDL assignment warning at sineGen.v(43): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(44) " "Verilog HDL assignment warning at sineGen.v(44): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(45) " "Verilog HDL assignment warning at sineGen.v(45): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(51) " "Verilog HDL assignment warning at sineGen.v(51): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 sineGen.v(9) " "Net \"sine.data_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 sineGen.v(9) " "Net \"sine.waddr_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556706087454 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 sineGen.v(9) " "Net \"sine.we_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556706087455 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_IP_Top VGA_IP_Top:VGA " "Elaborating entity \"VGA_IP_Top\" for hierarchy \"VGA_IP_Top:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync VGA_IP_Top:VGA\|hsync:hs " "Elaborating entity \"hsync\" for hierarchy \"VGA_IP_Top:VGA\|hsync:hs\"" {  } { { "VGA_IP_Top.v" "hs" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP_Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(53) " "Verilog HDL assignment warning at VGA_IP.v(53): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087461 "|FPGA_MiniProject|VGA_IP_Top:VGA|hsync:hs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync VGA_IP_Top:VGA\|vsync:vs " "Elaborating entity \"vsync\" for hierarchy \"VGA_IP_Top:VGA\|vsync:vs\"" {  } { { "VGA_IP_Top.v" "vs" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP_Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(13) " "Verilog HDL assignment warning at VGA_IP.v(13): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087465 "|FPGA_MiniProject|VGA_IP_Top:VGA|vsync:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridandwave VGA_IP_Top:VGA\|gridandwave:gaw " "Elaborating entity \"gridandwave\" for hierarchy \"VGA_IP_Top:VGA\|gridandwave:gaw\"" {  } { { "VGA_IP_Top.v" "gaw" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP_Top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(146) " "Verilog HDL assignment warning at VGA_IP.v(146): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087469 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(147) " "Verilog HDL assignment warning at VGA_IP.v(147): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087469 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(157) " "Verilog HDL assignment warning at VGA_IP.v(157): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087469 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(290) " "Verilog HDL assignment warning at VGA_IP.v(290): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087469 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(293) " "Verilog HDL assignment warning at VGA_IP.v(293): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087469 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(294) " "Verilog HDL assignment warning at VGA_IP.v(294): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087469 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(295) " "Verilog HDL assignment warning at VGA_IP.v(295): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087469 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sample Sample:sample " "Elaborating entity \"Sample\" for hierarchy \"Sample:sample\"" {  } { { "FPGA_MiniProject.v" "sample" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "triggerHighPoint Sample_IP.v(16) " "Verilog HDL or VHDL warning at Sample_IP.v(16): object \"triggerHighPoint\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputcounter Sample_IP.v(19) " "Verilog HDL or VHDL warning at Sample_IP.v(19): object \"outputcounter\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg1 Sample_IP.v(21) " "Verilog HDL or VHDL warning at Sample_IP.v(21): object \"randomreg1\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg2 Sample_IP.v(22) " "Verilog HDL or VHDL warning at Sample_IP.v(22): object \"randomreg2\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(56) " "Verilog HDL assignment warning at Sample_IP.v(56): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(57) " "Verilog HDL assignment warning at Sample_IP.v(57): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(61) " "Verilog HDL assignment warning at Sample_IP.v(61): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(62) " "Verilog HDL assignment warning at Sample_IP.v(62): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087472 "|FPGA_MiniProject|Sample:sample"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevSeg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevSeg\"" {  } { { "FPGA_MiniProject.v" "sevSeg" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbersplit sevenseg:sevSeg\|numbersplit:NS " "Elaborating entity \"numbersplit\" for hierarchy \"sevenseg:sevSeg\|numbersplit:NS\"" {  } { { "SevenSeg_IP.v" "NS" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSeg_IP.v(99) " "Verilog HDL assignment warning at SevenSeg_IP.v(99): truncated value with size 32 to match size of target (4)" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087479 "|FPGA_MiniProject|sevenseg:sevSeg|numbersplit:NS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SevenSeg_IP.v(110) " "Verilog HDL assignment warning at SevenSeg_IP.v(110): truncated value with size 32 to match size of target (14)" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087480 "|FPGA_MiniProject|sevenseg:sevSeg|numbersplit:NS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSeg_IP.v(111) " "Verilog HDL assignment warning at SevenSeg_IP.v(111): truncated value with size 32 to match size of target (4)" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087480 "|FPGA_MiniProject|sevenseg:sevSeg|numbersplit:NS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSeg_IP.v(113) " "Verilog HDL assignment warning at SevenSeg_IP.v(113): truncated value with size 32 to match size of target (4)" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087480 "|FPGA_MiniProject|sevenseg:sevSeg|numbersplit:NS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSeg_IP.v(115) " "Verilog HDL assignment warning at SevenSeg_IP.v(115): truncated value with size 32 to match size of target (4)" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087480 "|FPGA_MiniProject|sevenseg:sevSeg|numbersplit:NS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSeg_IP.v(117) " "Verilog HDL assignment warning at SevenSeg_IP.v(117): truncated value with size 32 to match size of target (4)" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087480 "|FPGA_MiniProject|sevenseg:sevSeg|numbersplit:NS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generateSevenSegOutput sevenseg:sevSeg\|generateSevenSegOutput:segoutput0 " "Elaborating entity \"generateSevenSegOutput\" for hierarchy \"sevenseg:sevSeg\|generateSevenSegOutput:segoutput0\"" {  } { { "SevenSeg_IP.v" "segoutput0" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockcounter clockcounter:slclock " "Elaborating entity \"clockcounter\" for hierarchy \"clockcounter:slclock\"" {  } { { "FPGA_MiniProject.v" "slclock" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Counter_IP.v(11) " "Verilog HDL assignment warning at Counter_IP.v(11): truncated value with size 32 to match size of target (26)" {  } { { "Counter_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Counter_IP.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087510 "|FPGA_MiniProject|clockcounter:slclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls controls:Ctrl " "Elaborating entity \"controls\" for hierarchy \"controls:Ctrl\"" {  } { { "FPGA_MiniProject.v" "Ctrl" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(40) " "Verilog HDL assignment warning at Controls_IP.v(40): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(41) " "Verilog HDL assignment warning at Controls_IP.v(41): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(42) " "Verilog HDL assignment warning at Controls_IP.v(42): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(43) " "Verilog HDL assignment warning at Controls_IP.v(43): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(89) " "Verilog HDL assignment warning at Controls_IP.v(89): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(93) " "Verilog HDL assignment warning at Controls_IP.v(93): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(97) " "Verilog HDL assignment warning at Controls_IP.v(97): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(101) " "Verilog HDL assignment warning at Controls_IP.v(101): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(106) " "Verilog HDL assignment warning at Controls_IP.v(106): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(110) " "Verilog HDL assignment warning at Controls_IP.v(110): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(114) " "Verilog HDL assignment warning at Controls_IP.v(114): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(118) " "Verilog HDL assignment warning at Controls_IP.v(118): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(123) " "Verilog HDL assignment warning at Controls_IP.v(123): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(124) " "Verilog HDL assignment warning at Controls_IP.v(124): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(125) " "Verilog HDL assignment warning at Controls_IP.v(125): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(129) " "Verilog HDL assignment warning at Controls_IP.v(129): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(130) " "Verilog HDL assignment warning at Controls_IP.v(130): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(131) " "Verilog HDL assignment warning at Controls_IP.v(131): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087514 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(136) " "Verilog HDL assignment warning at Controls_IP.v(136): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(137) " "Verilog HDL assignment warning at Controls_IP.v(137): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(138) " "Verilog HDL assignment warning at Controls_IP.v(138): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(142) " "Verilog HDL assignment warning at Controls_IP.v(142): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(143) " "Verilog HDL assignment warning at Controls_IP.v(143): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(144) " "Verilog HDL assignment warning at Controls_IP.v(144): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(160) " "Verilog HDL assignment warning at Controls_IP.v(160): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(164) " "Verilog HDL assignment warning at Controls_IP.v(164): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(169) " "Verilog HDL assignment warning at Controls_IP.v(169): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(173) " "Verilog HDL assignment warning at Controls_IP.v(173): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(186) " "Verilog HDL assignment warning at Controls_IP.v(186): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(191) " "Verilog HDL assignment warning at Controls_IP.v(191): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(196) " "Verilog HDL assignment warning at Controls_IP.v(196): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(201) " "Verilog HDL assignment warning at Controls_IP.v(201): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(239) " "Verilog HDL assignment warning at Controls_IP.v(239): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(244) " "Verilog HDL assignment warning at Controls_IP.v(244): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(249) " "Verilog HDL assignment warning at Controls_IP.v(249): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(254) " "Verilog HDL assignment warning at Controls_IP.v(254): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Controls_IP.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556706087515 "|FPGA_MiniProject|controls:Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCV2_adc_mega_0 ADCV2_adc_mega_0:adc_mega_0 " "Elaborating entity \"ADCV2_adc_mega_0\" for hierarchy \"ADCV2_adc_mega_0:adc_mega_0\"" {  } { { "FPGA_MiniProject.v" "adc_mega_0" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc ADCV2_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"ADCV2_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "ADA_Generated.v" "ADC_CTRL" { Text "C:/FPGA/FPGA_MiniProject/ADA_Generated.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706087520 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 75 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556706087876 "|FPGA_MiniProject|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556706087876 "|FPGA_MiniProject|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1556706087876 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Sample:sample2\|sampleData_rtl_0 " "Inferred dual-clock RAM node \"Sample:sample2\|sampleData_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1556706088075 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Sample:sample\|sampleData_rtl_0 " "Inferred dual-clock RAM node \"Sample:sample\|sampleData_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1556706088076 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sine_wave_gen:testWave\|sine " "RAM logic \"sine_wave_gen:testWave\|sine\" is uninferred due to inappropriate RAM size" {  } { { "sineGen.v" "sine" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556706088076 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556706088076 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/FPGA/FPGA_MiniProject/db/FPGA_MiniProject.ram0_sine_wave_gen_630b7358.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/FPGA/FPGA_MiniProject/db/FPGA_MiniProject.ram0_sine_wave_gen_630b7358.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1556706088078 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sample:sample2\|sampleData_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sample:sample2\|sampleData_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 801 " "Parameter NUMWORDS_A set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 801 " "Parameter NUMWORDS_B set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sample:sample\|sampleData_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sample:sample\|sampleData_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 801 " "Parameter NUMWORDS_A set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 801 " "Parameter NUMWORDS_B set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556706088414 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556706088414 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556706088414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sample:sample2\|altsyncram:sampleData_rtl_0 " "Elaborated megafunction instantiation \"Sample:sample2\|altsyncram:sampleData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706088525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sample:sample2\|altsyncram:sampleData_rtl_0 " "Instantiated megafunction \"Sample:sample2\|altsyncram:sampleData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 801 " "Parameter \"NUMWORDS_A\" = \"801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 801 " "Parameter \"NUMWORDS_B\" = \"801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556706088525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556706088525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0cj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0cj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0cj1 " "Found entity 1: altsyncram_0cj1" {  } { { "db/altsyncram_0cj1.tdf" "" { Text "C:/FPGA/FPGA_MiniProject/db/altsyncram_0cj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556706088585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706088585 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556706088796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADDAClock GND " "Pin \"ADDAClock\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556706089140 "|FPGA_MiniProject|ADDAClock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556706089140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556706089271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556706089859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file C:/FPGA/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706089924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556706090101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556706090101 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch6 " "No output dependent on input pin \"switch6\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|switch6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch7 " "No output dependent on input pin \"switch7\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|switch7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[0\] " "No output dependent on input pin \"ADCin\[0\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[1\] " "No output dependent on input pin \"ADCin\[1\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[2\] " "No output dependent on input pin \"ADCin\[2\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[3\] " "No output dependent on input pin \"ADCin\[3\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[4\] " "No output dependent on input pin \"ADCin\[4\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[5\] " "No output dependent on input pin \"ADCin\[5\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[6\] " "No output dependent on input pin \"ADCin\[6\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[7\] " "No output dependent on input pin \"ADCin\[7\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[8\] " "No output dependent on input pin \"ADCin\[8\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[9\] " "No output dependent on input pin \"ADCin\[9\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[10\] " "No output dependent on input pin \"ADCin\[10\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[11\] " "No output dependent on input pin \"ADCin\[11\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[12\] " "No output dependent on input pin \"ADCin\[12\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[13\] " "No output dependent on input pin \"ADCin\[13\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|ADCin[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutOfRange " "No output dependent on input pin \"OutOfRange\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556706090232 "|FPGA_MiniProject|OutOfRange"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556706090232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "942 " "Implemented 942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556706090236 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556706090236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "827 " "Implemented 827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556706090236 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556706090236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556706090236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556706090279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 11:21:30 2019 " "Processing ended: Wed May 01 11:21:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556706090279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556706090279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556706090279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706090279 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 108 s " "Quartus Prime Flow was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556706090950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556706091927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556706091928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 11:21:31 2019 " "Processing started: Wed May 01 11:21:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556706091928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556706091928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556706091928 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1556706092252 ""}
{ "Info" "0" "" "Project  = FPGA_MiniProject" {  } {  } 0 0 "Project  = FPGA_MiniProject" 0 0 "Fitter" 0 0 1556706092253 ""}
{ "Info" "0" "" "Revision = FPGA_MiniProject" {  } {  } 0 0 "Revision = FPGA_MiniProject" 0 0 "Fitter" 0 0 1556706092253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556706092428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556706092428 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGA_MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556706092488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556706092563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556706092564 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556706093026 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556706093332 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556706093348 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556706106326 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 185 global CLKCTRL_G6 " "clock~inputCLKENA0 with 185 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556706106502 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556706106502 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556706106503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556706106514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556706106516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556706106519 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556706106523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556706106523 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556706106524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_MiniProject.sdc " "Synopsys Design Constraints File file not found: 'FPGA_MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556706107634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556706107635 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556706107653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556706107654 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556706107655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556706107794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Block RAM " "Packed 12 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556706107796 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556706107796 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556706107896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556706113808 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556706114331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556706117643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556706122211 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556706124641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556706124641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556706126510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/FPGA/FPGA_MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556706135208 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556706135208 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1556706167478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556706181898 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556706181898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:51 " "Fitter routing operations ending: elapsed time is 00:00:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556706181904 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.88 " "Total time spent on timing analysis during the Fitter is 5.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556706185019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556706185069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556706186125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556706186125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556706187015 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556706192162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/FPGA_MiniProject/output_files/FPGA_MiniProject.fit.smsg " "Generated suppressed messages file C:/FPGA/FPGA_MiniProject/output_files/FPGA_MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556706192657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2611 " "Peak virtual memory: 2611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556706193496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 11:23:13 2019 " "Processing ended: Wed May 01 11:23:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556706193496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556706193496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556706193496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556706193496 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 111 s " "Quartus Prime Flow was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556706194360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556706195016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556706195017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 11:23:14 2019 " "Processing started: Wed May 01 11:23:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556706195017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556706195017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556706195017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556706196214 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556706202037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556706202503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 11:23:22 2019 " "Processing ended: Wed May 01 11:23:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556706202503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556706202503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556706202503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556706202503 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 112 s " "Quartus Prime Flow was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556706203197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556706204097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556706204097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 11:23:23 2019 " "Processing started: Wed May 01 11:23:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556706204097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706204097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_sta FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706204098 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1556706204419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706205439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706205439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706205512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706205512 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_MiniProject.sdc " "Synopsys Design Constraints File file not found: 'FPGA_MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706206196 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706206197 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockcounter:slclock\|counter\[2\] clockcounter:slclock\|counter\[2\] " "create_clock -period 1.000 -name clockcounter:slclock\|counter\[2\] clockcounter:slclock\|counter\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556706206201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556706206201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|newline VGA_IP_Top:VGA\|hsync:hs\|newline " "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|newline VGA_IP_Top:VGA\|hsync:hs\|newline" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556706206201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|blank VGA_IP_Top:VGA\|hsync:hs\|blank " "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|blank VGA_IP_Top:VGA\|hsync:hs\|blank" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556706206201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockcounter:slclock\|counter\[19\] clockcounter:slclock\|counter\[19\] " "create_clock -period 1.000 -name clockcounter:slclock\|counter\[19\] clockcounter:slclock\|counter\[19\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556706206201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockcounter:slclock\|counter\[6\] clockcounter:slclock\|counter\[6\] " "create_clock -period 1.000 -name clockcounter:slclock\|counter\[6\] clockcounter:slclock\|counter\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556706206201 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706206201 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706206210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207058 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556706207059 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556706207073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556706207280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.087 " "Worst-case setup slack is -6.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.087            -617.319 clock  " "   -6.087            -617.319 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.000           -1021.665 clockcounter:slclock\|counter\[2\]  " "   -6.000           -1021.665 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.760            -900.459 clockcounter:slclock\|counter\[19\]  " "   -5.760            -900.459 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.299            -829.118 clockcounter:slclock\|counter\[6\]  " "   -5.299            -829.118 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060             -46.701 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -2.060             -46.701 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701             -28.348 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -1.701             -28.348 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.277 " "Worst-case hold slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277             -31.481 clockcounter:slclock\|counter\[19\]  " "   -2.277             -31.481 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107             -66.981 clockcounter:slclock\|counter\[6\]  " "   -2.107             -66.981 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -42.084 clockcounter:slclock\|counter\[2\]  " "   -1.926             -42.084 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -3.568 clock  " "   -0.752              -3.568 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.290               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.443               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -417.385 clockcounter:slclock\|counter\[19\]  " "   -2.174            -417.385 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -406.683 clockcounter:slclock\|counter\[2\]  " "   -2.174            -406.683 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -392.188 clockcounter:slclock\|counter\[6\]  " "   -2.174            -392.188 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -278.118 clock  " "   -2.174            -278.118 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.744 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.394             -12.744 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.180 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.394             -11.180 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706207348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207348 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556706207370 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207370 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556706207388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706207434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706209347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556706210375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.166 " "Worst-case setup slack is -6.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.166            -595.498 clock  " "   -6.166            -595.498 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.874            -964.683 clockcounter:slclock\|counter\[2\]  " "   -5.874            -964.683 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.723            -868.859 clockcounter:slclock\|counter\[19\]  " "   -5.723            -868.859 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.285            -800.661 clockcounter:slclock\|counter\[6\]  " "   -5.285            -800.661 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021             -45.322 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -2.021             -45.322 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792             -29.205 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -1.792             -29.205 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.378 " "Worst-case hold slack is -2.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378             -33.458 clockcounter:slclock\|counter\[19\]  " "   -2.378             -33.458 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.208             -69.073 clockcounter:slclock\|counter\[6\]  " "   -2.208             -69.073 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123             -48.384 clockcounter:slclock\|counter\[2\]  " "   -2.123             -48.384 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021              -5.455 clock  " "   -1.021              -5.455 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.289               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.453               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -413.518 clockcounter:slclock\|counter\[19\]  " "   -2.174            -413.518 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -403.993 clockcounter:slclock\|counter\[2\]  " "   -2.174            -403.993 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -388.288 clockcounter:slclock\|counter\[6\]  " "   -2.174            -388.288 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -283.970 clock  " "   -2.174            -283.970 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.657 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.394             -12.657 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.780 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.394             -10.780 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706210455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210455 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556706210475 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210475 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556706210481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706210665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706212430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556706213422 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.779 " "Worst-case setup slack is -3.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.779            -599.285 clockcounter:slclock\|counter\[2\]  " "   -3.779            -599.285 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.590            -321.360 clock  " "   -3.590            -321.360 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.525            -524.136 clockcounter:slclock\|counter\[19\]  " "   -3.525            -524.136 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.253            -487.437 clockcounter:slclock\|counter\[6\]  " "   -3.253            -487.437 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166             -20.417 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -1.166             -20.417 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.613             -10.907 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.613             -10.907 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.457 " "Worst-case hold slack is -1.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457             -31.853 clockcounter:slclock\|counter\[19\]  " "   -1.457             -31.853 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.206             -55.690 clockcounter:slclock\|counter\[6\]  " "   -1.206             -55.690 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131             -33.321 clockcounter:slclock\|counter\[2\]  " "   -1.131             -33.321 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645              -2.522 clock  " "   -0.645              -2.522 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.097               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.167               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -315.327 clockcounter:slclock\|counter\[6\]  " "   -2.174            -315.327 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -312.941 clockcounter:slclock\|counter\[19\]  " "   -2.174            -312.941 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -299.679 clockcounter:slclock\|counter\[2\]  " "   -2.174            -299.679 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -202.402 clock  " "   -2.174            -202.402 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.009              -0.009 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.054               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706213466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556706213487 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706213487 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556706213493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556706214591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.266 " "Worst-case setup slack is -3.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.266            -508.444 clockcounter:slclock\|counter\[2\]  " "   -3.266            -508.444 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.087            -448.914 clockcounter:slclock\|counter\[19\]  " "   -3.087            -448.914 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068            -272.324 clock  " "   -3.068            -272.324 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.830            -416.010 clockcounter:slclock\|counter\[6\]  " "   -2.830            -416.010 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975             -17.592 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.975             -17.592 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -9.308 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.574              -9.308 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.424 " "Worst-case hold slack is -1.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424             -31.802 clockcounter:slclock\|counter\[19\]  " "   -1.424             -31.802 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164             -55.132 clockcounter:slclock\|counter\[6\]  " "   -1.164             -55.132 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.162             -34.406 clockcounter:slclock\|counter\[2\]  " "   -1.162             -34.406 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753              -3.999 clock  " "   -0.753              -3.999 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.083               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.151               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -307.049 clockcounter:slclock\|counter\[19\]  " "   -2.174            -307.049 clockcounter:slclock\|counter\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -306.861 clockcounter:slclock\|counter\[6\]  " "   -2.174            -306.861 clockcounter:slclock\|counter\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -297.084 clockcounter:slclock\|counter\[2\]  " "   -2.174            -297.084 clockcounter:slclock\|counter\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -202.145 clock  " "   -2.174            -202.145 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.035               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.084               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556706214635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214635 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556706214655 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706214655 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706216596 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706216599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1042 " "Peak virtual memory: 1042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556706216734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 11:23:36 2019 " "Processing ended: Wed May 01 11:23:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556706216734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556706216734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556706216734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706216734 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 118 s " "Quartus Prime Flow was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556706217551 ""}
