/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 */

#ifndef _HDMI_REG_SNPS_H_
#define _HDMI_REG_SNPS_H_

#define	HDMI_PHY_RESET_CONTROL_0	0x014
#define HDMI_PHY_MISC_CONTROL_0		0x018
#define HDMI_PHY_MISC_CONTROL_1		0x01c
#define HDMI_PHY_MISC_CONTROL_2		0x020
#define HDMI_PHY_MISC_CONTROL_3		0x024
#define	HDMI_PHY_SRAM_CONTROL_0		0x028
#define	HDMI_PHY_SRAM_CONTROL_1		0x02c
#define	HDMI_PHY_CR_ACCESS_CMD		0x038
#define	HDMI_PHY_CR_ADDRESS_LSB		0x040
#define	HDMI_PHY_CR_ADDRESS_MSB		0x044
#define	HDMI_PHY_CR_WRDATA_LSB		0x048
#define	HDMI_PHY_CR_WRDATA_MSB		0x04c

#define HDMI_PHY_REXT_CONTROL_2		0x060
#define HDMI_PHY_REFCLK_CONTROL_0	0x06c

/* MPLLA */
#define HDMI_PHY_MPLLA_CONTROL_0	0x078
#define HDMI_PHY_MPLLA_CONTROL_1	0x07c
#define HDMI_PHY_MPLLA_CONTROL_2	0x080
#define HDMI_PHY_MPLLA_CONTROL_3	0x084
#define HDMI_PHY_MPLLA_CONTROL_4	0x088
#define HDMI_PHY_MPLLA_CONTROL_5	0x08c
#define HDMI_PHY_MPLLA_CONTROL_6	0x090
#define HDMI_PHY_MPLLA_CONTROL_7	0x094
#define HDMI_PHY_MPLLA_CONTROL_8	0x098
#define HDMI_PHY_MPLLA_CONTROL_9	0x09c
#define HDMI_PHY_MPLLA_CONTROL_10	0x0a0
#define HDMI_PHY_MPLLA_CONTROL_11	0x0a4
#define HDMI_PHY_MPLLA_CONTROL_12	0x0a8
#define HDMI_PHY_MPLLA_CONTROL_13	0x0ac
#define HDMI_PHY_MPLLA_CONTROL_14	0x0b0
#define HDMI_PHY_MPLLA_CONTROL_15	0x0b4
#define HDMI_PHY_MPLLA_CONTROL_16	0x0b8
#define HDMI_PHY_MPLLA_CONTROL_17	0x0bc
#define HDMI_PHY_MPLLA_CONTROL_18	0x0c0
#define HDMI_PHY_MPLLA_CONTROL_19	0x0c4
#define HDMI_PHY_MPLLA_CONTROL_20	0x0c8
#define HDMI_PHY_MPLLA_CONTROL_21	0x0cc
#define HDMI_PHY_MPLLA_CONTROL_22	0x0d0
#define HDMI_PHY_MPLLA_CONTROL_23	0x0d4
#define HDMI_PHY_MPLLA_CONTROL_24	0x0d8

/* MPLLB */
#define HDMI_PHY_MPLLB_CONTROL_0	0x0dc

#define HDMI_PHY_TX_COMMON_CONTROL_0	0x140
#define HDMI_PHY_TX_COMMON_CONTROL_1	0x144
#define HDMI_PHY_TXn_CONTROL_0		0x148
#define HDMI_PHY_TXn_CONTROL_1		0x14c
#define HDMI_PHY_TXn_CONTROL_2		0x150
#define HDMI_PHY_TXn_CONTROL_3		0x154
#define HDMI_PHY_TXn_CONTROL_4		0x158
#define HDMI_PHY_TXn_CONTROL_5		0x15c
#define HDMI_PHY_TXn_CONTROL_6		0x160
#define HDMI_PHY_TXn_CONTROL_7		0x164
#define HDMI_PHY_TXn_CONTROL_8		0x168
#define HDMI_PHY_TXn_CONTROL_9		0x16c
#define HDMI_PHY_TXn_CONTROL_10		0x170
#define HDMI_PHY_TXn_CONTROL_11		0x174
#define HDMI_PHY_TXn_CONTROL_12		0x178

#define HDMI_PHY_QCSRAM_CONFIG_0	0x218
#define HDMI_PHY_QCSRAM_CONFIG_1	0x21c
#define HDMI_PHY_QCSRAM_CONFIG_2	0x220
#define HDMI_PHY_QCSRAM_CONFIG_3	0x224
#define HDMI_PHY_CLOCK_PATTERN_CONFIG_0	0x228

#define	HDMI_PHY_RX1_CONFIG_15          0x270
#define	HDMI_PHY_RX2_CONFIG_15		0x2B4
#endif
