# 5bit-CLA-Adder-VLSI
Design and implementation of a 5-bit Carry Look Ahead (CLA) Adder as part of the VLSI Design course project, including schematic, layout, post-layout simulation, Verilog HDL, and FPGA validation.
