<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"
      xmlns:svg="http://www.w3.org/2000/svg"
      xmlns:xlink="http://www.w3.org/1999/xlink">
  <head>
    <title>MaxCompiler Timing Report - Manager Component Information</title>
    <style type="text/css" title="currentStyle"> 
         @import "page.css";
    </style> 
  </head>
  <body>
    <h1>Detailed Path Report: MaxelerOS - CPU IO</h1>
    <h2 id="12">Cost Table 12</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.266</td>
          <td style="text-align: center;">4.0</td>
          <td style="text-align: center;">3.156</td>
          <td style="text-align: center;">0.288</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;" nowrap="true">-0.897</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[26]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>128</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.041</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|rxstdata[26]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X156_Y46_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.156</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[26]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X156_Y46_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.247</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[26]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.072</td>
          <td style="text-align: center;">4.0</td>
          <td style="text-align: center;">3.004</td>
          <td style="text-align: center;">0.342</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;" nowrap="true">-0.854</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[73]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>128</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.070</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|rxstdata[73]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y49_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.004</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[73]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y49_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.272</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[73]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.065</td>
          <td style="text-align: center;">4.0</td>
          <td style="text-align: center;">3.03</td>
          <td style="text-align: center;">0.353</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;" nowrap="true">-0.81</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[67]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>128</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.081</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|rxstdata[67]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X162_Y45_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.030</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[67]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X162_Y45_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.272</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[67]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">4.0</td>
          <td style="text-align: center;">3.171</td>
          <td style="text-align: center;">0.212</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;" nowrap="true">-0.796</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[30]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>128</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD0</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>HSSIGEN3PCIEHIP_X0_Y12_N79</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|rxstdata[30]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X156_Y45_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.171</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[30]~feeder|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X156_Y45_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[30]~feeder|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X156_Y45_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[30]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X156_Y45_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i|rx_st_data_reg[30]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>

  </body>
</html>
