Warning (10268): Verilog HDL information at FinalProject.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 20
