#! /home/free/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-372-g9a0ce046c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/free/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556a2e4f0 .scope module, "femtoPLL" "femtoPLL" 2 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /OUTPUT 1 "clk";
P_0x5555569a1210 .param/l "freq" 0 2 9, +C4<00000000000000000000000000101000>;
v0x555556a4dd40_0 .net "clk", 0 0, L_0x555556a2fde0;  1 drivers
o0x7f1ca0018168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a4de00_0 .net "pclk", 0 0, o0x7f1ca0018168;  0 drivers
S_0x555556a04ec0 .scope generate, "genblk1" "genblk1" 2 23, 2 23 0, S_0x555556a2e4f0;
 .timescale -9 -12;
S_0x555556a0ead0 .scope module, "pll" "SB_PLL40_CORE" 2 14, 3 15 0, S_0x555556a2e4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 1 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /INPUT 1 "SDI";
    .port_info 10 /INPUT 1 "SCLK";
    .port_info 11 /INPUT 1 "SHIFTREG_O";
P_0x555556a0f6c0 .param/l "DIVF" 0 3 32, C4<0000000>;
P_0x555556a0f700 .param/l "DIVQ" 0 3 33, C4<000>;
P_0x555556a0f740 .param/l "DIVR" 0 3 31, C4<0000>;
P_0x555556a0f780 .param/str "FEEDBACK_PATH" 0 3 29, "SIMPLE";
P_0x555556a0f7c0 .param/l "FILTER_RANGE" 0 3 34, C4<000>;
P_0x555556a0f800 .param/str "PLLOUT_SELECT" 0 3 30, "GENCLK";
L_0x555556a2fde0 .functor BUFZ 1, o0x7f1ca0018168, C4<0>, C4<0>, C4<0>;
L_0x555556a3aa20 .functor BUFZ 1, o0x7f1ca0018168, C4<0>, C4<0>, C4<0>;
L_0x7f1c9ffcf060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555569e4d30_0 .net "BYPASS", 0 0, L_0x7f1c9ffcf060;  1 drivers
o0x7f1ca0018048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d8800_0 .net "DYNAMICDELAY", 0 0, o0x7f1ca0018048;  0 drivers
o0x7f1ca0018078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555699ba10_0 .net "EXTFEEDBACK", 0 0, o0x7f1ca0018078;  0 drivers
o0x7f1ca00180a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a3b350_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1ca00180a8;  0 drivers
L_0x7f1c9ffcf018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556a34dd0_0 .net "LOCK", 0 0, L_0x7f1c9ffcf018;  1 drivers
v0x555556a2feb0_0 .net "PLLOUTCORE", 0 0, L_0x555556a2fde0;  alias, 1 drivers
v0x555556a3ab30_0 .net "PLLOUTGLOBAL", 0 0, L_0x555556a3aa20;  1 drivers
v0x555556a4d800_0 .net "REFERENCECLK", 0 0, o0x7f1ca0018168;  alias, 0 drivers
L_0x7f1c9ffcf0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556a4d8c0_0 .net "RESETB", 0 0, L_0x7f1c9ffcf0a8;  1 drivers
o0x7f1ca00181c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a4d980_0 .net "SCLK", 0 0, o0x7f1ca00181c8;  0 drivers
o0x7f1ca00181f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a4da40_0 .net "SDI", 0 0, o0x7f1ca00181f8;  0 drivers
o0x7f1ca0018228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a4db00_0 .net "SHIFTREG_O", 0 0, o0x7f1ca0018228;  0 drivers
S_0x5555569f5020 .scope module, "testbench" "testbench" 4 3;
 .timescale -9 -12;
v0x555556a60e90_0 .net "LEDS", 3 0, L_0x555556a87a10;  1 drivers
v0x555556a60fc0_0 .var "RESET", 0 0;
v0x555556a610d0_0 .var "RXD", 0 0;
v0x555556a61170_0 .net "TXD", 0 0, L_0x555556a86c30;  1 drivers
S_0x5555569f3800 .scope module, "uut" "SOC" 4 13, 5 313 0, S_0x5555569f5020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /OUTPUT 4 "LEDS";
    .port_info 2 /INPUT 1 "RXD";
    .port_info 3 /OUTPUT 1 "TXD";
P_0x555556a4dec0 .param/l "IO_GPIO_bit" 1 5 358, +C4<00000000000000000000000000000000>;
P_0x555556a4df00 .param/l "IO_UART_CNTL_bit" 1 5 360, +C4<00000000000000000000000000000010>;
P_0x555556a4df40 .param/l "IO_UART_DAT_bit" 1 5 359, +C4<00000000000000000000000000000001>;
L_0x555556a86260 .functor AND 1, L_0x555556a858a0, L_0x555556a851f0, C4<1>, C4<1>;
L_0x555556a86400 .functor AND 4, L_0x555556a862d0, L_0x555556a845a0, C4<1111>, C4<1111>;
L_0x555556a86550 .functor AND 1, L_0x555556a85800, L_0x555556a85940, C4<1>, C4<1>;
L_0x555556a86660 .functor AND 1, L_0x555556a86550, L_0x555556a865c0, C4<1>, C4<1>;
L_0x555556a86860 .functor AND 1, L_0x555556a85800, L_0x555556a867c0, C4<1>, C4<1>;
v0x555556a5f290_0 .net "IO_rdata", 31 0, L_0x555556a875a0;  1 drivers
v0x555556a5f370_0 .net "LEDS", 3 0, L_0x555556a87a10;  alias, 1 drivers
v0x555556a5f460_0 .net "RAM_rdata", 31 0, v0x555556a5d850_0;  1 drivers
v0x555556a5f560_0 .net "RESET", 0 0, v0x555556a60fc0_0;  1 drivers
v0x555556a5f630_0 .net "RXD", 0 0, v0x555556a610d0_0;  1 drivers
v0x555556a5f720_0 .net "TXD", 0 0, L_0x555556a86c30;  alias, 1 drivers
v0x555556a5f7c0_0 .net *"_ivl_10", 3 0, L_0x555556a862d0;  1 drivers
v0x555556a5f860_0 .net *"_ivl_14", 0 0, L_0x555556a86550;  1 drivers
v0x555556a5f920_0 .net *"_ivl_17", 0 0, L_0x555556a865c0;  1 drivers
v0x555556a5fa90_0 .net *"_ivl_21", 0 0, L_0x555556a867c0;  1 drivers
v0x555556a5fb70_0 .net *"_ivl_29", 0 0, L_0x555556a86f60;  1 drivers
L_0x7f1c9ffcfd08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a5fc50_0 .net/2u *"_ivl_30", 21 0, L_0x7f1c9ffcfd08;  1 drivers
v0x555556a5fd30_0 .net *"_ivl_33", 0 0, L_0x555556a870f0;  1 drivers
L_0x7f1c9ffcfd50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a5fdf0_0 .net/2u *"_ivl_34", 8 0, L_0x7f1c9ffcfd50;  1 drivers
v0x555556a5fed0_0 .net *"_ivl_36", 31 0, L_0x555556a87190;  1 drivers
v0x555556a5ffb0_0 .net *"_ivl_39", 0 0, L_0x555556a872f0;  1 drivers
L_0x7f1c9ffcfd98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a60090_0 .net/2u *"_ivl_40", 31 0, L_0x7f1c9ffcfd98;  1 drivers
v0x555556a60170_0 .net *"_ivl_42", 31 0, L_0x555556a87390;  1 drivers
v0x555556a60250_0 .net "clk", 0 0, L_0x555556a87280;  1 drivers
v0x555556a602f0_0 .net "clk_int", 0 0, v0x555556a5efe0_0;  1 drivers
v0x555556a60390_0 .net "gpio_rdata", 31 0, L_0x555556a879a0;  1 drivers
v0x555556a60450_0 .net "gpio_sel", 0 0, L_0x555556a86860;  1 drivers
v0x555556a60520_0 .net "isIO", 0 0, L_0x555556a85800;  1 drivers
v0x555556a605c0_0 .net "isRAM", 0 0, L_0x555556a858a0;  1 drivers
v0x555556a60660_0 .net "mem_addr", 31 0, L_0x555556a84b80;  1 drivers
v0x555556a60770_0 .net "mem_rdata", 31 0, L_0x555556a87730;  1 drivers
v0x555556a60830_0 .net "mem_rstrb", 0 0, L_0x555556a851f0;  1 drivers
v0x555556a60900_0 .net "mem_wdata", 31 0, L_0x555556a82100;  1 drivers
v0x555556a609a0_0 .net "mem_wmask", 3 0, L_0x555556a845a0;  1 drivers
v0x555556a60a70_0 .net "mem_wordaddr", 29 0, L_0x555556a856d0;  1 drivers
v0x555556a60b30_0 .net "mem_wstrb", 0 0, L_0x555556a85940;  1 drivers
v0x555556a60c00_0 .net "resetn", 0 0, L_0x555556a87900;  1 drivers
v0x555556a60ca0_0 .net "uart_ready", 0 0, v0x555556a5eb40_0;  1 drivers
v0x555556a60d70_0 .net "uart_valid", 0 0, L_0x555556a86660;  1 drivers
L_0x555556a856d0 .part L_0x555556a84b80, 2, 30;
L_0x555556a85800 .part L_0x555556a84b80, 22, 1;
L_0x555556a858a0 .reduce/nor L_0x555556a85800;
L_0x555556a85940 .reduce/or L_0x555556a845a0;
L_0x555556a862d0 .concat [ 1 1 1 1], L_0x555556a858a0, L_0x555556a858a0, L_0x555556a858a0, L_0x555556a858a0;
L_0x555556a865c0 .part L_0x555556a856d0, 1, 1;
L_0x555556a867c0 .part L_0x555556a856d0, 0, 1;
L_0x555556a86d40 .reduce/nor L_0x555556a87900;
L_0x555556a86ec0 .part L_0x555556a82100, 0, 8;
L_0x555556a86f60 .part L_0x555556a856d0, 2, 1;
L_0x555556a870f0 .reduce/nor v0x555556a5eb40_0;
L_0x555556a87190 .concat [ 9 1 22 0], L_0x7f1c9ffcfd50, L_0x555556a870f0, L_0x7f1c9ffcfd08;
L_0x555556a872f0 .part L_0x555556a856d0, 0, 1;
L_0x555556a87390 .functor MUXZ 32, L_0x7f1c9ffcfd98, L_0x555556a879a0, L_0x555556a872f0, C4<>;
L_0x555556a875a0 .functor MUXZ 32, L_0x555556a87390, L_0x555556a87190, L_0x555556a86f60, C4<>;
L_0x555556a87730 .functor MUXZ 32, L_0x555556a875a0, v0x555556a5d850_0, L_0x555556a858a0, C4<>;
S_0x5555569f4410 .scope module, "CPU" "Processor" 5 331, 5 38 0, S_0x5555569f3800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 32 "mem_addr";
    .port_info 3 /INPUT 32 "mem_rdata";
    .port_info 4 /OUTPUT 1 "mem_rstrb";
    .port_info 5 /OUTPUT 32 "mem_wdata";
    .port_info 6 /OUTPUT 4 "mem_wmask";
P_0x55555694b310 .param/l "EXECUTE" 1 5 249, +C4<00000000000000000000000000000011>;
P_0x55555694b350 .param/l "FETCH_INSTR" 1 5 246, +C4<00000000000000000000000000000000>;
P_0x55555694b390 .param/l "FETCH_REGS" 1 5 248, +C4<00000000000000000000000000000010>;
P_0x55555694b3d0 .param/l "LOAD" 1 5 250, +C4<00000000000000000000000000000100>;
P_0x55555694b410 .param/l "STORE" 1 5 252, +C4<00000000000000000000000000000110>;
P_0x55555694b450 .param/l "WAIT_DATA" 1 5 251, +C4<00000000000000000000000000000101>;
P_0x55555694b490 .param/l "WAIT_INSTR" 1 5 247, +C4<00000000000000000000000000000001>;
L_0x5555569e4600 .functor BUFZ 32, v0x555556a5b450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556a75e90 .functor OR 1, L_0x555556a61460, L_0x555556a61920, C4<0>, C4<0>;
L_0x555556a767d0 .functor NOT 32, L_0x555556a75fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556a76f40 .functor XOR 1, L_0x555556a773a0, L_0x555556a77440, C4<0>, C4<0>;
L_0x555556a78bb0 .functor AND 1, L_0x555556a78830, L_0x555556a78b10, C4<1>, C4<1>;
L_0x555556a7a320 .functor OR 1, L_0x555556a61d20, L_0x555556a61b40, C4<0>, C4<0>;
L_0x555556a7b360 .functor AND 1, L_0x555556a61920, v0x555556a5bb50_0, C4<1>, C4<1>;
L_0x555556a7b3d0 .functor OR 1, L_0x555556a7b360, L_0x555556a61d20, C4<0>, C4<0>;
L_0x555556a7c0d0 .functor AND 1, L_0x555556a7e3a0, L_0x555556a7ed80, C4<1>, C4<1>;
L_0x555556a84010 .functor AND 1, L_0x555556a83e30, L_0x555556a83f70, C4<1>, C4<1>;
L_0x555556a841d0 .functor AND 1, L_0x555556a84010, L_0x555556a84130, C4<1>, C4<1>;
L_0x555556a84490 .functor OR 1, L_0x555556a841d0, L_0x555556a84930, C4<0>, C4<0>;
L_0x555556a84a70 .functor OR 1, L_0x555556a84700, L_0x555556a84fc0, C4<0>, C4<0>;
L_0x555556a851f0 .functor OR 1, L_0x555556a84d60, L_0x555556a850b0, C4<0>, C4<0>;
L_0x555556a845a0 .functor AND 4, L_0x555556a85bd0, L_0x555556a83c50, C4<1111>, C4<1111>;
v0x555556a4eaa0_0 .net "Bimm", 31 0, L_0x555556a74c30;  1 drivers
v0x555556a4eba0_0 .net "EQ", 0 0, L_0x555556a77fa0;  1 drivers
v0x555556a4ec60_0 .net "Iimm", 31 0, L_0x555556a73690;  1 drivers
v0x555556a4ed50_0 .net "Jimm", 31 0, L_0x555556a754b0;  1 drivers
v0x555556a4ee30_0 .net "LOAD_byte", 7 0, L_0x555556a7de20;  1 drivers
v0x555556a4ef60_0 .net "LOAD_data", 31 0, L_0x555556a80460;  1 drivers
v0x555556a4f040_0 .net "LOAD_halfword", 15 0, L_0x555556a7d3f0;  1 drivers
v0x555556a4f120_0 .net "LOAD_sign", 0 0, L_0x555556a7c0d0;  1 drivers
v0x555556a4f1e0_0 .net "LT", 0 0, L_0x555556a77ac0;  1 drivers
v0x555556a4f2a0_0 .net "LTU", 0 0, L_0x555556a77c50;  1 drivers
v0x555556a4f360_0 .var "PC", 31 0;
v0x555556a4f440_0 .net "PCplus4", 31 0, L_0x555556a7a3e0;  1 drivers
v0x555556a4f520_0 .net "PCplusImm", 31 0, L_0x555556a7a280;  1 drivers
v0x555556a4f600 .array "RegisterBank", 31 0, 31 0;
v0x555556a4f6c0_0 .net "STORE_wmask", 3 0, L_0x555556a83c50;  1 drivers
v0x555556a4f7a0_0 .net "Simm", 31 0, L_0x555556a74150;  1 drivers
v0x555556a4f880_0 .net "Uimm", 31 0, L_0x555556a72da0;  1 drivers
v0x555556a4f960_0 .net *"_ivl_1", 6 0, L_0x555556a61330;  1 drivers
v0x555556a4fa40_0 .net *"_ivl_101", 0 0, L_0x555556a74a00;  1 drivers
v0x555556a4fb20_0 .net *"_ivl_102", 11 0, L_0x555556a74f80;  1 drivers
v0x555556a4fc00_0 .net *"_ivl_105", 7 0, L_0x555556a75170;  1 drivers
v0x555556a4fce0_0 .net *"_ivl_107", 0 0, L_0x555556a75210;  1 drivers
v0x555556a4fdc0_0 .net *"_ivl_109", 9 0, L_0x555556a75410;  1 drivers
L_0x7f1c9ffcf450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a4fea0_0 .net/2u *"_ivl_110", 0 0, L_0x7f1c9ffcf450;  1 drivers
v0x555556a4ff80_0 .net *"_ivl_126", 0 0, L_0x555556a75e90;  1 drivers
v0x555556a50060_0 .net *"_ivl_13", 6 0, L_0x555556a61880;  1 drivers
v0x555556a50140_0 .net *"_ivl_131", 4 0, L_0x555556a762b0;  1 drivers
v0x555556a50220_0 .net *"_ivl_133", 4 0, L_0x555556a763a0;  1 drivers
L_0x7f1c9ffcf498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556a50300_0 .net/2u *"_ivl_138", 0 0, L_0x7f1c9ffcf498;  1 drivers
L_0x7f1c9ffcf180 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555556a503e0_0 .net/2u *"_ivl_14", 6 0, L_0x7f1c9ffcf180;  1 drivers
v0x555556a504c0_0 .net *"_ivl_140", 31 0, L_0x555556a767d0;  1 drivers
v0x555556a505a0_0 .net *"_ivl_142", 32 0, L_0x555556a76aa0;  1 drivers
L_0x7f1c9ffcf4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a50680_0 .net/2u *"_ivl_144", 0 0, L_0x7f1c9ffcf4e0;  1 drivers
v0x555556a50970_0 .net *"_ivl_146", 32 0, L_0x555556a76be0;  1 drivers
v0x555556a50a50_0 .net *"_ivl_148", 32 0, L_0x555556a76ea0;  1 drivers
L_0x7f1c9ffcf528 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556a50b30_0 .net/2u *"_ivl_150", 32 0, L_0x7f1c9ffcf528;  1 drivers
v0x555556a50c10_0 .net *"_ivl_155", 0 0, L_0x555556a773a0;  1 drivers
v0x555556a50cf0_0 .net *"_ivl_157", 0 0, L_0x555556a77440;  1 drivers
v0x555556a50dd0_0 .net *"_ivl_158", 0 0, L_0x555556a76f40;  1 drivers
v0x555556a50eb0_0 .net *"_ivl_161", 0 0, L_0x555556a77730;  1 drivers
v0x555556a50f90_0 .net *"_ivl_163", 0 0, L_0x555556a777d0;  1 drivers
v0x555556a51070_0 .net *"_ivl_169", 31 0, L_0x555556a77f00;  1 drivers
L_0x7f1c9ffcf570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a51150_0 .net/2u *"_ivl_170", 31 0, L_0x7f1c9ffcf570;  1 drivers
L_0x7f1c9ffcf5b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555556a51230_0 .net/2u *"_ivl_174", 2 0, L_0x7f1c9ffcf5b8;  1 drivers
v0x555556a51310_0 .net *"_ivl_176", 0 0, L_0x555556a782e0;  1 drivers
v0x555556a513d0_0 .net *"_ivl_179", 31 0, L_0x555556a78420;  1 drivers
v0x555556a514b0_0 .net *"_ivl_183", 0 0, L_0x555556a78830;  1 drivers
v0x555556a51590_0 .net *"_ivl_185", 0 0, L_0x555556a78b10;  1 drivers
v0x555556a51670_0 .net *"_ivl_186", 0 0, L_0x555556a78bb0;  1 drivers
v0x555556a51750_0 .net *"_ivl_188", 32 0, L_0x555556a78cf0;  1 drivers
v0x555556a51830_0 .net *"_ivl_19", 6 0, L_0x555556a61aa0;  1 drivers
v0x555556a51910_0 .net *"_ivl_191", 4 0, L_0x555556a79080;  1 drivers
v0x555556a519f0_0 .net *"_ivl_192", 32 0, L_0x555556a79120;  1 drivers
v0x555556a51ad0_0 .net *"_ivl_199", 0 0, L_0x555556a79910;  1 drivers
L_0x7f1c9ffcf0f0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555556a51bb0_0 .net/2u *"_ivl_2", 6 0, L_0x7f1c9ffcf0f0;  1 drivers
L_0x7f1c9ffcf1c8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555556a51c90_0 .net/2u *"_ivl_20", 6 0, L_0x7f1c9ffcf1c8;  1 drivers
v0x555556a51d70_0 .net *"_ivl_201", 0 0, L_0x555556a799b0;  1 drivers
v0x555556a51e50_0 .net *"_ivl_202", 31 0, L_0x555556a79cd0;  1 drivers
v0x555556a51f30_0 .net *"_ivl_204", 31 0, L_0x555556a79e60;  1 drivers
L_0x7f1c9ffcf600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555556a52010_0 .net/2u *"_ivl_208", 31 0, L_0x7f1c9ffcf600;  1 drivers
v0x555556a520f0_0 .net *"_ivl_213", 0 0, L_0x555556a7a320;  1 drivers
v0x555556a521b0_0 .net *"_ivl_214", 31 0, L_0x555556a7a8a0;  1 drivers
v0x555556a52290_0 .net *"_ivl_216", 31 0, L_0x555556a7a990;  1 drivers
v0x555556a52370_0 .net *"_ivl_218", 31 0, L_0x555556a7add0;  1 drivers
v0x555556a52450_0 .net *"_ivl_223", 0 0, L_0x555556a7b360;  1 drivers
v0x555556a52920_0 .net *"_ivl_225", 0 0, L_0x555556a7b3d0;  1 drivers
v0x555556a529e0_0 .net *"_ivl_227", 30 0, L_0x555556a7b4e0;  1 drivers
L_0x7f1c9ffcf648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a52ac0_0 .net/2u *"_ivl_228", 0 0, L_0x7f1c9ffcf648;  1 drivers
v0x555556a52ba0_0 .net *"_ivl_230", 31 0, L_0x555556a7b5d0;  1 drivers
v0x555556a52c80_0 .net *"_ivl_232", 31 0, L_0x555556a7b9e0;  1 drivers
v0x555556a52d60_0 .net *"_ivl_236", 31 0, L_0x555556a7bef0;  1 drivers
v0x555556a52e40_0 .net *"_ivl_241", 1 0, L_0x555556a7c4d0;  1 drivers
L_0x7f1c9ffcf690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556a52f20_0 .net/2u *"_ivl_242", 1 0, L_0x7f1c9ffcf690;  1 drivers
v0x555556a53000_0 .net *"_ivl_247", 1 0, L_0x555556a7c9b0;  1 drivers
L_0x7f1c9ffcf6d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556a530e0_0 .net/2u *"_ivl_248", 1 0, L_0x7f1c9ffcf6d8;  1 drivers
v0x555556a531c0_0 .net *"_ivl_25", 6 0, L_0x555556a61c80;  1 drivers
v0x555556a532a0_0 .net *"_ivl_253", 0 0, L_0x555556a7ce50;  1 drivers
v0x555556a53380_0 .net *"_ivl_255", 15 0, L_0x555556a7cf40;  1 drivers
v0x555556a53460_0 .net *"_ivl_257", 15 0, L_0x555556a7d350;  1 drivers
L_0x7f1c9ffcf210 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555556a53540_0 .net/2u *"_ivl_26", 6 0, L_0x7f1c9ffcf210;  1 drivers
v0x555556a53620_0 .net *"_ivl_261", 0 0, L_0x555556a7d8b0;  1 drivers
v0x555556a53700_0 .net *"_ivl_263", 7 0, L_0x555556a7d950;  1 drivers
v0x555556a537e0_0 .net *"_ivl_265", 7 0, L_0x555556a7dd80;  1 drivers
v0x555556a538c0_0 .net *"_ivl_269", 0 0, L_0x555556a7e300;  1 drivers
v0x555556a539a0_0 .net *"_ivl_271", 0 0, L_0x555556a7e3a0;  1 drivers
v0x555556a53a60_0 .net *"_ivl_273", 0 0, L_0x555556a7e7f0;  1 drivers
v0x555556a53b40_0 .net *"_ivl_275", 0 0, L_0x555556a7e8e0;  1 drivers
v0x555556a53c20_0 .net *"_ivl_276", 0 0, L_0x555556a7ed80;  1 drivers
v0x555556a53d00_0 .net *"_ivl_280", 23 0, L_0x555556a7ef60;  1 drivers
v0x555556a53de0_0 .net *"_ivl_282", 31 0, L_0x555556a7f570;  1 drivers
v0x555556a53ec0_0 .net *"_ivl_284", 15 0, L_0x555556a7f610;  1 drivers
v0x555556a53fa0_0 .net *"_ivl_286", 31 0, L_0x555556a7fe50;  1 drivers
v0x555556a54080_0 .net *"_ivl_288", 31 0, L_0x555556a7ff40;  1 drivers
v0x555556a54160_0 .net *"_ivl_295", 7 0, L_0x555556a805f0;  1 drivers
v0x555556a54240_0 .net *"_ivl_299", 0 0, L_0x555556a80a40;  1 drivers
v0x555556a54320_0 .net *"_ivl_301", 7 0, L_0x555556a80b70;  1 drivers
v0x555556a54400_0 .net *"_ivl_303", 7 0, L_0x555556a81060;  1 drivers
v0x555556a544e0_0 .net *"_ivl_304", 7 0, L_0x555556a81100;  1 drivers
v0x555556a545c0_0 .net *"_ivl_309", 0 0, L_0x555556a815c0;  1 drivers
v0x555556a546a0_0 .net *"_ivl_31", 6 0, L_0x555556a61ef0;  1 drivers
v0x555556a54780_0 .net *"_ivl_311", 7 0, L_0x555556a81660;  1 drivers
v0x555556a54860_0 .net *"_ivl_313", 7 0, L_0x555556a81ae0;  1 drivers
v0x555556a54940_0 .net *"_ivl_314", 7 0, L_0x555556a81b80;  1 drivers
L_0x7f1c9ffcf258 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555556a54a20_0 .net/2u *"_ivl_32", 6 0, L_0x7f1c9ffcf258;  1 drivers
v0x555556a54b00_0 .net *"_ivl_320", 0 0, L_0x555556a822d0;  1 drivers
v0x555556a54be0_0 .net *"_ivl_322", 7 0, L_0x555556a82770;  1 drivers
v0x555556a54cc0_0 .net *"_ivl_324", 0 0, L_0x555556a82810;  1 drivers
v0x555556a54da0_0 .net *"_ivl_326", 7 0, L_0x555556a82cc0;  1 drivers
v0x555556a54e80_0 .net *"_ivl_328", 7 0, L_0x555556a82d60;  1 drivers
v0x555556a54f60_0 .net *"_ivl_329", 7 0, L_0x555556a83220;  1 drivers
v0x555556a55040_0 .net *"_ivl_331", 7 0, L_0x555556a833b0;  1 drivers
v0x555556a55120_0 .net *"_ivl_334", 0 0, L_0x555556a82f40;  1 drivers
v0x555556a55200_0 .net *"_ivl_336", 0 0, L_0x555556a830f0;  1 drivers
L_0x7f1c9ffcf720 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x555556a552e0_0 .net/2u *"_ivl_337", 3 0, L_0x7f1c9ffcf720;  1 drivers
L_0x7f1c9ffcf768 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x555556a553c0_0 .net/2u *"_ivl_339", 3 0, L_0x7f1c9ffcf768;  1 drivers
v0x555556a554a0_0 .net *"_ivl_341", 3 0, L_0x555556a83890;  1 drivers
v0x555556a55580_0 .net *"_ivl_344", 0 0, L_0x555556a839d0;  1 drivers
L_0x7f1c9ffcf7b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555556a55660_0 .net/2u *"_ivl_345", 3 0, L_0x7f1c9ffcf7b0;  1 drivers
L_0x7f1c9ffcf7f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555556a55740_0 .net/2u *"_ivl_347", 3 0, L_0x7f1c9ffcf7f8;  1 drivers
v0x555556a55820_0 .net *"_ivl_349", 3 0, L_0x555556a83450;  1 drivers
v0x555556a55900_0 .net *"_ivl_351", 3 0, L_0x555556a835e0;  1 drivers
v0x555556a559e0_0 .net *"_ivl_354", 0 0, L_0x555556a83770;  1 drivers
L_0x7f1c9ffcf840 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x555556a55ac0_0 .net/2u *"_ivl_355", 3 0, L_0x7f1c9ffcf840;  1 drivers
L_0x7f1c9ffcf888 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555556a55ba0_0 .net/2u *"_ivl_357", 3 0, L_0x7f1c9ffcf888;  1 drivers
v0x555556a55c80_0 .net *"_ivl_359", 3 0, L_0x555556a83ed0;  1 drivers
L_0x7f1c9ffcf8d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555556a55d60_0 .net/2u *"_ivl_361", 3 0, L_0x7f1c9ffcf8d0;  1 drivers
v0x555556a55e40_0 .net *"_ivl_363", 3 0, L_0x555556a83b10;  1 drivers
v0x555556a55f20_0 .net *"_ivl_367", 31 0, L_0x555556a83d40;  1 drivers
v0x555556a56000_0 .net *"_ivl_37", 6 0, L_0x555556a62160;  1 drivers
L_0x7f1c9ffcf918 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a568f0_0 .net *"_ivl_370", 28 0, L_0x7f1c9ffcf918;  1 drivers
L_0x7f1c9ffcf960 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555556a569d0_0 .net/2u *"_ivl_371", 31 0, L_0x7f1c9ffcf960;  1 drivers
v0x555556a56ab0_0 .net *"_ivl_373", 0 0, L_0x555556a83e30;  1 drivers
v0x555556a56b70_0 .net *"_ivl_376", 0 0, L_0x555556a83f70;  1 drivers
v0x555556a56c30_0 .net *"_ivl_378", 0 0, L_0x555556a84010;  1 drivers
L_0x7f1c9ffcf2a0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555556a56cf0_0 .net/2u *"_ivl_38", 6 0, L_0x7f1c9ffcf2a0;  1 drivers
v0x555556a56dd0_0 .net *"_ivl_380", 0 0, L_0x555556a84130;  1 drivers
v0x555556a56e90_0 .net *"_ivl_382", 0 0, L_0x555556a841d0;  1 drivers
v0x555556a56f50_0 .net *"_ivl_383", 31 0, L_0x555556a84290;  1 drivers
L_0x7f1c9ffcf9a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a57030_0 .net *"_ivl_386", 28 0, L_0x7f1c9ffcf9a8;  1 drivers
L_0x7f1c9ffcf9f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x555556a57110_0 .net/2u *"_ivl_387", 31 0, L_0x7f1c9ffcf9f0;  1 drivers
v0x555556a571f0_0 .net *"_ivl_389", 0 0, L_0x555556a84930;  1 drivers
v0x555556a572b0_0 .net *"_ivl_393", 31 0, L_0x555556a84610;  1 drivers
L_0x7f1c9ffcfa38 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a57390_0 .net *"_ivl_396", 28 0, L_0x7f1c9ffcfa38;  1 drivers
L_0x7f1c9ffcfa80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556a57470_0 .net/2u *"_ivl_397", 31 0, L_0x7f1c9ffcfa80;  1 drivers
v0x555556a57550_0 .net *"_ivl_399", 0 0, L_0x555556a84700;  1 drivers
v0x555556a57610_0 .net *"_ivl_401", 31 0, L_0x555556a84840;  1 drivers
L_0x7f1c9ffcfac8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a576f0_0 .net *"_ivl_404", 28 0, L_0x7f1c9ffcfac8;  1 drivers
L_0x7f1c9ffcfb10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a577d0_0 .net/2u *"_ivl_405", 31 0, L_0x7f1c9ffcfb10;  1 drivers
v0x555556a578b0_0 .net *"_ivl_407", 0 0, L_0x555556a84fc0;  1 drivers
v0x555556a57970_0 .net *"_ivl_410", 0 0, L_0x555556a84a70;  1 drivers
v0x555556a57a30_0 .net *"_ivl_413", 31 0, L_0x555556a84c70;  1 drivers
L_0x7f1c9ffcfb58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a57b10_0 .net *"_ivl_416", 28 0, L_0x7f1c9ffcfb58;  1 drivers
L_0x7f1c9ffcfba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a57bf0_0 .net/2u *"_ivl_417", 31 0, L_0x7f1c9ffcfba0;  1 drivers
v0x555556a57cd0_0 .net *"_ivl_419", 0 0, L_0x555556a84d60;  1 drivers
v0x555556a57d90_0 .net *"_ivl_421", 31 0, L_0x555556a85590;  1 drivers
L_0x7f1c9ffcfbe8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a57e70_0 .net *"_ivl_424", 28 0, L_0x7f1c9ffcfbe8;  1 drivers
L_0x7f1c9ffcfc30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555556a57f50_0 .net/2u *"_ivl_425", 31 0, L_0x7f1c9ffcfc30;  1 drivers
v0x555556a58030_0 .net *"_ivl_427", 0 0, L_0x555556a850b0;  1 drivers
v0x555556a580f0_0 .net *"_ivl_43", 6 0, L_0x555556a623f0;  1 drivers
v0x555556a581d0_0 .net *"_ivl_431", 31 0, L_0x555556a853d0;  1 drivers
L_0x7f1c9ffcfc78 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a582b0_0 .net *"_ivl_434", 28 0, L_0x7f1c9ffcfc78;  1 drivers
L_0x7f1c9ffcfcc0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x555556a58390_0 .net/2u *"_ivl_435", 31 0, L_0x7f1c9ffcfcc0;  1 drivers
v0x555556a58470_0 .net *"_ivl_437", 0 0, L_0x555556a854c0;  1 drivers
v0x555556a58530_0 .net *"_ivl_439", 3 0, L_0x555556a85bd0;  1 drivers
L_0x7f1c9ffcf2e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x555556a58610_0 .net/2u *"_ivl_44", 6 0, L_0x7f1c9ffcf2e8;  1 drivers
v0x555556a586f0_0 .net *"_ivl_49", 6 0, L_0x555556a62690;  1 drivers
L_0x7f1c9ffcf330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x555556a587d0_0 .net/2u *"_ivl_50", 6 0, L_0x7f1c9ffcf330;  1 drivers
v0x555556a588b0_0 .net *"_ivl_55", 6 0, L_0x555556a62940;  1 drivers
L_0x7f1c9ffcf378 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x555556a58990_0 .net/2u *"_ivl_56", 6 0, L_0x7f1c9ffcf378;  1 drivers
v0x555556a58a70_0 .net *"_ivl_61", 0 0, L_0x555556a628a0;  1 drivers
v0x555556a58b50_0 .net *"_ivl_63", 18 0, L_0x555556a62c00;  1 drivers
L_0x7f1c9ffcf3c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a58c30_0 .net/2u *"_ivl_64", 11 0, L_0x7f1c9ffcf3c0;  1 drivers
v0x555556a58d10_0 .net *"_ivl_69", 0 0, L_0x555556a72f90;  1 drivers
v0x555556a58df0_0 .net *"_ivl_7", 6 0, L_0x555556a615d0;  1 drivers
v0x555556a58ed0_0 .net *"_ivl_70", 20 0, L_0x555556a73100;  1 drivers
v0x555556a58fb0_0 .net *"_ivl_73", 10 0, L_0x555556a73510;  1 drivers
v0x555556a59090_0 .net *"_ivl_77", 0 0, L_0x555556a73780;  1 drivers
v0x555556a59170_0 .net *"_ivl_78", 20 0, L_0x555556a73910;  1 drivers
L_0x7f1c9ffcf138 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x555556a59250_0 .net/2u *"_ivl_8", 6 0, L_0x7f1c9ffcf138;  1 drivers
v0x555556a59330_0 .net *"_ivl_81", 5 0, L_0x555556a73cd0;  1 drivers
v0x555556a59410_0 .net *"_ivl_83", 4 0, L_0x555556a74080;  1 drivers
v0x555556a594f0_0 .net *"_ivl_87", 0 0, L_0x555556a74400;  1 drivers
v0x555556a595d0_0 .net *"_ivl_88", 19 0, L_0x555556a744a0;  1 drivers
v0x555556a596b0_0 .net *"_ivl_91", 0 0, L_0x555556a748c0;  1 drivers
v0x555556a59790_0 .net *"_ivl_93", 5 0, L_0x555556a74960;  1 drivers
v0x555556a59870_0 .net *"_ivl_95", 3 0, L_0x555556a74b30;  1 drivers
L_0x7f1c9ffcf408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a59950_0 .net/2u *"_ivl_96", 0 0, L_0x7f1c9ffcf408;  1 drivers
v0x555556a59a30_0 .net "aluIn1", 31 0, L_0x5555569e4600;  1 drivers
v0x555556a59b10_0 .net "aluIn2", 31 0, L_0x555556a75fd0;  1 drivers
v0x555556a59bf0_0 .net "aluMinus", 32 0, L_0x555556a77080;  1 drivers
v0x555556a59cd0_0 .var "aluOut", 31 0;
v0x555556a59db0_0 .net "aluPlus", 31 0, L_0x555556a76730;  1 drivers
v0x555556a59e90_0 .net "clk", 0 0, L_0x555556a87280;  alias, 1 drivers
v0x555556a59f50_0 .net "funct3", 2 0, L_0x555556a75b60;  1 drivers
v0x555556a5a030_0 .net "funct7", 6 0, L_0x555556a75d90;  1 drivers
v0x555556a5a110_0 .var/i "i", 31 0;
v0x555556a5a1f0_0 .var "instr", 31 0;
v0x555556a5a2d0_0 .net "isALUimm", 0 0, L_0x555556a61710;  1 drivers
v0x555556a5a390_0 .net "isALUreg", 0 0, L_0x555556a61460;  1 drivers
v0x555556a5a450_0 .net "isAUIPC", 0 0, L_0x555556a62020;  1 drivers
v0x555556a5a510_0 .net "isBranch", 0 0, L_0x555556a61920;  1 drivers
v0x555556a5a5d0_0 .net "isJAL", 0 0, L_0x555556a61d20;  1 drivers
v0x555556a5a690_0 .net "isJALR", 0 0, L_0x555556a61b40;  1 drivers
v0x555556a5a750_0 .net "isLUI", 0 0, L_0x555556a62200;  1 drivers
v0x555556a5a810_0 .net "isLoad", 0 0, L_0x555556a62490;  1 drivers
v0x555556a5a8d0_0 .net "isSYSTEM", 0 0, L_0x555556a629e0;  1 drivers
v0x555556a5a990_0 .net "isStore", 0 0, L_0x555556a62730;  1 drivers
v0x555556a5aa50_0 .net "leftshift", 31 0, L_0x555556a795b0;  1 drivers
v0x555556a5ab30_0 .net "loadstore_addr", 31 0, L_0x555556a7c030;  1 drivers
v0x555556a5ac10_0 .net "mem_addr", 31 0, L_0x555556a84b80;  alias, 1 drivers
v0x555556a5acf0_0 .net "mem_byteAccess", 0 0, L_0x555556a7c570;  1 drivers
v0x555556a5adb0_0 .net "mem_halfwordAccess", 0 0, L_0x555556a7ca50;  1 drivers
v0x555556a5ae70_0 .net "mem_rdata", 31 0, L_0x555556a87730;  alias, 1 drivers
v0x555556a5af50_0 .net "mem_rstrb", 0 0, L_0x555556a851f0;  alias, 1 drivers
v0x555556a5b010_0 .net "mem_wdata", 31 0, L_0x555556a82100;  alias, 1 drivers
v0x555556a5b0f0_0 .net "mem_wmask", 3 0, L_0x555556a845a0;  alias, 1 drivers
v0x555556a5b1d0_0 .net "nextPC", 31 0, L_0x555556a7bad0;  1 drivers
v0x555556a5b2b0_0 .net "rdId", 4 0, L_0x555556a75ac0;  1 drivers
v0x555556a5b390_0 .net "resetn", 0 0, L_0x555556a87900;  alias, 1 drivers
v0x555556a5b450_0 .var "rs1", 31 0;
v0x555556a5b530_0 .net "rs1Id", 4 0, L_0x555556a75800;  1 drivers
v0x555556a5b610_0 .var "rs2", 31 0;
v0x555556a5b6f0_0 .net "rs2Id", 4 0, L_0x555556a758a0;  1 drivers
v0x555556a5b7d0_0 .net "shamt", 4 0, L_0x555556a765f0;  1 drivers
v0x555556a5b8b0_0 .net "shifter", 31 0, L_0x555556a794c0;  1 drivers
v0x555556a5b990_0 .net "shifter_in", 31 0, L_0x555556a786f0;  1 drivers
v0x555556a5ba70_0 .var "state", 2 0;
v0x555556a5bb50_0 .var "takeBranch", 0 0;
v0x555556a5bc10_0 .net "writeBackData", 31 0, L_0x555556a7af10;  1 drivers
v0x555556a5bcf0_0 .net "writeBackEn", 0 0, L_0x555556a84490;  1 drivers
E_0x55555696c800 .event posedge, v0x555556a59e90_0;
E_0x555556a3b9f0 .event anyedge, v0x555556a59f50_0, v0x555556a4eba0_0, v0x555556a4f1e0_0, v0x555556a4f2a0_0;
E_0x555556a3bd20/0 .event anyedge, v0x555556a59f50_0, v0x555556a5a030_0, v0x555556a5a1f0_0, v0x555556a59bf0_0;
E_0x555556a3bd20/1 .event anyedge, v0x555556a59db0_0, v0x555556a5aa50_0, v0x555556a4f1e0_0, v0x555556a4f2a0_0;
E_0x555556a3bd20/2 .event anyedge, v0x555556a59a30_0, v0x555556a59b10_0, v0x555556a5b8b0_0;
E_0x555556a3bd20 .event/or E_0x555556a3bd20/0, E_0x555556a3bd20/1, E_0x555556a3bd20/2;
L_0x555556a61330 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a61460 .cmp/eq 7, L_0x555556a61330, L_0x7f1c9ffcf0f0;
L_0x555556a615d0 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a61710 .cmp/eq 7, L_0x555556a615d0, L_0x7f1c9ffcf138;
L_0x555556a61880 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a61920 .cmp/eq 7, L_0x555556a61880, L_0x7f1c9ffcf180;
L_0x555556a61aa0 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a61b40 .cmp/eq 7, L_0x555556a61aa0, L_0x7f1c9ffcf1c8;
L_0x555556a61c80 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a61d20 .cmp/eq 7, L_0x555556a61c80, L_0x7f1c9ffcf210;
L_0x555556a61ef0 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a62020 .cmp/eq 7, L_0x555556a61ef0, L_0x7f1c9ffcf258;
L_0x555556a62160 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a62200 .cmp/eq 7, L_0x555556a62160, L_0x7f1c9ffcf2a0;
L_0x555556a623f0 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a62490 .cmp/eq 7, L_0x555556a623f0, L_0x7f1c9ffcf2e8;
L_0x555556a62690 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a62730 .cmp/eq 7, L_0x555556a62690, L_0x7f1c9ffcf330;
L_0x555556a62940 .part v0x555556a5a1f0_0, 0, 7;
L_0x555556a629e0 .cmp/eq 7, L_0x555556a62940, L_0x7f1c9ffcf378;
L_0x555556a628a0 .part v0x555556a5a1f0_0, 31, 1;
L_0x555556a62c00 .part v0x555556a5a1f0_0, 12, 19;
L_0x555556a72da0 .concat [ 12 19 1 0], L_0x7f1c9ffcf3c0, L_0x555556a62c00, L_0x555556a628a0;
L_0x555556a72f90 .part v0x555556a5a1f0_0, 31, 1;
LS_0x555556a73100_0_0 .concat [ 1 1 1 1], L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90;
LS_0x555556a73100_0_4 .concat [ 1 1 1 1], L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90;
LS_0x555556a73100_0_8 .concat [ 1 1 1 1], L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90;
LS_0x555556a73100_0_12 .concat [ 1 1 1 1], L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90;
LS_0x555556a73100_0_16 .concat [ 1 1 1 1], L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90, L_0x555556a72f90;
LS_0x555556a73100_0_20 .concat [ 1 0 0 0], L_0x555556a72f90;
LS_0x555556a73100_1_0 .concat [ 4 4 4 4], LS_0x555556a73100_0_0, LS_0x555556a73100_0_4, LS_0x555556a73100_0_8, LS_0x555556a73100_0_12;
LS_0x555556a73100_1_4 .concat [ 4 1 0 0], LS_0x555556a73100_0_16, LS_0x555556a73100_0_20;
L_0x555556a73100 .concat [ 16 5 0 0], LS_0x555556a73100_1_0, LS_0x555556a73100_1_4;
L_0x555556a73510 .part v0x555556a5a1f0_0, 20, 11;
L_0x555556a73690 .concat [ 11 21 0 0], L_0x555556a73510, L_0x555556a73100;
L_0x555556a73780 .part v0x555556a5a1f0_0, 31, 1;
LS_0x555556a73910_0_0 .concat [ 1 1 1 1], L_0x555556a73780, L_0x555556a73780, L_0x555556a73780, L_0x555556a73780;
LS_0x555556a73910_0_4 .concat [ 1 1 1 1], L_0x555556a73780, L_0x555556a73780, L_0x555556a73780, L_0x555556a73780;
LS_0x555556a73910_0_8 .concat [ 1 1 1 1], L_0x555556a73780, L_0x555556a73780, L_0x555556a73780, L_0x555556a73780;
LS_0x555556a73910_0_12 .concat [ 1 1 1 1], L_0x555556a73780, L_0x555556a73780, L_0x555556a73780, L_0x555556a73780;
LS_0x555556a73910_0_16 .concat [ 1 1 1 1], L_0x555556a73780, L_0x555556a73780, L_0x555556a73780, L_0x555556a73780;
LS_0x555556a73910_0_20 .concat [ 1 0 0 0], L_0x555556a73780;
LS_0x555556a73910_1_0 .concat [ 4 4 4 4], LS_0x555556a73910_0_0, LS_0x555556a73910_0_4, LS_0x555556a73910_0_8, LS_0x555556a73910_0_12;
LS_0x555556a73910_1_4 .concat [ 4 1 0 0], LS_0x555556a73910_0_16, LS_0x555556a73910_0_20;
L_0x555556a73910 .concat [ 16 5 0 0], LS_0x555556a73910_1_0, LS_0x555556a73910_1_4;
L_0x555556a73cd0 .part v0x555556a5a1f0_0, 25, 6;
L_0x555556a74080 .part v0x555556a5a1f0_0, 7, 5;
L_0x555556a74150 .concat [ 5 6 21 0], L_0x555556a74080, L_0x555556a73cd0, L_0x555556a73910;
L_0x555556a74400 .part v0x555556a5a1f0_0, 31, 1;
LS_0x555556a744a0_0_0 .concat [ 1 1 1 1], L_0x555556a74400, L_0x555556a74400, L_0x555556a74400, L_0x555556a74400;
LS_0x555556a744a0_0_4 .concat [ 1 1 1 1], L_0x555556a74400, L_0x555556a74400, L_0x555556a74400, L_0x555556a74400;
LS_0x555556a744a0_0_8 .concat [ 1 1 1 1], L_0x555556a74400, L_0x555556a74400, L_0x555556a74400, L_0x555556a74400;
LS_0x555556a744a0_0_12 .concat [ 1 1 1 1], L_0x555556a74400, L_0x555556a74400, L_0x555556a74400, L_0x555556a74400;
LS_0x555556a744a0_0_16 .concat [ 1 1 1 1], L_0x555556a74400, L_0x555556a74400, L_0x555556a74400, L_0x555556a74400;
LS_0x555556a744a0_1_0 .concat [ 4 4 4 4], LS_0x555556a744a0_0_0, LS_0x555556a744a0_0_4, LS_0x555556a744a0_0_8, LS_0x555556a744a0_0_12;
LS_0x555556a744a0_1_4 .concat [ 4 0 0 0], LS_0x555556a744a0_0_16;
L_0x555556a744a0 .concat [ 16 4 0 0], LS_0x555556a744a0_1_0, LS_0x555556a744a0_1_4;
L_0x555556a748c0 .part v0x555556a5a1f0_0, 7, 1;
L_0x555556a74960 .part v0x555556a5a1f0_0, 25, 6;
L_0x555556a74b30 .part v0x555556a5a1f0_0, 8, 4;
LS_0x555556a74c30_0_0 .concat [ 1 4 6 1], L_0x7f1c9ffcf408, L_0x555556a74b30, L_0x555556a74960, L_0x555556a748c0;
LS_0x555556a74c30_0_4 .concat [ 20 0 0 0], L_0x555556a744a0;
L_0x555556a74c30 .concat [ 12 20 0 0], LS_0x555556a74c30_0_0, LS_0x555556a74c30_0_4;
L_0x555556a74a00 .part v0x555556a5a1f0_0, 31, 1;
LS_0x555556a74f80_0_0 .concat [ 1 1 1 1], L_0x555556a74a00, L_0x555556a74a00, L_0x555556a74a00, L_0x555556a74a00;
LS_0x555556a74f80_0_4 .concat [ 1 1 1 1], L_0x555556a74a00, L_0x555556a74a00, L_0x555556a74a00, L_0x555556a74a00;
LS_0x555556a74f80_0_8 .concat [ 1 1 1 1], L_0x555556a74a00, L_0x555556a74a00, L_0x555556a74a00, L_0x555556a74a00;
L_0x555556a74f80 .concat [ 4 4 4 0], LS_0x555556a74f80_0_0, LS_0x555556a74f80_0_4, LS_0x555556a74f80_0_8;
L_0x555556a75170 .part v0x555556a5a1f0_0, 12, 8;
L_0x555556a75210 .part v0x555556a5a1f0_0, 20, 1;
L_0x555556a75410 .part v0x555556a5a1f0_0, 21, 10;
LS_0x555556a754b0_0_0 .concat [ 1 10 1 8], L_0x7f1c9ffcf450, L_0x555556a75410, L_0x555556a75210, L_0x555556a75170;
LS_0x555556a754b0_0_4 .concat [ 12 0 0 0], L_0x555556a74f80;
L_0x555556a754b0 .concat [ 20 12 0 0], LS_0x555556a754b0_0_0, LS_0x555556a754b0_0_4;
L_0x555556a75800 .part v0x555556a5a1f0_0, 15, 5;
L_0x555556a758a0 .part v0x555556a5a1f0_0, 20, 5;
L_0x555556a75ac0 .part v0x555556a5a1f0_0, 7, 5;
L_0x555556a75b60 .part v0x555556a5a1f0_0, 12, 3;
L_0x555556a75d90 .part v0x555556a5a1f0_0, 25, 7;
L_0x555556a75fd0 .functor MUXZ 32, L_0x555556a73690, v0x555556a5b610_0, L_0x555556a75e90, C4<>;
L_0x555556a762b0 .part v0x555556a5b610_0, 0, 5;
L_0x555556a763a0 .part v0x555556a5a1f0_0, 20, 5;
L_0x555556a765f0 .functor MUXZ 5, L_0x555556a763a0, L_0x555556a762b0, L_0x555556a61460, C4<>;
L_0x555556a76730 .arith/sum 32, L_0x5555569e4600, L_0x555556a75fd0;
L_0x555556a76aa0 .concat [ 32 1 0 0], L_0x555556a767d0, L_0x7f1c9ffcf498;
L_0x555556a76be0 .concat [ 32 1 0 0], L_0x5555569e4600, L_0x7f1c9ffcf4e0;
L_0x555556a76ea0 .arith/sum 33, L_0x555556a76aa0, L_0x555556a76be0;
L_0x555556a77080 .arith/sum 33, L_0x555556a76ea0, L_0x7f1c9ffcf528;
L_0x555556a773a0 .part L_0x5555569e4600, 31, 1;
L_0x555556a77440 .part L_0x555556a75fd0, 31, 1;
L_0x555556a77730 .part L_0x5555569e4600, 31, 1;
L_0x555556a777d0 .part L_0x555556a77080, 32, 1;
L_0x555556a77ac0 .functor MUXZ 1, L_0x555556a777d0, L_0x555556a77730, L_0x555556a76f40, C4<>;
L_0x555556a77c50 .part L_0x555556a77080, 32, 1;
L_0x555556a77f00 .part L_0x555556a77080, 0, 32;
L_0x555556a77fa0 .cmp/eq 32, L_0x555556a77f00, L_0x7f1c9ffcf570;
L_0x555556a782e0 .cmp/eq 3, L_0x555556a75b60, L_0x7f1c9ffcf5b8;
L_0x555556a78420 .ufunc/vec4 TD_testbench.uut.CPU.flip32, 32, L_0x5555569e4600 (v0x555556a4e9c0_0) S_0x555556a4e6c0;
L_0x555556a786f0 .functor MUXZ 32, L_0x5555569e4600, L_0x555556a78420, L_0x555556a782e0, C4<>;
L_0x555556a78830 .part v0x555556a5a1f0_0, 30, 1;
L_0x555556a78b10 .part L_0x5555569e4600, 31, 1;
L_0x555556a78cf0 .concat [ 32 1 0 0], L_0x555556a786f0, L_0x555556a78bb0;
L_0x555556a79080 .part L_0x555556a75fd0, 0, 5;
L_0x555556a79120 .shift/rs 33, L_0x555556a78cf0, L_0x555556a79080;
L_0x555556a794c0 .part L_0x555556a79120, 0, 32;
L_0x555556a795b0 .ufunc/vec4 TD_testbench.uut.CPU.flip32, 32, L_0x555556a794c0 (v0x555556a4e9c0_0) S_0x555556a4e6c0;
L_0x555556a79910 .part v0x555556a5a1f0_0, 3, 1;
L_0x555556a799b0 .part v0x555556a5a1f0_0, 4, 1;
L_0x555556a79cd0 .functor MUXZ 32, L_0x555556a74c30, L_0x555556a72da0, L_0x555556a799b0, C4<>;
L_0x555556a79e60 .functor MUXZ 32, L_0x555556a79cd0, L_0x555556a754b0, L_0x555556a79910, C4<>;
L_0x555556a7a280 .arith/sum 32, v0x555556a4f360_0, L_0x555556a79e60;
L_0x555556a7a3e0 .arith/sum 32, v0x555556a4f360_0, L_0x7f1c9ffcf600;
L_0x555556a7a8a0 .functor MUXZ 32, v0x555556a59cd0_0, L_0x555556a80460, L_0x555556a62490, C4<>;
L_0x555556a7a990 .functor MUXZ 32, L_0x555556a7a8a0, L_0x555556a7a280, L_0x555556a62020, C4<>;
L_0x555556a7add0 .functor MUXZ 32, L_0x555556a7a990, L_0x555556a72da0, L_0x555556a62200, C4<>;
L_0x555556a7af10 .functor MUXZ 32, L_0x555556a7add0, L_0x555556a7a3e0, L_0x555556a7a320, C4<>;
L_0x555556a7b4e0 .part L_0x555556a76730, 1, 31;
L_0x555556a7b5d0 .concat [ 1 31 0 0], L_0x7f1c9ffcf648, L_0x555556a7b4e0;
L_0x555556a7b9e0 .functor MUXZ 32, L_0x555556a7a3e0, L_0x555556a7b5d0, L_0x555556a61b40, C4<>;
L_0x555556a7bad0 .functor MUXZ 32, L_0x555556a7b9e0, L_0x555556a7a280, L_0x555556a7b3d0, C4<>;
L_0x555556a7bef0 .functor MUXZ 32, L_0x555556a73690, L_0x555556a74150, L_0x555556a62730, C4<>;
L_0x555556a7c030 .arith/sum 32, v0x555556a5b450_0, L_0x555556a7bef0;
L_0x555556a7c4d0 .part L_0x555556a75b60, 0, 2;
L_0x555556a7c570 .cmp/eq 2, L_0x555556a7c4d0, L_0x7f1c9ffcf690;
L_0x555556a7c9b0 .part L_0x555556a75b60, 0, 2;
L_0x555556a7ca50 .cmp/eq 2, L_0x555556a7c9b0, L_0x7f1c9ffcf6d8;
L_0x555556a7ce50 .part L_0x555556a7c030, 1, 1;
L_0x555556a7cf40 .part L_0x555556a87730, 16, 16;
L_0x555556a7d350 .part L_0x555556a87730, 0, 16;
L_0x555556a7d3f0 .functor MUXZ 16, L_0x555556a7d350, L_0x555556a7cf40, L_0x555556a7ce50, C4<>;
L_0x555556a7d8b0 .part L_0x555556a7c030, 0, 1;
L_0x555556a7d950 .part L_0x555556a7d3f0, 8, 8;
L_0x555556a7dd80 .part L_0x555556a7d3f0, 0, 8;
L_0x555556a7de20 .functor MUXZ 8, L_0x555556a7dd80, L_0x555556a7d950, L_0x555556a7d8b0, C4<>;
L_0x555556a7e300 .part L_0x555556a75b60, 2, 1;
L_0x555556a7e3a0 .reduce/nor L_0x555556a7e300;
L_0x555556a7e7f0 .part L_0x555556a7de20, 7, 1;
L_0x555556a7e8e0 .part L_0x555556a7d3f0, 15, 1;
L_0x555556a7ed80 .functor MUXZ 1, L_0x555556a7e8e0, L_0x555556a7e7f0, L_0x555556a7c570, C4<>;
LS_0x555556a7ef60_0_0 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7ef60_0_4 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7ef60_0_8 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7ef60_0_12 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7ef60_0_16 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7ef60_0_20 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7ef60_1_0 .concat [ 4 4 4 4], LS_0x555556a7ef60_0_0, LS_0x555556a7ef60_0_4, LS_0x555556a7ef60_0_8, LS_0x555556a7ef60_0_12;
LS_0x555556a7ef60_1_4 .concat [ 4 4 0 0], LS_0x555556a7ef60_0_16, LS_0x555556a7ef60_0_20;
L_0x555556a7ef60 .concat [ 16 8 0 0], LS_0x555556a7ef60_1_0, LS_0x555556a7ef60_1_4;
L_0x555556a7f570 .concat [ 8 24 0 0], L_0x555556a7de20, L_0x555556a7ef60;
LS_0x555556a7f610_0_0 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7f610_0_4 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7f610_0_8 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
LS_0x555556a7f610_0_12 .concat [ 1 1 1 1], L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0, L_0x555556a7c0d0;
L_0x555556a7f610 .concat [ 4 4 4 4], LS_0x555556a7f610_0_0, LS_0x555556a7f610_0_4, LS_0x555556a7f610_0_8, LS_0x555556a7f610_0_12;
L_0x555556a7fe50 .concat [ 16 16 0 0], L_0x555556a7d3f0, L_0x555556a7f610;
L_0x555556a7ff40 .functor MUXZ 32, L_0x555556a87730, L_0x555556a7fe50, L_0x555556a7ca50, C4<>;
L_0x555556a80460 .functor MUXZ 32, L_0x555556a7ff40, L_0x555556a7f570, L_0x555556a7c570, C4<>;
L_0x555556a805f0 .part v0x555556a5b610_0, 0, 8;
L_0x555556a80a40 .part L_0x555556a7c030, 0, 1;
L_0x555556a80b70 .part v0x555556a5b610_0, 0, 8;
L_0x555556a81060 .part v0x555556a5b610_0, 8, 8;
L_0x555556a81100 .functor MUXZ 8, L_0x555556a81060, L_0x555556a80b70, L_0x555556a80a40, C4<>;
L_0x555556a815c0 .part L_0x555556a7c030, 1, 1;
L_0x555556a81660 .part v0x555556a5b610_0, 0, 8;
L_0x555556a81ae0 .part v0x555556a5b610_0, 16, 8;
L_0x555556a81b80 .functor MUXZ 8, L_0x555556a81ae0, L_0x555556a81660, L_0x555556a815c0, C4<>;
L_0x555556a82100 .concat8 [ 8 8 8 8], L_0x555556a805f0, L_0x555556a81100, L_0x555556a81b80, L_0x555556a833b0;
L_0x555556a822d0 .part L_0x555556a7c030, 0, 1;
L_0x555556a82770 .part v0x555556a5b610_0, 0, 8;
L_0x555556a82810 .part L_0x555556a7c030, 1, 1;
L_0x555556a82cc0 .part v0x555556a5b610_0, 8, 8;
L_0x555556a82d60 .part v0x555556a5b610_0, 24, 8;
L_0x555556a83220 .functor MUXZ 8, L_0x555556a82d60, L_0x555556a82cc0, L_0x555556a82810, C4<>;
L_0x555556a833b0 .functor MUXZ 8, L_0x555556a83220, L_0x555556a82770, L_0x555556a822d0, C4<>;
L_0x555556a82f40 .part L_0x555556a7c030, 1, 1;
L_0x555556a830f0 .part L_0x555556a7c030, 0, 1;
L_0x555556a83890 .functor MUXZ 4, L_0x7f1c9ffcf768, L_0x7f1c9ffcf720, L_0x555556a830f0, C4<>;
L_0x555556a839d0 .part L_0x555556a7c030, 0, 1;
L_0x555556a83450 .functor MUXZ 4, L_0x7f1c9ffcf7f8, L_0x7f1c9ffcf7b0, L_0x555556a839d0, C4<>;
L_0x555556a835e0 .functor MUXZ 4, L_0x555556a83450, L_0x555556a83890, L_0x555556a82f40, C4<>;
L_0x555556a83770 .part L_0x555556a7c030, 1, 1;
L_0x555556a83ed0 .functor MUXZ 4, L_0x7f1c9ffcf888, L_0x7f1c9ffcf840, L_0x555556a83770, C4<>;
L_0x555556a83b10 .functor MUXZ 4, L_0x7f1c9ffcf8d0, L_0x555556a83ed0, L_0x555556a7ca50, C4<>;
L_0x555556a83c50 .functor MUXZ 4, L_0x555556a83b10, L_0x555556a835e0, L_0x555556a7c570, C4<>;
L_0x555556a83d40 .concat [ 3 29 0 0], v0x555556a5ba70_0, L_0x7f1c9ffcf918;
L_0x555556a83e30 .cmp/eq 32, L_0x555556a83d40, L_0x7f1c9ffcf960;
L_0x555556a83f70 .reduce/nor L_0x555556a61920;
L_0x555556a84130 .reduce/nor L_0x555556a62730;
L_0x555556a84290 .concat [ 3 29 0 0], v0x555556a5ba70_0, L_0x7f1c9ffcf9a8;
L_0x555556a84930 .cmp/eq 32, L_0x555556a84290, L_0x7f1c9ffcf9f0;
L_0x555556a84610 .concat [ 3 29 0 0], v0x555556a5ba70_0, L_0x7f1c9ffcfa38;
L_0x555556a84700 .cmp/eq 32, L_0x555556a84610, L_0x7f1c9ffcfa80;
L_0x555556a84840 .concat [ 3 29 0 0], v0x555556a5ba70_0, L_0x7f1c9ffcfac8;
L_0x555556a84fc0 .cmp/eq 32, L_0x555556a84840, L_0x7f1c9ffcfb10;
L_0x555556a84b80 .functor MUXZ 32, L_0x555556a7c030, v0x555556a4f360_0, L_0x555556a84a70, C4<>;
L_0x555556a84c70 .concat [ 3 29 0 0], v0x555556a5ba70_0, L_0x7f1c9ffcfb58;
L_0x555556a84d60 .cmp/eq 32, L_0x555556a84c70, L_0x7f1c9ffcfba0;
L_0x555556a85590 .concat [ 3 29 0 0], v0x555556a5ba70_0, L_0x7f1c9ffcfbe8;
L_0x555556a850b0 .cmp/eq 32, L_0x555556a85590, L_0x7f1c9ffcfc30;
L_0x555556a853d0 .concat [ 3 29 0 0], v0x555556a5ba70_0, L_0x7f1c9ffcfc78;
L_0x555556a854c0 .cmp/eq 32, L_0x555556a853d0, L_0x7f1c9ffcfcc0;
L_0x555556a85bd0 .concat [ 1 1 1 1], L_0x555556a854c0, L_0x555556a854c0, L_0x555556a854c0, L_0x555556a854c0;
S_0x555556a4e6c0 .scope function.vec4.s32, "flip32" "flip32" 5 115, 5 115 0, S_0x5555569f4410;
 .timescale -9 -12;
; Variable flip32 is vec4 return value of scope S_0x555556a4e6c0
v0x555556a4e9c0_0 .var "x", 31 0;
TD_testbench.uut.CPU.flip32 ;
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a4e9c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip32 (store_vec4_to_lval)
    %end;
S_0x555556a5bed0 .scope module, "CW" "Clockworks" 5 417, 6 33 0, S_0x5555569f3800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_0x555556a5c080 .param/l "SLOW" 0 6 41, +C4<00000000000000000000000000000000>;
v0x555556a5c470_0 .net "CLK", 0 0, v0x555556a5efe0_0;  alias, 1 drivers
v0x555556a5c550_0 .net "RESET", 0 0, v0x555556a60fc0_0;  alias, 1 drivers
v0x555556a5c610_0 .net "clk", 0 0, L_0x555556a87280;  alias, 1 drivers
v0x555556a5c710_0 .net "resetn", 0 0, L_0x555556a87900;  alias, 1 drivers
S_0x555556a5c150 .scope generate, "genblk1" "genblk1" 6 52, 6 52 0, S_0x555556a5bed0;
 .timescale -9 -12;
L_0x555556a87280 .functor BUFZ 1, v0x555556a5efe0_0, C4<0>, C4<0>, C4<0>;
v0x555556a5c370_0 .var "reset_cnt", 2 0;
E_0x555556996f60 .event posedge, v0x555556a5c550_0, v0x555556a59e90_0;
L_0x555556a87900 .reduce/and v0x555556a5c370_0;
S_0x555556a5c830 .scope module, "MyGPIO" "simple_gpio_output_ip" 5 425, 7 1 0, S_0x5555569f3800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "i_sel";
    .port_info 3 /INPUT 1 "i_we";
    .port_info 4 /INPUT 32 "i_wdata";
    .port_info 5 /OUTPUT 32 "o_rdata";
    .port_info 6 /OUTPUT 4 "o_gpio";
L_0x555556a879a0 .functor BUFZ 32, v0x555556a5d160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556a5cb40_0 .net "clk", 0 0, L_0x555556a87280;  alias, 1 drivers
v0x555556a5cc30_0 .net "i_sel", 0 0, L_0x555556a86860;  alias, 1 drivers
v0x555556a5ccf0_0 .net "i_wdata", 31 0, L_0x555556a82100;  alias, 1 drivers
v0x555556a5cdc0_0 .net "i_we", 0 0, L_0x555556a85940;  alias, 1 drivers
v0x555556a5ce60_0 .net "o_gpio", 3 0, L_0x555556a87a10;  alias, 1 drivers
v0x555556a5cf90_0 .net "o_rdata", 31 0, L_0x555556a879a0;  alias, 1 drivers
v0x555556a5d070_0 .net "resetn", 0 0, L_0x555556a87900;  alias, 1 drivers
v0x555556a5d160_0 .var "storage", 31 0;
L_0x555556a87a10 .part v0x555556a5d160_0, 0, 4;
S_0x555556a5d360 .scope module, "RAM" "Memory" 5 347, 5 10 0, S_0x5555569f3800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "mem_addr";
    .port_info 2 /OUTPUT 32 "mem_rdata";
    .port_info 3 /INPUT 1 "mem_rstrb";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wmask";
v0x555556a5d610 .array "MEM", 1535 0, 31 0;
v0x555556a5d6f0_0 .net "clk", 0 0, L_0x555556a87280;  alias, 1 drivers
v0x555556a5d7b0_0 .net "mem_addr", 31 0, L_0x555556a84b80;  alias, 1 drivers
v0x555556a5d850_0 .var "mem_rdata", 31 0;
v0x555556a5d8f0_0 .net "mem_rstrb", 0 0, L_0x555556a86260;  1 drivers
v0x555556a5da00_0 .net "mem_wdata", 31 0, L_0x555556a82100;  alias, 1 drivers
v0x555556a5db10_0 .net "mem_wmask", 3 0, L_0x555556a86400;  1 drivers
v0x555556a5dbf0_0 .net "word_addr", 29 0, L_0x555556a85a30;  1 drivers
L_0x555556a85a30 .part L_0x555556a84b80, 2, 30;
S_0x555556a5ddd0 .scope module, "UART" "corescore_emitter_uart" 5 377, 8 1 0, S_0x5555569f3800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_valid";
    .port_info 4 /OUTPUT 1 "o_ready";
    .port_info 5 /OUTPUT 1 "o_uart_tx";
P_0x555556a37f10 .param/l "START_VALUE" 1 8 14, +C4<0000000000000000000000000000000000000000000000000000010011100010>;
P_0x555556a37f50 .param/l "WIDTH" 1 8 16, +C4<00000000000000000000000000001011>;
P_0x555556a37f90 .param/l "baud_rate" 0 8 4, +C4<00000000000000000010010110000000>;
P_0x555556a37fd0 .param/l "clk_freq_hz" 0 8 3, +C4<0000000000000000000000000000000000000000101101110001101100000000>;
L_0x555556a86c30 .functor OR 1, L_0x555556a869b0, L_0x555556a86b40, C4<0>, C4<0>;
v0x555556a5e340_0 .net *"_ivl_1", 0 0, L_0x555556a869b0;  1 drivers
v0x555556a5e440_0 .net *"_ivl_3", 0 0, L_0x555556a86a50;  1 drivers
v0x555556a5e500_0 .net *"_ivl_5", 0 0, L_0x555556a86b40;  1 drivers
v0x555556a5e5a0_0 .var "cnt", 11 0;
v0x555556a5e680_0 .var "data", 9 0;
v0x555556a5e7b0_0 .net "i_clk", 0 0, L_0x555556a87280;  alias, 1 drivers
v0x555556a5e850_0 .net "i_data", 7 0, L_0x555556a86ec0;  1 drivers
v0x555556a5e930_0 .net "i_rst", 0 0, L_0x555556a86d40;  1 drivers
v0x555556a5e9f0_0 .net "i_valid", 0 0, L_0x555556a86660;  alias, 1 drivers
v0x555556a5eb40_0 .var "o_ready", 0 0;
v0x555556a5ec00_0 .net "o_uart_tx", 0 0, L_0x555556a86c30;  alias, 1 drivers
L_0x555556a869b0 .part v0x555556a5e680_0, 0, 1;
L_0x555556a86a50 .reduce/or v0x555556a5e680_0;
L_0x555556a86b40 .reduce/nor L_0x555556a86a50;
S_0x555556a5edc0 .scope module, "hfosc" "SB_HFOSC" 5 408, 3 4 0, S_0x5555569f3800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKHFEN";
    .port_info 1 /INPUT 1 "CLKHFPU";
    .port_info 2 /OUTPUT 1 "CLKHF";
P_0x555556a5cbe0 .param/str "CLKHF_DIV" 0 3 9, "0b10";
v0x555556a5efe0_0 .var "CLKHF", 0 0;
L_0x7f1c9ffcfde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556a5f0a0_0 .net "CLKHFEN", 0 0, L_0x7f1c9ffcfde0;  1 drivers
L_0x7f1c9ffcfe28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556a5f140_0 .net "CLKHFPU", 0 0, L_0x7f1c9ffcfe28;  1 drivers
    .scope S_0x5555569f4410;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a4f360_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556a5ba70_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x5555569f4410;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a5a110_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x555556a5a110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555556a5a110_0;
    %store/vec4a v0x555556a4f600, 4, 0;
T_2.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555556a5a110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555556a5a110_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .thread T_2;
    .scope S_0x5555569f4410;
T_3 ;
    %wait E_0x555556a3bd20;
    %load/vec4 v0x555556a59f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x555556a5a030_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556a5a1f0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %load/vec4 v0x555556a59bf0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v0x555556a59db0_0;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x555556a5aa50_0;
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555556a4f1e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555556a4f2a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x555556a59a30_0;
    %load/vec4 v0x555556a59b10_0;
    %xor;
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x555556a5b8b0_0;
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x555556a59a30_0;
    %load/vec4 v0x555556a59b10_0;
    %or;
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x555556a59a30_0;
    %load/vec4 v0x555556a59b10_0;
    %and;
    %store/vec4 v0x555556a59cd0_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555569f4410;
T_4 ;
    %wait E_0x555556a3b9f0;
    %load/vec4 v0x555556a59f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a5bb50_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x555556a4eba0_0;
    %store/vec4 v0x555556a5bb50_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x555556a4eba0_0;
    %nor/r;
    %store/vec4 v0x555556a5bb50_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x555556a4f1e0_0;
    %store/vec4 v0x555556a5bb50_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x555556a4f1e0_0;
    %nor/r;
    %store/vec4 v0x555556a5bb50_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x555556a4f2a0_0;
    %store/vec4 v0x555556a5bb50_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x555556a4f2a0_0;
    %nor/r;
    %store/vec4 v0x555556a5bb50_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555569f4410;
T_5 ;
    %wait E_0x55555696c800;
    %load/vec4 v0x555556a5b390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a4f360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555556a5bcf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x555556a5b2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555556a5bc10_0;
    %load/vec4 v0x555556a5b2b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a4f600, 0, 4;
T_5.2 ;
    %load/vec4 v0x555556a5ba70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x555556a5ae70_0;
    %assign/vec4 v0x555556a5a1f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x555556a5b530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556a4f600, 4;
    %assign/vec4 v0x555556a5b450_0, 0;
    %load/vec4 v0x555556a5b6f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556a4f600, 4;
    %assign/vec4 v0x555556a5b610_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x555556a5a8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x555556a5b1d0_0;
    %assign/vec4 v0x555556a4f360_0, 0;
T_5.13 ;
    %load/vec4 v0x555556a5a810_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %load/vec4 v0x555556a5a990_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.17, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.18, 9;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 9;
 ; End of false expr.
    %blend;
T_5.18;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %load/vec4 v0x555556a5a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %vpi_call 5 286 "$finish" {0 0 0};
T_5.19 ;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556a5ba70_0, 0;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556a5d360;
T_6 ;
    %vpi_call 5 22 "$readmemh", "firmware.hex", v0x555556a5d610 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x555556a5d360;
T_7 ;
    %wait E_0x55555696c800;
    %load/vec4 v0x555556a5d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x555556a5dbf0_0;
    %load/vec4a v0x555556a5d610, 4;
    %assign/vec4 v0x555556a5d850_0, 0;
T_7.0 ;
    %load/vec4 v0x555556a5db10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555556a5da00_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x555556a5dbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a5d610, 0, 4;
T_7.2 ;
    %load/vec4 v0x555556a5db10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x555556a5da00_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x555556a5dbf0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a5d610, 4, 5;
T_7.4 ;
    %load/vec4 v0x555556a5db10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x555556a5da00_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x555556a5dbf0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a5d610, 4, 5;
T_7.6 ;
    %load/vec4 v0x555556a5db10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x555556a5da00_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x555556a5dbf0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a5d610, 4, 5;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555556a5ddd0;
T_8 ;
    %wait E_0x55555696c800;
    %load/vec4 v0x555556a5e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x555556a5e5a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555556a5e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556a5eb40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555556a5e5a0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556a5e680_0;
    %or/r;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556a5eb40_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x555556a5e9f0_0;
    %load/vec4 v0x555556a5eb40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a5eb40_0, 0;
T_8.4 ;
T_8.3 ;
    %load/vec4 v0x555556a5eb40_0;
    %load/vec4 v0x555556a5e5a0_0;
    %parti/s 1, 11, 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1250, 0, 12;
    %assign/vec4 v0x555556a5e5a0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x555556a5e5a0_0;
    %subi 1, 0, 12;
    %assign/vec4 v0x555556a5e5a0_0, 0;
T_8.7 ;
    %load/vec4 v0x555556a5e5a0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555556a5e680_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556a5e680_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x555556a5e9f0_0;
    %load/vec4 v0x555556a5eb40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555556a5e850_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555556a5e680_0, 0;
T_8.10 ;
T_8.9 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555556a5edc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a5efe0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x555556a5edc0;
T_10 ;
    %delay 41666, 0;
    %load/vec4 v0x555556a5efe0_0;
    %inv;
    %store/vec4 v0x555556a5efe0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555556a5c150;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556a5c370_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x555556a5c150;
T_12 ;
    %wait E_0x555556996f60;
    %load/vec4 v0x555556a5c550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556a5c370_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555556a5c370_0;
    %load/vec4 v0x555556a5c710_0;
    %nor/r;
    %pad/u 3;
    %add;
    %assign/vec4 v0x555556a5c370_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555556a5c830;
T_13 ;
    %wait E_0x55555696c800;
    %load/vec4 v0x555556a5d070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a5d160_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555556a5cc30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x555556a5cdc0_0;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x555556a5ccf0_0;
    %assign/vec4 v0x555556a5d160_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5555569f3800;
T_14 ;
    %wait E_0x55555696c800;
    %load/vec4 v0x555556a60d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 5 398 "$write", "%c", &PV<v0x555556a60900_0, 0, 8> {0 0 0};
    %vpi_call 5 399 "$fflush", 32'b10000000000000000000000000000001 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5555569f5020;
T_15 ;
    %vpi_call 4 21 "$dumpfile", "gpio_test.vcd" {0 0 0};
    %vpi_call 4 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555569f5020 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556a610d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a60fc0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556a60fc0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a60fc0_0, 0, 1;
    %delay 600000000, 0;
    %vpi_call 4 35 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./femtopll.v";
    "sim_cells.v";
    "tb.v";
    "riscv.v";
    "./clockworks.v";
    "simple_gpio_output_ip.v";
    "./emitter_uart.v";
