Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: m.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "m.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "m"
Output Format                      : NGC
Target Device                      : xc3s400-4-tq144

---- Source Options
Top Module Name                    : m
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/pwm.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" in Library work.
Architecture behavioral of Entity drivermotor is up to date.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/Write_to_USB.vhd" in Library work.
Architecture behavioral of Entity write_to_usb is up to date.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/micro_com2.vhd" in Library work.
Architecture behavioral of Entity micro_com2 is up to date.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" in Library work.
Architecture behavioral of Entity m is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <m> in library <work> (architecture <behavioral>) with generics.
	n = 11

Analyzing hierarchy for entity <drivermotor> in library <work> (architecture <behavioral>) with generics.
	n = 11

Analyzing hierarchy for entity <Write_to_USB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <micro_com2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>) with generics.
	n = 11


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <m> in library <work> (Architecture <behavioral>).
	n = 11
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 147: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 150: Unconnected output port 'M_show' of component 'drivermotor'.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 150: Unconnected output port 'LED' of component 'drivermotor'.
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 150: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 153: Unconnected output port 'M_show' of component 'drivermotor'.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 153: Unconnected output port 'LED' of component 'drivermotor'.
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 153: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 156: Unconnected output port 'M_show' of component 'drivermotor'.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 156: Unconnected output port 'LED' of component 'drivermotor'.
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 156: Different binding for component: <drivermotor>. Port <M_show> does not match.
Entity <m> analyzed. Unit <m> generated.

Analyzing generic Entity <drivermotor> in library <work> (Architecture <behavioral>).
	n = 11
WARNING:Xst:819 - "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" line 128: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <FREE_WHEEL>
WARNING:Xst:819 - "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" line 370: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <M_Kp_fp>
WARNING:Xst:1610 - "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" line 564: Width mismatch. <M_PD> has a width of 31 bits but assigned expression is 28-bit wide.
Entity <drivermotor> analyzed. Unit <drivermotor> generated.

Analyzing generic Entity <PWM> in library <work> (Architecture <behavioral>).
	n = 11
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <Write_to_USB> in library <work> (Architecture <behavioral>).
Entity <Write_to_USB> analyzed. Unit <Write_to_USB> generated.

Analyzing Entity <micro_com2> in library <work> (Architecture <behavioral>).
Entity <micro_com2> analyzed. Unit <micro_com2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Write_to_USB>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/Write_to_USB.vhd".
    Found finite state machine <FSM_0> for signal <cnt1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK_USB                   (rising_edge)        |
    | Clock enable       | cnt1$not0000              (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <USB_WR>.
    Found 8-bit register for signal <DATA_USB>.
    Found 16-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <Write_to_USB> synthesized.


Synthesizing Unit <micro_com2>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/micro_com2.vhd".
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | CLK_PAR                   (negative)           |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <RPM1>.
    Found 16-bit register for signal <RPM2>.
    Found 16-bit register for signal <RPM3>.
    Found 16-bit register for signal <RPM4>.
    Found 1-bit register for signal <FREE_WHEELS>.
    Found 32-bit register for signal <motor_rpm_high>.
    Found 32-bit register for signal <motor_rpm_low>.
    Found 8-bit register for signal <motor_rpm_tmp>.
    Found 8-bit comparator equal for signal <state$cmp_eq0000> created at line 57.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 137 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <micro_com2> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/pwm.vhd".
    Found 1-bit register for signal <oc_out>.
    Found 11-bit up counter for signal <Cnt_1>.
    Found 11-bit up counter for signal <Cnt_2>.
    Found 11-bit comparator greatequal for signal <oc_out$cmp_ge0000> created at line 29.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <drivermotor>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd".
WARNING:Xst:653 - Signal <M_Kd_fp> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000001000.
WARNING:Xst:1780 - Signal <M_ERR_LAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit subtractor for signal <$sub0000> created at line 385.
    Found 16-bit subtractor for signal <$sub0002> created at line 392.
    Found 1-bit register for signal <CLK_TIMER>.
    Found 1-bit register for signal <DIR>.
    Found 5-bit register for signal <HALL1_COUNT>.
    Found 5-bit adder for signal <HALL1_COUNT$share0000>.
    Found 1-bit register for signal <hall1_past>.
    Found 5-bit register for signal <HALL2_COUNT>.
    Found 5-bit adder for signal <HALL2_COUNT$share0000>.
    Found 1-bit register for signal <hall2_past>.
    Found 5-bit register for signal <HALL3_COUNT>.
    Found 5-bit adder for signal <HALL3_COUNT$share0000>.
    Found 1-bit register for signal <hall3_past>.
    Found 28-bit comparator greatequal for signal <M_D$cmp_ge0000> created at line 558.
    Found 28-bit comparator less for signal <M_D$cmp_lt0000> created at line 559.
    Found 16-bit register for signal <M_ERR>.
    Found 16-bit register for signal <M_Kp_fp>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0000>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0001>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0002>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0003>.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0000> created at line 385.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0001> created at line 385.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0002> created at line 385.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0003> created at line 385.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0004> created at line 400.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0005> created at line 400.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0006> created at line 406.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0000> created at line 392.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0001> created at line 396.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0002> created at line 396.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0003> created at line 388.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0004> created at line 388.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0000> created at line 385.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0001> created at line 385.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0002> created at line 388.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0003> created at line 396.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0004> created at line 396.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0005> created at line 392.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0000> created at line 406.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0001> created at line 400.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0002> created at line 400.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0003> created at line 388.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0004> created at line 388.
    Found 16-bit adder for signal <M_Kp_fp$share0000> created at line 392.
    Found 22-bit comparator greatequal for signal <M_P$cmp_ge0000> created at line 548.
    Found 22-bit comparator lessequal for signal <M_P$cmp_le0000> created at line 549.
    Found 17x16-bit multiplier for signal <M_P_fp$mult0000> created at line 545.
    Found 31-bit comparator greatequal for signal <M_PD$cmp_ge0000> created at line 566.
    Found 31-bit comparator less for signal <M_PD$cmp_lt0000> created at line 567.
    Found 28-bit subtractor for signal <M_PD$sub0000> created at line 564.
    Found 31-bit adder for signal <M_PD_ABS$addsub0000>.
    Found 11-bit register for signal <M_PID>.
    Found 16-bit comparator lessequal for signal <M_PID$cmp_le0000> created at line 578.
    Found 16-bit adder for signal <M_RPM_DIR$addsub0000> created at line 289.
    Found 16-bit register for signal <M_RPMF>.
    Found 24-bit adder for signal <RPM_ABS$add0001> created at line 274.
    Found 24-bit adder for signal <RPM_ABS$addsub0000>.
    Found 24-bit register for signal <RPM_DIFF>.
    Found 24-bit subtractor for signal <RPM_DIFF$sub0000> created at line 279.
    Found 1-bit register for signal <RPM_DIR>.
    Found 24-bit up accumulator for signal <RPM_F>.
    Found 5-bit adder for signal <RPM_H$addsub0000> created at line 270.
    Found 5-bit adder for signal <RPM_H$addsub0001> created at line 270.
    Found 5x11-bit multiplier for signal <RPM_H$mult0000> created at line 272.
    Found 24-bit subtractor for signal <RPM_s$sub0000> created at line 273.
    Found 16-bit register for signal <SETPOINT_LAST>.
    Found 16-bit subtractor for signal <sub0001$sub0000> created at line 382.
    Found 17-bit up counter for signal <TIMER_COUNT>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred 120 D-type flip-flop(s).
	inferred  20 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  30 Comparator(s).
Unit <drivermotor> synthesized.


Synthesizing Unit <m>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd".
Unit <m> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 17x16-bit multiplier                                  : 4
 5x11-bit multiplier                                   : 4
# Adders/Subtractors                                   : 80
 16-bit adder                                          : 24
 16-bit subtractor                                     : 12
 24-bit adder                                          : 8
 24-bit subtractor                                     : 8
 28-bit subtractor                                     : 4
 31-bit adder                                          : 4
 5-bit adder                                           : 20
# Counters                                             : 9
 11-bit up counter                                     : 4
 16-bit up counter                                     : 1
 17-bit up counter                                     : 4
# Accumulators                                         : 4
 24-bit up accumulator                                 : 4
# Registers                                            : 80
 1-bit register                                        : 30
 11-bit register                                       : 4
 16-bit register                                       : 20
 24-bit register                                       : 4
 5-bit register                                        : 12
 8-bit register                                        : 10
# Comparators                                          : 125
 11-bit comparator greatequal                          : 4
 16-bit comparator greatequal                          : 28
 16-bit comparator greater                             : 20
 16-bit comparator less                                : 20
 16-bit comparator lessequal                           : 28
 22-bit comparator greatequal                          : 4
 22-bit comparator lessequal                           : 4
 28-bit comparator greatequal                          : 4
 28-bit comparator less                                : 4
 31-bit comparator greatequal                          : 4
 31-bit comparator less                                : 4
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <prl_com/state/FSM> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000001
 s1    | 0000010
 s2    | 0000100
 s3    | 0001000
 s4    | 0010000
 s5    | 0100000
 s6    | 1000000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FT245/cnt1/FSM> on signal <cnt1[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
WARNING:Xst:2677 - Node <RPM_DIFF_0> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_1> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_2> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_3> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_4> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_5> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_6> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_7> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_8> of sequential type is unconnected in block <driver1>.
WARNING:Xst:2677 - Node <RPM_DIFF_0> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_1> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_2> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_3> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_4> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_5> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_6> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_7> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_8> of sequential type is unconnected in block <driver2>.
WARNING:Xst:2677 - Node <RPM_DIFF_0> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_1> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_2> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_3> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_4> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_5> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_6> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_7> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_8> of sequential type is unconnected in block <driver3>.
WARNING:Xst:2677 - Node <RPM_DIFF_0> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_1> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_2> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_3> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_4> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_5> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_6> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_7> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_8> of sequential type is unconnected in block <driver4>.
WARNING:Xst:2677 - Node <RPM_DIFF_0> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_1> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_2> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_3> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_4> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_5> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_6> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_7> of sequential type is unconnected in block <drivermotor>.
WARNING:Xst:2677 - Node <RPM_DIFF_8> of sequential type is unconnected in block <drivermotor>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 8
 17x16-bit multiplier                                  : 4
 5x11-bit multiplier                                   : 4
# Adders/Subtractors                                   : 80
 11-bit adder                                          : 4
 16-bit adder                                          : 24
 16-bit subtractor                                     : 12
 24-bit adder                                          : 8
 24-bit subtractor                                     : 8
 28-bit subtractor                                     : 4
 5-bit adder                                           : 20
# Counters                                             : 9
 11-bit up counter                                     : 4
 16-bit up counter                                     : 1
 17-bit up counter                                     : 4
# Accumulators                                         : 4
 24-bit up accumulator                                 : 4
# Registers                                            : 594
 Flip-Flops                                            : 594
# Comparators                                          : 125
 11-bit comparator greatequal                          : 4
 16-bit comparator greatequal                          : 28
 16-bit comparator greater                             : 20
 16-bit comparator less                                : 20
 16-bit comparator lessequal                           : 28
 22-bit comparator greatequal                          : 4
 22-bit comparator lessequal                           : 4
 28-bit comparator greatequal                          : 4
 28-bit comparator less                                : 4
 31-bit comparator greatequal                          : 4
 31-bit comparator less                                : 4
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_Kp_fp_0> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <m> ...

Optimizing unit <Write_to_USB> ...

Optimizing unit <micro_com2> ...

Optimizing unit <drivermotor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block m, actual ratio is 44.

Final Macro Processing ...

Processing Unit <m> :
	Found 2-bit shift register for signal <FT245/cnt1_FSM_FFd6>.
Unit <m> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 825
 Flip-Flops                                            : 825
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : m.ngr
Top Level Output File Name         : m
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 63

Cell Usage :
# BELS                             : 6001
#      GND                         : 1
#      INV                         : 434
#      LUT1                        : 235
#      LUT2                        : 796
#      LUT2_D                      : 4
#      LUT2_L                      : 4
#      LUT3                        : 715
#      LUT3_L                      : 12
#      LUT4                        : 679
#      LUT4_D                      : 4
#      LUT4_L                      : 36
#      MULT_AND                    : 16
#      MUXCY                       : 1871
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 1188
# FlipFlops/Latches                : 826
#      FD                          : 56
#      FDE                         : 678
#      FDR                         : 92
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 25
#      OBUF                        : 37
# MULTs                            : 8
#      MULT18X18                   : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-4 

 Number of Slices:                     1543  out of   3584    43%  
 Number of Slice Flip Flops:            826  out of   7168    11%  
 Number of 4 input LUTs:               2920  out of   7168    40%  
    Number used as logic:              2919
    Number used as Shift registers:       1
 Number of IOs:                          63
 Number of bonded IOBs:                  63  out of     97    64%  
 Number of MULT18X18s:                    8  out of     16    50%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 827   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 32.101ns (Maximum Frequency: 31.152MHz)
   Minimum input arrival time before clock: 8.397ns
   Maximum output required time after clock: 10.632ns
   Maximum combinational path delay: 9.156ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 32.101ns (frequency: 31.152MHz)
  Total number of paths / destination ports: 6292520879 / 1430
-------------------------------------------------------------------------
Delay:               32.101ns (Levels of Logic = 54)
  Source:            driver4/M_RPMF_0 (FF)
  Destination:       driver4/M_PID_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: driver4/M_RPMF_0 to driver4/M_PID_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.720   1.256  driver4/M_RPMF_0 (driver4/M_RPMF_0)
     LUT1:I0->O            1   0.551   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<0>_rt (driver4/Madd_M_RPM_DIR_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<0> (driver4/Madd_M_RPM_DIR_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<1> (driver4/Madd_M_RPM_DIR_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<2> (driver4/Madd_M_RPM_DIR_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<3> (driver4/Madd_M_RPM_DIR_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<4> (driver4/Madd_M_RPM_DIR_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<5> (driver4/Madd_M_RPM_DIR_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<6> (driver4/Madd_M_RPM_DIR_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<7> (driver4/Madd_M_RPM_DIR_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<8> (driver4/Madd_M_RPM_DIR_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<9> (driver4/Madd_M_RPM_DIR_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<10> (driver4/Madd_M_RPM_DIR_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<11> (driver4/Madd_M_RPM_DIR_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<12> (driver4/Madd_M_RPM_DIR_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<13> (driver4/Madd_M_RPM_DIR_addsub0000_cy<13>)
     MUXCY:CI->O           0   0.064   0.000  driver4/Madd_M_RPM_DIR_addsub0000_cy<14> (driver4/Madd_M_RPM_DIR_addsub0000_cy<14>)
     XORCY:CI->O           2   0.904   0.945  driver4/Madd_M_RPM_DIR_addsub0000_xor<15> (driver4/M_RPM_DIR_addsub0000<15>)
     LUT3:I2->O            2   0.551   1.072  driver4/M_RPM_DIR<15>1_1 (driver4/M_RPM_DIR<15>1)
     LUT2:I1->O            0   0.551   0.000  driver4/Msub_sub0001_sub0000_lut<15> (driver4/Msub_sub0001_sub0000_lut<15>)
     XORCY:LI->O          35   0.622   1.870  driver4/Msub_sub0001_sub0000_xor<15> (driver4/sub0001_sub0000<15>)
     MULT18X18:A16->P30    4   4.780   1.256  driver4/Mmult_M_P_fp_mult0000 (driver4/M_P_fp_mult0000<30>)
     LUT2:I0->O            1   0.551   0.000  driver4/Mcompar_M_P_cmp_ge0000_lut<5> (driver4/Mcompar_M_P_cmp_ge0000_lut<5>)
     MUXCY:S->O            1   0.500   0.000  driver4/Mcompar_M_P_cmp_ge0000_cy<5> (driver4/Mcompar_M_P_cmp_ge0000_cy<5>)
     MUXCY:CI->O          44   0.303   2.117  driver4/Mcompar_M_P_cmp_ge0000_cy<6> (driver4/M_P_cmp_ge0000)
     LUT3:I1->O            1   0.551   0.827  driver4/M_P_mux0001<0>1 (driver4/M_P_mux0001<0>)
     LUT4:I3->O            1   0.551   0.000  driver4/Msub_M_PD_sub0000_lut<0> (driver4/Msub_M_PD_sub0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  driver4/Msub_M_PD_sub0000_cy<0> (driver4/Msub_M_PD_sub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<1> (driver4/Msub_M_PD_sub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<2> (driver4/Msub_M_PD_sub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<3> (driver4/Msub_M_PD_sub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<4> (driver4/Msub_M_PD_sub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<5> (driver4/Msub_M_PD_sub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<6> (driver4/Msub_M_PD_sub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<7> (driver4/Msub_M_PD_sub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<8> (driver4/Msub_M_PD_sub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<9> (driver4/Msub_M_PD_sub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<10> (driver4/Msub_M_PD_sub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<11> (driver4/Msub_M_PD_sub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<12> (driver4/Msub_M_PD_sub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<13> (driver4/Msub_M_PD_sub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<14> (driver4/Msub_M_PD_sub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<15> (driver4/Msub_M_PD_sub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<16> (driver4/Msub_M_PD_sub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<17> (driver4/Msub_M_PD_sub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<18> (driver4/Msub_M_PD_sub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<19> (driver4/Msub_M_PD_sub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<20> (driver4/Msub_M_PD_sub0000_cy<20>)
     MUXCY:CI->O           0   0.064   0.000  driver4/Msub_M_PD_sub0000_cy<21> (driver4/Msub_M_PD_sub0000_cy<21>)
     XORCY:CI->O          18   0.904   1.756  driver4/Msub_M_PD_sub0000_xor<22> (driver4/Mcompar_M_PD_cmp_ge0000_lut<7>)
     LUT1:I0->O            1   0.551   0.000  driver4/Mcompar_M_PD_cmp_ge0000_cy<7>_rt (driver4/Mcompar_M_PD_cmp_ge0000_cy<7>_rt)
     MUXCY:S->O           19   0.739   1.518  driver4/Mcompar_M_PD_cmp_ge0000_cy<7> (driver4/Mcompar_M_PD_cmp_ge0000_cy<7>)
     LUT4:I2->O            3   0.551   0.933  driver4/Madd_M_PD_ABS_addsub0000_Madd_cy<6>11_SW0 (N122)
     LUT4_L:I3->LO         1   0.551   0.126  driver4/Madd_M_PD_ABS_addsub0000_Madd_cy<6>11 (driver4/Madd_M_PD_ABS_addsub0000_Madd_cy<6>)
     LUT4:I3->O            1   0.551   0.000  driver4/M_PID_mux0001<2> (driver4/M_PID_mux0001<2>)
     FDE:D                     0.203          driver4/M_PID_8
    ----------------------------------------
    Total                     32.101ns (18.425ns logic, 13.676ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 739 / 377
-------------------------------------------------------------------------
Offset:              8.397ns (Levels of Logic = 5)
  Source:            RPM_IN<3> (PAD)
  Destination:       prl_com/motor_rpm_tmp_7 (FF)
  Destination Clock: clk rising

  Data Path: RPM_IN<3> to prl_com/motor_rpm_tmp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.821   1.329  RPM_IN_3_IBUF (RPM_IN_3_IBUF)
     LUT4:I1->O            1   0.551   1.140  prl_com/state_cmp_eq0000826 (prl_com/state_cmp_eq0000826)
     LUT4:I0->O            8   0.551   1.422  prl_com/state_cmp_eq00008136 (prl_com/state_cmp_eq0000)
     LUT4:I0->O            8   0.551   1.278  prl_com/motor_rpm_tmp_mux0000<0>2 (prl_com/N02)
     LUT4:I1->O            1   0.551   0.000  prl_com/motor_rpm_tmp_mux0000<7>1 (prl_com/motor_rpm_tmp_mux0000<7>)
     FDE:D                     0.203          prl_com/motor_rpm_tmp_7
    ----------------------------------------
    Total                      8.397ns (3.228ns logic, 5.169ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 70 / 34
-------------------------------------------------------------------------
Offset:              10.632ns (Levels of Logic = 3)
  Source:            prl_com/FREE_WHEELS (FF)
  Destination:       M1n1 (PAD)
  Source Clock:      clk rising

  Data Path: prl_com/FREE_WHEELS to M1n1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.720   1.432  prl_com/FREE_WHEELS (prl_com/FREE_WHEELS)
     LUT2:I1->O            3   0.551   0.933  driver4/M3n1_SW0 (N2)
     LUT4:I3->O            1   0.551   0.801  driver4/M3n1 (M3n4_OBUF)
     OBUF:I->O                 5.644          M3n4_OBUF (M3n4)
    ----------------------------------------
    Total                     10.632ns (7.466ns logic, 3.166ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 51 / 27
-------------------------------------------------------------------------
Delay:               9.156ns (Levels of Logic = 3)
  Source:            HALL12 (PAD)
  Destination:       M1n2 (PAD)

  Data Path: HALL12 to M1n2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.821   1.339  HALL12_IBUF (HALL12_IBUF)
     LUT4:I1->O            1   0.551   0.801  driver2/M3p1 (M3p2_OBUF)
     OBUF:I->O                 5.644          M3p2_OBUF (M3p2)
    ----------------------------------------
    Total                      9.156ns (7.016ns logic, 2.140ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.77 secs
 
--> 

Total memory usage is 331160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :    1 (   0 filtered)

