#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct  6 15:06:58 2022
# Process ID: 976
# Current directory: D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.runs/synth_1
# Command line: vivado.exe -log Adder_to_FND_by_decoder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_to_FND_by_decoder.tcl
# Log file: D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.runs/synth_1/Adder_to_FND_by_decoder.vds
# Journal file: D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Adder_to_FND_by_decoder.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.820 ; gain = 460.676
Command: synth_design -top Adder_to_FND_by_decoder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder_to_FND_by_decoder' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/new/Adder_to_FND_by_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_FND' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Bcd_to_fnd/Bcd_to_fnd.srcs/sources_1/new/BCD_to_FND.v:3]
INFO: [Synth 8-6157] synthesizing module 'FND_select_decoder' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Bcd_to_fnd/Bcd_to_fnd.srcs/sources_1/new/FND_select_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FND_select_decoder' (1#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Bcd_to_fnd/Bcd_to_fnd.srcs/sources_1/new/FND_select_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_FND_decoder' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Bcd_to_fnd/Bcd_to_fnd.srcs/sources_1/new/BCD_to_FND_decoder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Bcd_to_fnd/Bcd_to_fnd.srcs/sources_1/new/BCD_to_FND_decoder.v:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_FND_decoder' (2#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Bcd_to_fnd/Bcd_to_fnd.srcs/sources_1/new/BCD_to_FND_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_FND' (3#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Bcd_to_fnd/Bcd_to_fnd.srcs/sources_1/new/BCD_to_FND.v:3]
INFO: [Synth 8-6157] synthesizing module 'Sub_adder_4bit' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/Sub_adder_4bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'FA_4bit' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/FA_4bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Full_adder' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/Full_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Half_adder' [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/Half_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Half_adder' (4#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/Half_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Full_adder' (5#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/Full_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FA_4bit' (6#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/FA_4bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sub_adder_4bit' (7#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/imports/xilinx_2020/Adder/Adder.srcs/sources_1/new/Sub_adder_4bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder_to_FND_by_decoder' (8#1) [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/sources_1/new/Adder_to_FND_by_decoder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/constrs_1/imports/gates/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/constrs_1/imports/gates/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.srcs/constrs_1/imports/gates/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adder_to_FND_by_decoder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adder_to_FND_by_decoder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	  13 Input    8 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1173.754 ; gain = 15.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1173.754 ; gain = 15.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1193.875 ; gain = 36.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     4|
|2     |LUT4 |     1|
|3     |LUT5 |     2|
|4     |LUT6 |     9|
|5     |IBUF |    12|
|6     |OBUF |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1199.660 ; gain = 41.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1199.660 ; gain = 41.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1211.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.770 ; gain = 58.949
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_2020/Adder_to_FND_by_decoder/Adder_to_FND_by_decoder.runs/synth_1/Adder_to_FND_by_decoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder_to_FND_by_decoder_utilization_synth.rpt -pb Adder_to_FND_by_decoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 15:08:13 2022...
