// Seed: 2524893980
module module_0 (
    output tri0 id_0
    , id_3,
    output tri0 id_1
);
  wire id_4;
  wire id_5;
  wire id_6;
  module_2();
  wire id_7;
  wire id_8 = id_4;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wor  id_3,
    output tri1 id_4,
    input  tri0 id_5,
    input  tri  id_6,
    output wand id_7
);
  wire id_9;
  module_0(
      id_0, id_1
  );
endmodule
module module_2;
  uwire id_1;
  id_2(
      .id_0(1 & id_3), .id_1(), .id_2({id_1, 1 == 1}), .id_3(1 - 1)
  );
endmodule
