# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 16,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# End time: 18:54:43 on Nov 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 16,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 18:54:43 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 16,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 18:54:43 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 16,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 18:54:43 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 16,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 18:54:43 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 18:54:45 on Nov 16,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(220)
#    Time: 49152250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 220
do runlab_line_drawer_vertical.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:51 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# End time: 17:45:51 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:45:53 on Nov 17,2023, Elapsed time: 22:51:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_vertical_tb 
# Start time: 17:45:54 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_vertical_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(176)
#    Time: 5450 ps  Iteration: 1  Instance: /line_drawer_vertical_tb
# Break in Module line_drawer_vertical_tb at ./line_drawer.sv line 176
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_vertical}
do runlab_line_drawer_left_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:05 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# End time: 17:51:05 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:51:07 on Nov 17,2023, Elapsed time: 0:05:13
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_gradual_tb 
# Start time: 17:51:08 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_gradual_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_left_up_gradual
# Error in macro ./runlab_line_drawer_left_up_gradual.do line 33
# Cannot open macro file: wave_line_drawer_left_up_gradual
#     while executing
# "do wave_line_drawer_left_up_gradual"
add wave -position end  sim:/line_drawer_left_up_gradual_tb/clk
add wave -position end  sim:/line_drawer_left_up_gradual_tb/reset
add wave -position end  sim:/line_drawer_left_up_gradual_tb/done
add wave -position end  sim:/line_drawer_left_up_gradual_tb/x0
add wave -position end  sim:/line_drawer_left_up_gradual_tb/y0
add wave -position end  sim:/line_drawer_left_up_gradual_tb/x1
add wave -position end  sim:/line_drawer_left_up_gradual_tb/y1
add wave -position end  sim:/line_drawer_left_up_gradual_tb/x
add wave -position end  sim:/line_drawer_left_up_gradual_tb/y
add wave -position end  sim:/line_drawer_left_up_gradual_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_up_gradual}
do runlab_line_drawer_left_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:47 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# End time: 17:51:47 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:51:48 on Nov 17,2023, Elapsed time: 0:00:40
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_gradual_tb 
# Start time: 17:51:48 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(202)
#    Time: 5450 ps  Iteration: 1  Instance: /line_drawer_left_up_gradual_tb
# Break in Module line_drawer_left_up_gradual_tb at ./line_drawer.sv line 202
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_up_gradual}
do runlab_line_drawer_left_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:21 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# End time: 17:54:21 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:54:26 on Nov 17,2023, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_gradual_tb 
# Start time: 17:54:26 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(208)
#    Time: 5450 ps  Iteration: 1  Instance: /line_drawer_left_up_gradual_tb
# Break in Module line_drawer_left_up_gradual_tb at ./line_drawer.sv line 208
do runlab_line_drawer_horizontal.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# End time: 17:55:29 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:31 on Nov 17,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_horizontal_tb 
# Start time: 17:55:31 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_horizontal_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(157)
#    Time: 10350 ps  Iteration: 1  Instance: /line_drawer_horizontal_tb
# Break in Module line_drawer_horizontal_tb at ./line_drawer.sv line 157
do runlab_line_drawer_horizontal.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:13 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# End time: 17:56:13 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:56:15 on Nov 17,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_horizontal_tb 
# Start time: 17:56:15 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_horizontal_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(156)
#    Time: 10350 ps  Iteration: 1  Instance: /line_drawer_horizontal_tb
# Break in Module line_drawer_horizontal_tb at ./line_drawer.sv line 156
do runlab_line_drawer_horizontal.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:47 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# End time: 17:56:47 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:56:53 on Nov 17,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_horizontal_tb 
# Start time: 17:56:53 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_horizontal_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(156)
#    Time: 5550 ps  Iteration: 1  Instance: /line_drawer_horizontal_tb
# Break in Module line_drawer_horizontal_tb at ./line_drawer.sv line 156
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_horizontal}
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:42 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 17:59:42 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:59:43 on Nov 17,2023, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 17:59:43 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_left_up_steep_tb
# Error in macro ./runlab_line_drawer_left_up_steep.do line 33
# Cannot open macro file: wave_line_drawer_left_up_steep_tb
#     while executing
# "do wave_line_drawer_left_up_steep_tb"
add wave -position end  sim:/line_drawer_left_up_steep_tb/clk
add wave -position end  sim:/line_drawer_left_up_steep_tb/reset
add wave -position end  sim:/line_drawer_left_up_steep_tb/done
add wave -position end  sim:/line_drawer_left_up_steep_tb/x0
add wave -position end  sim:/line_drawer_left_up_steep_tb/y0
add wave -position end  sim:/line_drawer_left_up_steep_tb/x1
add wave -position end  sim:/line_drawer_left_up_steep_tb/y1
add wave -position end  sim:/line_drawer_left_up_steep_tb/x
add wave -position end  sim:/line_drawer_left_up_steep_tb/y
add wave -position end  sim:/line_drawer_left_up_steep_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_up_steep}
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:12 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:00:12 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:00:13 on Nov 17,2023, Elapsed time: 0:00:30
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:00:13 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_left_up_steep_tb
# Error in macro ./runlab_line_drawer_left_up_steep.do line 33
# Cannot open macro file: wave_line_drawer_left_up_steep_tb
#     while executing
# "do wave_line_drawer_left_up_steep_tb"
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:28 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:00:28 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:00:29 on Nov 17,2023, Elapsed time: 0:00:16
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:00:29 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(232)
#    Time: 10150 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 232
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:53 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:00:54 on Nov 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:00:59 on Nov 17,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:00:59 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(232)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 232
add wave -position end  sim:/line_drawer_left_up_steep_tb/dut/my_x0
add wave -position end  sim:/line_drawer_left_up_steep_tb/dut/my_x1
add wave -position end  sim:/line_drawer_left_up_steep_tb/dut/my_y0
add wave -position end  sim:/line_drawer_left_up_steep_tb/dut/my_y1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_up_steep}
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:01:58 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:02:00 on Nov 17,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:02:00 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(232)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 232
add wave -position end  sim:/line_drawer_left_up_steep_tb/dut/is_steep
add wave -position end  sim:/line_drawer_left_up_steep_tb/dut/is_steep
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_up_steep}
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:02 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:03:02 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:03:05 on Nov 17,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:03:06 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(232)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 232
add wave -position end  sim:/line_drawer_left_up_steep_tb/dut/y_step
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_up_steep}
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:41 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:05:41 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:05:42 on Nov 17,2023, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:05:42 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(232)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 232
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:22 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:08:23 on Nov 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:08:24 on Nov 17,2023, Elapsed time: 0:02:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:08:24 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(233)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 233
do runlab_line_drawer_horizontal.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:11 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:09:11 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:09:12 on Nov 17,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_horizontal_tb 
# Start time: 18:09:12 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_horizontal_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(157)
#    Time: 5550 ps  Iteration: 1  Instance: /line_drawer_horizontal_tb
# Break in Module line_drawer_horizontal_tb at ./line_drawer.sv line 157
do runlab_line_drawer_left_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:25 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:09:25 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:09:27 on Nov 17,2023, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_gradual_tb 
# Start time: 18:09:27 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(208)
#    Time: 5450 ps  Iteration: 1  Instance: /line_drawer_left_up_gradual_tb
# Break in Module line_drawer_left_up_gradual_tb at ./line_drawer.sv line 208
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:48 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:09:48 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:09:51 on Nov 17,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:09:51 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(233)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 233
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_up_steep}
do runlab_line_drawer_left_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:16 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# End time: 18:10:16 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:18 on Nov 17,2023, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_steep_tb 
# Start time: 18:10:18 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(233)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_up_steep_tb
# Break in Module line_drawer_left_up_steep_tb at ./line_drawer.sv line 233
do runlab_line_drawer_right_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:48 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# End time: 18:12:48 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:12:50 on Nov 17,2023, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_gradual_tb 
# Start time: 18:12:50 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(208)
#    Time: 5450 ps  Iteration: 1  Instance: /line_drawer_left_up_gradual_tb
# Break in Module line_drawer_left_up_gradual_tb at ./line_drawer.sv line 208
do runlab_line_drawer_right_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:11 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# End time: 18:14:11 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:14:14 on Nov 17,2023, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_up_gradual_tb 
# Start time: 18:14:14 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_up_gradual_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_right_up_gradual
# Error in macro ./runlab_line_drawer_right_up_gradual.do line 33
# Cannot open macro file: wave_line_drawer_right_up_gradual
#     while executing
# "do wave_line_drawer_right_up_gradual"
add wave -position end  sim:/line_drawer_right_up_gradual_tb/clk
add wave -position end  sim:/line_drawer_right_up_gradual_tb/reset
add wave -position end  sim:/line_drawer_right_up_gradual_tb/done
add wave -position end  sim:/line_drawer_right_up_gradual_tb/x0
add wave -position end  sim:/line_drawer_right_up_gradual_tb/y0
add wave -position end  sim:/line_drawer_right_up_gradual_tb/x1
add wave -position end  sim:/line_drawer_right_up_gradual_tb/y1
add wave -position end  sim:/line_drawer_right_up_gradual_tb/x
add wave -position end  sim:/line_drawer_right_up_gradual_tb/y
add wave -position end  sim:/line_drawer_right_up_gradual_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_right_up_gradual}
do runlab_line_drawer_right_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:54 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# End time: 18:14:54 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:14:56 on Nov 17,2023, Elapsed time: 0:00:42
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_up_gradual_tb 
# Start time: 18:14:56 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_up_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(258)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_right_up_gradual_tb
# Break in Module line_drawer_right_up_gradual_tb at ./line_drawer.sv line 258
do runlab_line_drawer_right_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:54 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# End time: 18:15:54 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:15:56 on Nov 17,2023, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_up_steep_tb 
# Start time: 18:15:56 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_up_steep_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_right_up_steep
# Error in macro ./runlab_line_drawer_right_up_steep.do line 33
# Cannot open macro file: wave_line_drawer_right_up_steep
#     while executing
# "do wave_line_drawer_right_up_steep"
add wave -position end  sim:/line_drawer_right_up_steep_tb/clk
add wave -position end  sim:/line_drawer_right_up_steep_tb/reset
add wave -position end  sim:/line_drawer_right_up_steep_tb/done
add wave -position end  sim:/line_drawer_right_up_steep_tb/x0
add wave -position end  sim:/line_drawer_right_up_steep_tb/y0
add wave -position end  sim:/line_drawer_right_up_steep_tb/x1
add wave -position end  sim:/line_drawer_right_up_steep_tb/y1
add wave -position end  sim:/line_drawer_right_up_steep_tb/x
add wave -position end  sim:/line_drawer_right_up_steep_tb/y
add wave -position end  sim:/line_drawer_right_up_steep_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_right_up_steep}
do runlab_line_drawer_right_up_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:25 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# End time: 18:16:25 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:16:27 on Nov 17,2023, Elapsed time: 0:00:31
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_up_steep_tb 
# Start time: 18:16:27 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_up_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(283)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_right_up_steep_tb
# Break in Module line_drawer_right_up_steep_tb at ./line_drawer.sv line 283
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_right_up_steep}
do runlab_line_drawer_left_down_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:22 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# End time: 18:20:22 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:20:24 on Nov 17,2023, Elapsed time: 0:03:57
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_gradual_tb 
# Start time: 18:20:25 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_gradual_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_left_down_gradual
# Error in macro ./runlab_line_drawer_left_down_gradual.do line 33
# Cannot open macro file: wave_line_drawer_left_down_gradual
#     while executing
# "do wave_line_drawer_left_down_gradual"
add wave -position end  sim:/line_drawer_left_down_gradual_tb/clk
add wave -position end  sim:/line_drawer_left_down_gradual_tb/reset
add wave -position end  sim:/line_drawer_left_down_gradual_tb/done
add wave -position end  sim:/line_drawer_left_down_gradual_tb/x0
add wave -position end  sim:/line_drawer_left_down_gradual_tb/y0
add wave -position end  sim:/line_drawer_left_down_gradual_tb/x1
add wave -position end  sim:/line_drawer_left_down_gradual_tb/y1
add wave -position end  sim:/line_drawer_left_down_gradual_tb/x
add wave -position end  sim:/line_drawer_left_down_gradual_tb/y
add wave -position end  sim:/line_drawer_left_down_gradual_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_down_gradual}
do runlab_line_drawer_left_down_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:59 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# End time: 18:20:59 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:21:00 on Nov 17,2023, Elapsed time: 0:00:35
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_gradual_tb 
# Start time: 18:21:00 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(308)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_down_gradual_tb
# Break in Module line_drawer_left_down_gradual_tb at ./line_drawer.sv line 308
do runlab_line_drawer_left_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:49 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# End time: 18:21:50 on Nov 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:21:51 on Nov 17,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_steep_tb 
# Start time: 18:21:51 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_steep_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_left_down_steep
# Error in macro ./runlab_line_drawer_left_down_steep.do line 33
# Cannot open macro file: wave_line_drawer_left_down_steep
#     while executing
# "do wave_line_drawer_left_down_steep"
add wave -position end  sim:/line_drawer_left_down_steep_tb/clk
add wave -position end  sim:/line_drawer_left_down_steep_tb/reset
add wave -position end  sim:/line_drawer_left_down_steep_tb/done
add wave -position end  sim:/line_drawer_left_down_steep_tb/x0
add wave -position end  sim:/line_drawer_left_down_steep_tb/y0
add wave -position end  sim:/line_drawer_left_down_steep_tb/x1
add wave -position end  sim:/line_drawer_left_down_steep_tb/y1
add wave -position end  sim:/line_drawer_left_down_steep_tb/x
add wave -position end  sim:/line_drawer_left_down_steep_tb/y
add wave -position end  sim:/line_drawer_left_down_steep_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_left_down_steep}
do runlab_line_drawer_left_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:34 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# End time: 18:22:34 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:22:35 on Nov 17,2023, Elapsed time: 0:00:44
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_steep_tb 
# Start time: 18:22:35 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(333)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_down_steep_tb
# Break in Module line_drawer_left_down_steep_tb at ./line_drawer.sv line 333
do runlab_line_drawer_left_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:59 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:26:59 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:27:00 on Nov 17,2023, Elapsed time: 0:04:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_up_gradual_tb 
# Start time: 18:27:00 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_up_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(208)
#    Time: 5450 ps  Iteration: 1  Instance: /line_drawer_left_up_gradual_tb
# Break in Module line_drawer_left_up_gradual_tb at ./line_drawer.sv line 208
do runlab_line_drawer_left_down_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:02 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:29:02 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:29:03 on Nov 17,2023, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_gradual_tb 
# Start time: 18:29:03 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(308)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_down_gradual_tb
# Break in Module line_drawer_left_down_gradual_tb at ./line_drawer.sv line 308
do runlab_line_drawer_left_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:11 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:30:11 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:30:12 on Nov 17,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_steep_tb 
# Start time: 18:30:12 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(333)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_left_down_steep_tb
# Break in Module line_drawer_left_down_steep_tb at ./line_drawer.sv line 333
do runlab_line_drawer_left_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:40 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:30:40 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:30:47 on Nov 17,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_steep_tb 
# Start time: 18:30:47 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(333)
#    Time: 10150 ps  Iteration: 1  Instance: /line_drawer_left_down_steep_tb
# Break in Module line_drawer_left_down_steep_tb at ./line_drawer.sv line 333
do runlab_line_drawer_left_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:24 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:31:24 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:31:31 on Nov 17,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_steep_tb 
# Start time: 18:31:31 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(333)
#    Time: 5550 ps  Iteration: 1  Instance: /line_drawer_left_down_steep_tb
# Break in Module line_drawer_left_down_steep_tb at ./line_drawer.sv line 333
do runlab_line_drawer_left_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:23 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:33:23 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:33:25 on Nov 17,2023, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_left_down_steep_tb 
# Start time: 18:33:26 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_left_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(334)
#    Time: 5550 ps  Iteration: 1  Instance: /line_drawer_left_down_steep_tb
# Break in Module line_drawer_left_down_steep_tb at ./line_drawer.sv line 334
do runlab_line_drawer_right_up_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:34:45 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:34:46 on Nov 17,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_up_gradual_tb 
# Start time: 18:34:46 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_up_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(259)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_right_up_gradual_tb
# Break in Module line_drawer_right_up_gradual_tb at ./line_drawer.sv line 259
do runlab_line_drawer_right_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:06 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:36:06 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:36:08 on Nov 17,2023, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_down_steep_tb 
# Start time: 18:36:08 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_down_steep_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_right_down_steep
# Error in macro ./runlab_line_drawer_right_down_steep.do line 33
# Cannot open macro file: wave_line_drawer_right_down_steep
#     while executing
# "do wave_line_drawer_right_down_steep"
add wave -position end  sim:/line_drawer_right_down_steep_tb/clk
add wave -position end  sim:/line_drawer_right_down_steep_tb/reset
add wave -position end  sim:/line_drawer_right_down_steep_tb/done
add wave -position end  sim:/line_drawer_right_down_steep_tb/x0
add wave -position end  sim:/line_drawer_right_down_steep_tb/y0
add wave -position end  sim:/line_drawer_right_down_steep_tb/x1
add wave -position end  sim:/line_drawer_right_down_steep_tb/y1
add wave -position end  sim:/line_drawer_right_down_steep_tb/x
add wave -position end  sim:/line_drawer_right_down_steep_tb/y
add wave -position end  sim:/line_drawer_right_down_steep_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_right_down_steep}
do runlab_line_drawer_right_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:44 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:36:45 on Nov 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:36:46 on Nov 17,2023, Elapsed time: 0:00:38
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_down_steep_tb 
# Start time: 18:36:46 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(384)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_right_down_steep_tb
# Break in Module line_drawer_right_down_steep_tb at ./line_drawer.sv line 384
do runlab_line_drawer_right_down_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:10 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:38:10 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:38:17 on Nov 17,2023, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_down_gradual_tb 
# Start time: 18:38:17 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_down_gradual_tb
# Loading work.line_drawer
# ** Error: Cannot open macro file: wave_line_drawer_right_down_gradual
# Error in macro ./runlab_line_drawer_right_down_gradual.do line 33
# Cannot open macro file: wave_line_drawer_right_down_gradual
#     while executing
# "do wave_line_drawer_right_down_gradual"
add wave -position end  sim:/line_drawer_right_down_gradual_tb/clk
add wave -position end  sim:/line_drawer_right_down_gradual_tb/reset
add wave -position end  sim:/line_drawer_right_down_gradual_tb/done
add wave -position end  sim:/line_drawer_right_down_gradual_tb/x0
add wave -position end  sim:/line_drawer_right_down_gradual_tb/y0
add wave -position end  sim:/line_drawer_right_down_gradual_tb/x1
add wave -position end  sim:/line_drawer_right_down_gradual_tb/y1
add wave -position end  sim:/line_drawer_right_down_gradual_tb/x
add wave -position end  sim:/line_drawer_right_down_gradual_tb/y
add wave -position end  sim:/line_drawer_right_down_gradual_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer_right_down_gradual}
do runlab_line_drawer_right_down_gradual.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:55 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:38:55 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:38:57 on Nov 17,2023, Elapsed time: 0:00:40
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_down_gradual_tb 
# Start time: 18:38:57 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_down_gradual_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(359)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_right_down_gradual_tb
# Break in Module line_drawer_right_down_gradual_tb at ./line_drawer.sv line 359
do runlab_line_drawer_right_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:53 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:39:53 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:39:55 on Nov 17,2023, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_down_steep_tb 
# Start time: 18:39:55 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(384)
#    Time: 4550 ps  Iteration: 1  Instance: /line_drawer_right_down_steep_tb
# Break in Module line_drawer_right_down_steep_tb at ./line_drawer.sv line 384
do runlab_line_drawer_right_down_steep.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:19 on Nov 17,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_horizontal_tb
# -- Compiling module line_drawer_vertical_tb
# -- Compiling module line_drawer_left_up_gradual_tb
# -- Compiling module line_drawer_left_up_steep_tb
# -- Compiling module line_drawer_right_up_gradual_tb
# -- Compiling module line_drawer_right_up_steep_tb
# -- Compiling module line_drawer_left_down_gradual_tb
# -- Compiling module line_drawer_left_down_steep_tb
# -- Compiling module line_drawer_right_down_gradual_tb
# -- Compiling module line_drawer_right_down_steep_tb
# 
# Top level modules:
# 	line_drawer_horizontal_tb
# 	line_drawer_vertical_tb
# 	line_drawer_left_up_gradual_tb
# 	line_drawer_left_up_steep_tb
# 	line_drawer_right_up_gradual_tb
# 	line_drawer_right_up_steep_tb
# 	line_drawer_left_down_gradual_tb
# 	line_drawer_left_down_steep_tb
# 	line_drawer_right_down_gradual_tb
# 	line_drawer_right_down_steep_tb
# End time: 18:40:19 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:40:21 on Nov 17,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_right_down_steep_tb 
# Start time: 18:40:21 on Nov 17,2023
# Loading sv_std.std
# Loading work.line_drawer_right_down_steep_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(384)
#    Time: 5650 ps  Iteration: 1  Instance: /line_drawer_right_down_steep_tb
# Break in Module line_drawer_right_down_steep_tb at ./line_drawer.sv line 384
