
*** Running vivado
    with args -log bd_dlmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_dlmb_v10_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_dlmb_v10_0
Command: synth_design -top bd_dlmb_v10_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2909
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.902 ; gain = 379.770 ; free physical = 9266 ; free virtual = 12988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3689.867; parent = 2723.844; children = 966.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_dlmb_v10_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/synth/bd_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/synth/bd_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831' bound to instance 'POR_FF_I' of component 'FDS' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bd_dlmb_v10_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/synth/bd_dlmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2790.809 ; gain = 452.676 ; free physical = 9104 ; free virtual = 12826
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3756.836; parent = 2790.812; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2808.621 ; gain = 470.488 ; free physical = 9216 ; free virtual = 12939
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3774.648; parent = 2808.625; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2808.621 ; gain = 470.488 ; free physical = 9226 ; free virtual = 12950
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3774.648; parent = 2808.625; children = 966.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.559 ; gain = 0.000 ; free physical = 9171 ; free virtual = 12897
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/bd_dlmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/bd_dlmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_dlmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_dlmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.559 ; gain = 0.000 ; free physical = 9051 ; free virtual = 12850
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2881.559 ; gain = 0.000 ; free physical = 9053 ; free virtual = 12852
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 9114 ; free virtual = 12913
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 9113 ; free virtual = 12912
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_dlmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 9110 ; free virtual = 12909
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 9073 ; free virtual = 12874
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8999 ; free virtual = 12808
Synthesis current peak Physical Memory [PSS] (MB): peak = 1947.419; parent = 1812.487; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8925 ; free virtual = 12742
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.330; parent = 1862.405; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8916 ; free virtual = 12733
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.330; parent = 1862.405; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8905 ; free virtual = 12722
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8758 ; free virtual = 12578
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8757 ; free virtual = 12578
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8765 ; free virtual = 12585
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8764 ; free virtual = 12585
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8783 ; free virtual = 12603
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8787 ; free virtual = 12607
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8783 ; free virtual = 12603
Synthesis current peak Physical Memory [PSS] (MB): peak = 1997.526; parent = 1862.602; children = 134.932
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.570; parent = 2849.547; children = 966.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2881.559 ; gain = 470.488 ; free physical = 8852 ; free virtual = 12672
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.559 ; gain = 543.426 ; free physical = 8888 ; free virtual = 12709
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.559 ; gain = 0.000 ; free physical = 8886 ; free virtual = 12706
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.559 ; gain = 0.000 ; free physical = 9029 ; free virtual = 12849
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete, checksum: a8baf918
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2881.559 ; gain = 849.520 ; free physical = 9223 ; free virtual = 13044
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_dlmb_v10_0_synth_1/bd_dlmb_v10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_dlmb_v10_0, cache-ID = 8b859a7611e3417d
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_dlmb_v10_0_synth_1/bd_dlmb_v10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_dlmb_v10_0_utilization_synth.rpt -pb bd_dlmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 22:44:12 2024...
