[INF:CM0023] Creating log file ../../build/tests/OneClock/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] tb.v:2: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] tb.v:2: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:2: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/OneClock/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module: work@tb (work@tb) tb.v:2: , endln:19:9, parent:work@tb
  |vpiDefName:work@tb
  |vpiFullName:work@tb
  |vpiProcess:
  \_initial: , parent:work@tb
    |vpiStmt:
    \_begin: (work@tb), line:5:10, endln:8:5
      |vpiFullName:work@tb
      |vpiStmt:
      \_sys_func_call: ($monitor), line:6:4, endln:6:43, parent:work@tb
        |vpiName:$monitor
        |vpiArgument:
        \_constant: , line:6:13, endln:6:31
          |vpiConstType:6
          |vpiDecompile:@%0dns clk = %0d
          |vpiSize:16
          |STRING:@%0dns clk = %0d
        |vpiArgument:
        \_sys_func_call: ($time), line:6:32, endln:6:37, parent:$monitor
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@tb.clk), line:6:38, endln:6:41, parent:$monitor
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:6, endln:3:9, parent:work@tb
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiNetType:48
      |vpiStmt:
      \_delay_control: , line:7:4, endln:7:19, parent:work@tb
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:7:9, endln:7:19
          |vpiName:$finish
  |vpiProcess:
  \_initial: , parent:work@tb
    |vpiStmt:
    \_begin: (work@tb), line:11:2, endln:13:5
      |vpiFullName:work@tb
      |vpiStmt:
      \_assignment: , line:12:4, endln:12:11, parent:work@tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:12:4, endln:12:7, parent:work@tb
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:6, endln:3:9, parent:work@tb
        |vpiRhs:
        \_constant: , line:12:10, endln:12:11
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiProcess:
  \_always: , line:15:2, endln:16:18, parent:work@tb
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , line:16:4, endln:16:18
      |#5
      |vpiStmt:
      \_assignment: , line:16:7, endln:16:17
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:16:7, endln:16:10
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:6, endln:3:9, parent:work@tb
        |vpiRhs:
        \_operation: , line:16:13, endln:16:14
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), line:16:14, endln:16:17
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), line:3:6, endln:3:9, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:6, parent:work@tb
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
|uhdmtopModules:
\_module: work@tb (work@tb) tb.v:2: , endln:19:9
  |vpiDefName:work@tb
  |vpiName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:6, endln:3:9, parent:work@tb
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

