
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Lab9/Exp5/pa.fromNetlist.tcl
# create_project -name Exp5 -dir "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Lab9/Exp5/planAhead_run_1" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Lab9/Exp5/Exp5.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Lab9/Exp5} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Exp5.ucf" [current_fileset -constrset]
Adding file '/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Lab9/Exp5/Exp5.ucf' to fileset 'constrs_1'
# add_files [list {Exp5.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Exp5.ngc ...
WARNING:NetListWriters:298 - No output is written to Exp5.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_89/XLXI_5/Mcompar_clk_1k_cmp_gt0000_lut<11 : 0> on block Exp5 is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Exp5.edif ...
ngc2edif: Total memory usage is 105968 kilobytes

Parsing EDIF File [./planAhead_run_1/Exp5.data/cache/Exp5_ngc_36aee3cc.edif]
Finished Parsing EDIF File [./planAhead_run_1/Exp5.data/cache/Exp5_ngc_36aee3cc.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'FMAP' instantiated in module 'XLXI_79/I_36_16'.
Resolution: File names need to match cell names: an EDIF definition will be found in FMAP.edf; a HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Lab9/Exp5/Exp5.ucf]
Finished Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Lab9/Exp5/Exp5.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: fa8d824b
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2813.488 ; gain = 137.367
startgroup
set_property package_pin F12 [get_ports {anO[3]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {anO[2]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {anO[1]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {anO[0]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Timer_Q[1]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {Timer_Q[0]}]
endgroup
startgroup
set_property package_pin C8 [get_ports CLK]
endgroup
startgroup
set_property package_pin B8 [get_ports SYS_CLK]
endgroup
startgroup
set_property package_pin N13 [get_ports {sseg[7]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {sseg[6]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {sseg[4]}]
endgroup
set_property package_pin "" [get_ports [list  {sseg[5]}]]
set_property package_pin "" [get_ports [list  {sseg[4]}]]
startgroup
set_property package_pin H12 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {sseg[1]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {sseg[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 13 13:58:59 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
