# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1_fmul_32ns_cud.vhd" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1_fadd_32ns_bkb.vhd" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1.vhd" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/vhdl/CMFRL1_fadd_32ns_bkb.vhd" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ip/design_RL1_CMFRL1_0_1/sim/design_RL1_CMFRL1_0_1.vhd" \

# Do not sort compile order
nosort
