#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cf7bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ce7ba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d0b060 .functor NOT 1, L_0x1d33900, C4<0>, C4<0>, C4<0>;
L_0x1d33690 .functor XOR 1, L_0x1d334a0, L_0x1d335f0, C4<0>, C4<0>;
L_0x1d337f0 .functor XOR 1, L_0x1d33690, L_0x1d33750, C4<0>, C4<0>;
v0x1d305f0_0 .net *"_ivl_10", 0 0, L_0x1d33750;  1 drivers
v0x1d306f0_0 .net *"_ivl_12", 0 0, L_0x1d337f0;  1 drivers
v0x1d307d0_0 .net *"_ivl_2", 0 0, L_0x1d32470;  1 drivers
v0x1d30890_0 .net *"_ivl_4", 0 0, L_0x1d334a0;  1 drivers
v0x1d30970_0 .net *"_ivl_6", 0 0, L_0x1d335f0;  1 drivers
v0x1d30aa0_0 .net *"_ivl_8", 0 0, L_0x1d33690;  1 drivers
v0x1d30b80_0 .net "a", 0 0, v0x1d2dab0_0;  1 drivers
v0x1d30c20_0 .net "b", 0 0, v0x1d2db50_0;  1 drivers
v0x1d30cc0_0 .net "c", 0 0, v0x1d2dbf0_0;  1 drivers
v0x1d30d60_0 .var "clk", 0 0;
v0x1d30e00_0 .net "d", 0 0, v0x1d2dd30_0;  1 drivers
v0x1d30ea0_0 .net "q_dut", 0 0, L_0x1d33340;  1 drivers
v0x1d30f40_0 .net "q_ref", 0 0, L_0x1ceca40;  1 drivers
v0x1d30fe0_0 .var/2u "stats1", 159 0;
v0x1d31080_0 .var/2u "strobe", 0 0;
v0x1d31120_0 .net "tb_match", 0 0, L_0x1d33900;  1 drivers
v0x1d311e0_0 .net "tb_mismatch", 0 0, L_0x1d0b060;  1 drivers
v0x1d312a0_0 .net "wavedrom_enable", 0 0, v0x1d2de20_0;  1 drivers
v0x1d31340_0 .net "wavedrom_title", 511 0, v0x1d2dec0_0;  1 drivers
L_0x1d32470 .concat [ 1 0 0 0], L_0x1ceca40;
L_0x1d334a0 .concat [ 1 0 0 0], L_0x1ceca40;
L_0x1d335f0 .concat [ 1 0 0 0], L_0x1d33340;
L_0x1d33750 .concat [ 1 0 0 0], L_0x1ceca40;
L_0x1d33900 .cmp/eeq 1, L_0x1d32470, L_0x1d337f0;
S_0x1ceb500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ce7ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ceca40 .functor OR 1, v0x1d2dbf0_0, v0x1d2db50_0, C4<0>, C4<0>;
v0x1d0b2d0_0 .net "a", 0 0, v0x1d2dab0_0;  alias, 1 drivers
v0x1d0b370_0 .net "b", 0 0, v0x1d2db50_0;  alias, 1 drivers
v0x1cecb90_0 .net "c", 0 0, v0x1d2dbf0_0;  alias, 1 drivers
v0x1cecc30_0 .net "d", 0 0, v0x1d2dd30_0;  alias, 1 drivers
v0x1d2d0b0_0 .net "q", 0 0, L_0x1ceca40;  alias, 1 drivers
S_0x1d2d260 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ce7ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d2dab0_0 .var "a", 0 0;
v0x1d2db50_0 .var "b", 0 0;
v0x1d2dbf0_0 .var "c", 0 0;
v0x1d2dc90_0 .net "clk", 0 0, v0x1d30d60_0;  1 drivers
v0x1d2dd30_0 .var "d", 0 0;
v0x1d2de20_0 .var "wavedrom_enable", 0 0;
v0x1d2dec0_0 .var "wavedrom_title", 511 0;
E_0x1cfbb60/0 .event negedge, v0x1d2dc90_0;
E_0x1cfbb60/1 .event posedge, v0x1d2dc90_0;
E_0x1cfbb60 .event/or E_0x1cfbb60/0, E_0x1cfbb60/1;
E_0x1cfbdb0 .event posedge, v0x1d2dc90_0;
E_0x1ce49f0 .event negedge, v0x1d2dc90_0;
S_0x1d2d5b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d2d260;
 .timescale -12 -12;
v0x1d2d7b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d2d8b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d2d260;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d2e020 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ce7ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d01630 .functor AND 1, v0x1d2dab0_0, v0x1d2db50_0, C4<1>, C4<1>;
L_0x1d0b0d0 .functor AND 1, v0x1d2dab0_0, v0x1d2dbf0_0, C4<1>, C4<1>;
L_0x1d315f0 .functor AND 1, v0x1d2dab0_0, v0x1d2dd30_0, C4<1>, C4<1>;
L_0x1d31720 .functor AND 1, v0x1d2db50_0, v0x1d2dbf0_0, C4<1>, C4<1>;
L_0x1d317f0 .functor AND 1, v0x1d2db50_0, v0x1d2dd30_0, C4<1>, C4<1>;
L_0x1d31890 .functor AND 1, v0x1d2dbf0_0, v0x1d2dd30_0, C4<1>, C4<1>;
L_0x1d31970 .functor OR 1, L_0x1d31720, L_0x1d317f0, C4<0>, C4<0>;
L_0x1d319e0 .functor OR 1, L_0x1d31970, L_0x1d31890, C4<0>, C4<0>;
L_0x1d31aa0 .functor NOT 1, L_0x1d319e0, C4<0>, C4<0>, C4<0>;
L_0x1d31b60 .functor AND 1, L_0x1d01630, L_0x1d31aa0, C4<1>, C4<1>;
L_0x1d31cd0 .functor OR 1, L_0x1d317f0, L_0x1d31890, C4<0>, C4<0>;
L_0x1d31d40 .functor NOT 1, L_0x1d31cd0, C4<0>, C4<0>, C4<0>;
L_0x1d31e20 .functor AND 1, L_0x1d0b0d0, L_0x1d31d40, C4<1>, C4<1>;
L_0x1d31f30 .functor OR 1, L_0x1d31b60, L_0x1d31e20, C4<0>, C4<0>;
L_0x1d31db0 .functor OR 1, L_0x1d31720, L_0x1d31890, C4<0>, C4<0>;
L_0x1d32150 .functor NOT 1, L_0x1d31db0, C4<0>, C4<0>, C4<0>;
L_0x1d32250 .functor AND 1, L_0x1d315f0, L_0x1d32150, C4<1>, C4<1>;
L_0x1d32360 .functor OR 1, L_0x1d31f30, L_0x1d32250, C4<0>, C4<0>;
L_0x1d32510 .functor OR 1, L_0x1d315f0, L_0x1d31890, C4<0>, C4<0>;
L_0x1d32580 .functor NOT 1, L_0x1d32510, C4<0>, C4<0>, C4<0>;
L_0x1d326f0 .functor AND 1, L_0x1d31720, L_0x1d32580, C4<1>, C4<1>;
L_0x1d32760 .functor OR 1, L_0x1d32360, L_0x1d326f0, C4<0>, C4<0>;
L_0x1d32930 .functor OR 1, L_0x1d0b0d0, L_0x1d31890, C4<0>, C4<0>;
L_0x1d329a0 .functor NOT 1, L_0x1d32930, C4<0>, C4<0>, C4<0>;
L_0x1d32b30 .functor AND 1, L_0x1d317f0, L_0x1d329a0, C4<1>, C4<1>;
L_0x1d32c30 .functor OR 1, L_0x1d32760, L_0x1d32b30, C4<0>, C4<0>;
L_0x1d32e20 .functor OR 1, L_0x1d01630, L_0x1d0b0d0, C4<0>, C4<0>;
L_0x1d32f20 .functor OR 1, L_0x1d32e20, L_0x1d315f0, C4<0>, C4<0>;
L_0x1d33110 .functor NOT 1, L_0x1d32f20, C4<0>, C4<0>, C4<0>;
L_0x1d33180 .functor AND 1, L_0x1d31890, L_0x1d33110, C4<1>, C4<1>;
L_0x1d33340 .functor OR 1, L_0x1d32c30, L_0x1d33180, C4<0>, C4<0>;
v0x1d2e310_0 .net *"_ivl_12", 0 0, L_0x1d31970;  1 drivers
v0x1d2e3f0_0 .net *"_ivl_14", 0 0, L_0x1d319e0;  1 drivers
v0x1d2e4d0_0 .net *"_ivl_16", 0 0, L_0x1d31aa0;  1 drivers
v0x1d2e5c0_0 .net *"_ivl_18", 0 0, L_0x1d31b60;  1 drivers
v0x1d2e6a0_0 .net *"_ivl_20", 0 0, L_0x1d31cd0;  1 drivers
v0x1d2e7d0_0 .net *"_ivl_22", 0 0, L_0x1d31d40;  1 drivers
v0x1d2e8b0_0 .net *"_ivl_24", 0 0, L_0x1d31e20;  1 drivers
v0x1d2e990_0 .net *"_ivl_26", 0 0, L_0x1d31f30;  1 drivers
v0x1d2ea70_0 .net *"_ivl_28", 0 0, L_0x1d31db0;  1 drivers
v0x1d2eb50_0 .net *"_ivl_30", 0 0, L_0x1d32150;  1 drivers
v0x1d2ec30_0 .net *"_ivl_32", 0 0, L_0x1d32250;  1 drivers
v0x1d2ed10_0 .net *"_ivl_34", 0 0, L_0x1d32360;  1 drivers
v0x1d2edf0_0 .net *"_ivl_36", 0 0, L_0x1d32510;  1 drivers
v0x1d2eed0_0 .net *"_ivl_38", 0 0, L_0x1d32580;  1 drivers
v0x1d2efb0_0 .net *"_ivl_40", 0 0, L_0x1d326f0;  1 drivers
v0x1d2f090_0 .net *"_ivl_42", 0 0, L_0x1d32760;  1 drivers
v0x1d2f170_0 .net *"_ivl_44", 0 0, L_0x1d32930;  1 drivers
v0x1d2f250_0 .net *"_ivl_46", 0 0, L_0x1d329a0;  1 drivers
v0x1d2f330_0 .net *"_ivl_48", 0 0, L_0x1d32b30;  1 drivers
v0x1d2f410_0 .net *"_ivl_50", 0 0, L_0x1d32c30;  1 drivers
v0x1d2f4f0_0 .net *"_ivl_52", 0 0, L_0x1d32e20;  1 drivers
v0x1d2f5d0_0 .net *"_ivl_54", 0 0, L_0x1d32f20;  1 drivers
v0x1d2f6b0_0 .net *"_ivl_56", 0 0, L_0x1d33110;  1 drivers
v0x1d2f790_0 .net *"_ivl_58", 0 0, L_0x1d33180;  1 drivers
v0x1d2f870_0 .net "a", 0 0, v0x1d2dab0_0;  alias, 1 drivers
v0x1d2f910_0 .net "ab", 0 0, L_0x1d01630;  1 drivers
v0x1d2f9d0_0 .net "ac", 0 0, L_0x1d0b0d0;  1 drivers
v0x1d2fa90_0 .net "ad", 0 0, L_0x1d315f0;  1 drivers
v0x1d2fb50_0 .net "b", 0 0, v0x1d2db50_0;  alias, 1 drivers
v0x1d2fc40_0 .net "bc", 0 0, L_0x1d31720;  1 drivers
v0x1d2fd00_0 .net "bd", 0 0, L_0x1d317f0;  1 drivers
v0x1d2fdc0_0 .net "c", 0 0, v0x1d2dbf0_0;  alias, 1 drivers
v0x1d2feb0_0 .net "cd", 0 0, L_0x1d31890;  1 drivers
v0x1d30180_0 .net "d", 0 0, v0x1d2dd30_0;  alias, 1 drivers
v0x1d30270_0 .net "q", 0 0, L_0x1d33340;  alias, 1 drivers
S_0x1d303d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ce7ba0;
 .timescale -12 -12;
E_0x1cfb900 .event anyedge, v0x1d31080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d31080_0;
    %nor/r;
    %assign/vec4 v0x1d31080_0, 0;
    %wait E_0x1cfb900;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d2d260;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2dd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2dbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2db50_0, 0;
    %assign/vec4 v0x1d2dab0_0, 0;
    %wait E_0x1ce49f0;
    %wait E_0x1cfbdb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2dd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2dbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2db50_0, 0;
    %assign/vec4 v0x1d2dab0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cfbb60;
    %load/vec4 v0x1d2dab0_0;
    %load/vec4 v0x1d2db50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d2dbf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d2dd30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2dd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2dbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2db50_0, 0;
    %assign/vec4 v0x1d2dab0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d2d8b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cfbb60;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2dd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2dbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2db50_0, 0;
    %assign/vec4 v0x1d2dab0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ce7ba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d30d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d31080_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ce7ba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d30d60_0;
    %inv;
    %store/vec4 v0x1d30d60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ce7ba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d2dc90_0, v0x1d311e0_0, v0x1d30b80_0, v0x1d30c20_0, v0x1d30cc0_0, v0x1d30e00_0, v0x1d30f40_0, v0x1d30ea0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ce7ba0;
T_7 ;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ce7ba0;
T_8 ;
    %wait E_0x1cfbb60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d30fe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d30fe0_0, 4, 32;
    %load/vec4 v0x1d31120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d30fe0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d30fe0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d30fe0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d30f40_0;
    %load/vec4 v0x1d30f40_0;
    %load/vec4 v0x1d30ea0_0;
    %xor;
    %load/vec4 v0x1d30f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d30fe0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d30fe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d30fe0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit4/iter1/response3/top_module.sv";
