Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-EH4L094
Date:        Sat Mar 22 17:26:02 2025
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch TestProject_syn.prj
ProductType: synplify_pro





log file: "C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\TestProject\TestProject_Implmnt\TestProject.srr"
Running: TestProject_Implmnt in foreground

Running TestProject_syn|TestProject_Implmnt

Running: compile (Compile) on TestProject_syn|TestProject_Implmnt
# Sat Mar 22 17:26:02 2025

Running: compile_flow (Compile Process) on TestProject_syn|TestProject_Implmnt
# Sat Mar 22 17:26:02 2025

Running: compiler (Compile Input) on TestProject_syn|TestProject_Implmnt
# Sat Mar 22 17:26:02 2025
Copied C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\TestProject\TestProject_Implmnt\synwork\TestProject_comp.srs to C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\TestProject\TestProject_Implmnt\TestProject.srs

compiler completed
# Sat Mar 22 17:26:03 2025

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on TestProject_syn|TestProject_Implmnt
# Sat Mar 22 17:26:03 2025

multi_srs_gen completed
# Sat Mar 22 17:26:04 2025

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\TestProject\TestProject_Implmnt\synwork\TestProject_mult.srs to C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\TestProject\TestProject_Implmnt\TestProject.srs
Complete: Compile Process on TestProject_syn|TestProject_Implmnt

Running: premap (Pre-mapping) on TestProject_syn|TestProject_Implmnt
# Sat Mar 22 17:26:04 2025

premap completed
# Sat Mar 22 17:26:04 2025

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on TestProject_syn|TestProject_Implmnt

Running: map (Map) on TestProject_syn|TestProject_Implmnt
# Sat Mar 22 17:26:04 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on TestProject_syn|TestProject_Implmnt
# Sat Mar 22 17:26:04 2025
Copied C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\TestProject\TestProject_Implmnt\synwork\TestProject_m.srm to C:\Users\HP\Desktop\Maceng\FPGA PONG\Pong-in-FPGA\TestProject\TestProject_Implmnt\TestProject.srm

fpga_mapper completed
# Sat Mar 22 17:26:05 2025

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on TestProject_syn|TestProject_Implmnt
Complete: Logic Synthesis on TestProject_syn|TestProject_Implmnt

exit status=0

exit status=0

