{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1470312122513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1470312122523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 14:02:02 2016 " "Processing started: Thu Aug 04 14:02:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1470312122523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470312122523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Input_Baseline_Test -c Digital_Input_Baseline_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Input_Baseline_Test -c Digital_Input_Baseline_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470312122523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1470312123496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1470312123496 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/ISC Input Baseline/SPI_Input.vhd " "Can't analyze file -- file ../scr/ISC Input Baseline/SPI_Input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1470312146647 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/ISC Input Baseline/SPI_In_Output.vhd " "Can't analyze file -- file ../scr/ISC Input Baseline/SPI_In_Output.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1470312146658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/ISC Input Baseline/ISC_Input_Baseline.vhd " "Can't analyze file -- file ../scr/ISC Input Baseline/ISC_Input_Baseline.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1470312146667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/digital_input_baseline_test/scr/spi_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/digital_input_baseline_test/scr/spi_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Input-Arch_DUT " "Found design unit 1: SPI_Input-Arch_DUT" {  } { { "../scr/SPI_Input.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_Input.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470312147143 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Input " "Found entity 1: SPI_Input" {  } { { "../scr/SPI_Input.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_Input.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470312147143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470312147143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/digital_input_baseline_test/scr/spi_in_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/digital_input_baseline_test/scr/spi_in_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_In_Output-Arch_DUT " "Found design unit 1: SPI_In_Output-Arch_DUT" {  } { { "../scr/SPI_In_Output.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470312147148 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_In_Output " "Found entity 1: SPI_In_Output" {  } { { "../scr/SPI_In_Output.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470312147148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470312147148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/digital_input_baseline_test/scr/digital_input_baseline_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/digital_input_baseline_test/scr/digital_input_baseline_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digital_Input_Baseline_Test-Arch_DUT " "Found design unit 1: Digital_Input_Baseline_Test-Arch_DUT" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470312147153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digital_Input_Baseline_Test " "Found entity 1: Digital_Input_Baseline_Test" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470312147153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470312147153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Input_Baseline_Test " "Elaborating entity \"Digital_Input_Baseline_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1470312147236 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM Digital_Input_Baseline_Test.vhd(32) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(32): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147238 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR Digital_Input_Baseline_Test.vhd(33) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(33): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147238 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N Digital_Input_Baseline_Test.vhd(34) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(34): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147238 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N Digital_Input_Baseline_Test.vhd(35) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(35): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147238 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N Digital_Input_Baseline_Test.vhd(36) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(36): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147238 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N Digital_Input_Baseline_Test.vhd(37) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(37): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147238 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA Digital_Input_Baseline_Test.vhd(38) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(38): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147238 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK Digital_Input_Baseline_Test.vhd(39) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(39): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147239 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE Digital_Input_Baseline_Test.vhd(40) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(40): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147239 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G_SENSOR_CS_N Digital_Input_Baseline_Test.vhd(47) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(47): used implicit default value for signal \"G_SENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147239 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK Digital_Input_Baseline_Test.vhd(49) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(49): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147239 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CS_N Digital_Input_Baseline_Test.vhd(52) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(52): used implicit default value for signal \"ADC_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147239 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SADDR Digital_Input_Baseline_Test.vhd(53) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(53): used implicit default value for signal \"ADC_SADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147239 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK Digital_Input_Baseline_Test.vhd(54) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(54): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147239 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_uS_i Digital_Input_Baseline_Test.vhd(98) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(98): object \"One_uS_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ten_mS_i Digital_Input_Baseline_Test.vhd(100) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(100): object \"Ten_mS_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twenty_mS_i Digital_Input_Baseline_Test.vhd(101) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(101): object \"Twenty_mS_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hunder_mS_i Digital_Input_Baseline_Test.vhd(102) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(102): object \"Hunder_mS_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_Sec_i Digital_Input_Baseline_Test.vhd(104) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(104): object \"One_Sec_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Two_ms_i Digital_Input_Baseline_Test.vhd(105) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(105): object \"Two_ms_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_Out_Ready_i Digital_Input_Baseline_Test.vhd(176) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(176): object \"Data_Out_Ready_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Int_1_i Digital_Input_Baseline_Test.vhd(182) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(182): used implicit default value for signal \"Int_1_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Int_2_i Digital_Input_Baseline_Test.vhd(183) " "VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(183): used implicit default value for signal \"Int_2_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 183 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Input_Ready_i Digital_Input_Baseline_Test.vhd(192) " "Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(192): object \"Input_Ready_i\" assigned a value but never read" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147240 "|Digital_Input_Baseline_Test"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[7\] GPIO_0\[11\] Digital_Input_Baseline_Test.vhd(60) " "Bidirectional port \"GPIO_0\[11\]\" at Digital_Input_Baseline_Test.vhd(60) has a one-way connection to bidirectional port \"GPIO_1\[7\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1470312147246 "|Digital_Input_Baseline_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_In_Output SPI_In_Output:SPI_In_Output_1 " "Elaborating entity \"SPI_In_Output\" for hierarchy \"SPI_In_Output:SPI_In_Output_1\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "SPI_In_Output_1" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1470312147276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start_Byte_Conversion SPI_In_Output.vhd(66) " "Verilog HDL or VHDL warning at SPI_In_Output.vhd(66): object \"Start_Byte_Conversion\" assigned a value but never read" {  } { { "../scr/SPI_In_Output.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1470312147276 "|Digital_Input_Baseline_Test|SPI_In_Output:SPI_In_Output_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Input SPI_Input:SPI_Input_1 " "Elaborating entity \"SPI_Input\" for hierarchy \"SPI_Input:SPI_Input_1\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "SPI_Input_1" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1470312147311 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1470312149720 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1470312149720 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1470312149720 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1470312149720 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../scr/SPI_In_Output.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd" 44 -1 0 } } { "../scr/SPI_In_Output.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd" 46 -1 0 } } { "../scr/SPI_In_Output.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd" 45 -1 0 } } { "../scr/SPI_In_Output.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1470312149732 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1470312149732 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312150042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312150042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312150042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312150042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Miso_i~synth " "Node \"Miso_i~synth\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 172 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312150042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312150042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312150042 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1470312150042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470312150043 "|Digital_Input_Baseline_Test|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1470312150043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1470312150178 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI_In_Output:SPI_In_Output_1\|\\SPI_Driver:bit_number\[4\] High " "Register SPI_In_Output:SPI_In_Output_1\|\\SPI_Driver:bit_number\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1470312150328 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1470312150328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1470312151659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1470312151659 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "../scr/Digital_Input_Baseline_Test.vhd" "" { Text "C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470312151805 "|Digital_Input_Baseline_Test|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1470312151805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "634 " "Implemented 634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1470312151807 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1470312151807 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "85 " "Implemented 85 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1470312151807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "500 " "Implemented 500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1470312151807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1470312151807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1470312151904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 14:02:31 2016 " "Processing ended: Thu Aug 04 14:02:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1470312151904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1470312151904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1470312151904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1470312151904 ""}
