
---------- Begin Simulation Statistics ----------
final_tick                                14006064500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234280                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481996                       # Number of bytes of host memory used
host_op_rate                                   411029                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.62                       # Real time elapsed on the host
host_tick_rate                              231047807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14202006                       # Number of instructions simulated
sim_ops                                      24916455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014006                       # Number of seconds simulated
sim_ticks                                 14006064500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              278                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              49                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    278                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4202006                       # Number of instructions committed
system.cpu0.committedOps                      7988524                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.666371                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2057261                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1036847                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        13871                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     578530                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          495                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       13277500                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.150007                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1946973                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          604                       # TLB misses on write requests
system.cpu0.numCycles                        28012129                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             153923      1.93%      1.93% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6261464     78.38%     80.31% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   200      0.00%     80.31% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  55969      0.70%     81.01% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 8066      0.10%     81.11% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.11% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.03%     81.14% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.14% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.14% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.14% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.14% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  8222      0.10%     81.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 26613      0.33%     81.57% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                   306      0.00%     81.58% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 21520      0.27%     81.85% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                19500      0.24%     82.09% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.09% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2368      0.03%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              124      0.00%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             2086      0.03%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::MemRead                828514     10.37%     92.52% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               521569      6.53%     99.05% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            45205      0.57%     99.62% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           30697      0.38%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 7988524                       # Class of committed instruction
system.cpu0.tickCycles                       14734629                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   83                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.801213                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872120                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157453                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2421                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003167                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1719                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5084322                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.356988                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443218                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          206                       # TLB misses on write requests
system.cpu1.numCycles                        28012129                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927807                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        64928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       799611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          180                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1599286                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            180                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              43098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25061                       # Transaction distribution
system.membus.trans_dist::CleanEvict            39867                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22854                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43098                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       196832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       196832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 196832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5824832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5824832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5824832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65952                       # Request fanout histogram
system.membus.reqLayer4.occupancy           247580500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          353752250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1593937                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1593937                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1593937                       # number of overall hits
system.cpu0.icache.overall_hits::total        1593937                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       352877                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        352877                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       352877                       # number of overall misses
system.cpu0.icache.overall_misses::total       352877                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5564007000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5564007000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5564007000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5564007000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1946814                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1946814                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1946814                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1946814                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.181259                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.181259                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.181259                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.181259                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15767.553567                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15767.553567                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15767.553567                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15767.553567                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       352861                       # number of writebacks
system.cpu0.icache.writebacks::total           352861                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       352877                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       352877                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       352877                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       352877                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5211130000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5211130000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5211130000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5211130000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.181259                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.181259                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.181259                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.181259                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14767.553567                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14767.553567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14767.553567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14767.553567                       # average overall mshr miss latency
system.cpu0.icache.replacements                352861                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1593937                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1593937                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       352877                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       352877                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5564007000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5564007000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1946814                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1946814                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.181259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.181259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15767.553567                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15767.553567                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       352877                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       352877                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5211130000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5211130000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.181259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.181259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14767.553567                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14767.553567                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999023                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1946814                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           352877                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.516976                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999023                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15927389                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15927389                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1294415                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1294415                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1295325                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1295325                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       258272                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        258272                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       259412                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259412                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   6872484500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6872484500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   6872484500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6872484500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1552687                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1552687                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1554737                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1554737                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166339                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166339                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166853                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26609.483413                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26609.483413                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26492.546605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26492.546605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        98311                       # number of writebacks
system.cpu0.dcache.writebacks::total            98311                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        47716                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        47716                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        47716                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        47716                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       210556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       210556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       211592                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       211592                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   5114039500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5114039500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   5162145000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5162145000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.135607                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.135607                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.136095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.136095                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24288.262980                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24288.262980                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24396.692692                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24396.692692                       # average overall mshr miss latency
system.cpu0.dcache.replacements                211576                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       842333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         842333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       158174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3607975000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3607975000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1000507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1000507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.158094                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.158094                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22810.164755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22810.164755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5031                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5031                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       153143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       153143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3349393000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3349393000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.153065                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.153065                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21871.015979                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21871.015979                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       452082                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        452082                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       100098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       100098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3264509500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3264509500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       552180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       552180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.181278                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.181278                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32613.134129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32613.134129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        42685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        42685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        57413                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        57413                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1764646500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1764646500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.103975                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.103975                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30736.009266                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30736.009266                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          910                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          910                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1140                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1140                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.556098                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.556098                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     48105500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     48105500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 46433.880309                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 46433.880309                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999081                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1506917                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           211592                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.121805                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999081                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12649488                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12649488                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429337                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429337                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429337                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429337                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13834                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13834                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13834                       # number of overall misses
system.cpu1.icache.overall_misses::total        13834                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    337485000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    337485000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    337485000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    337485000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443171                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443171                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443171                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443171                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005662                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005662                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005662                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005662                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24395.330346                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24395.330346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24395.330346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24395.330346                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13818                       # number of writebacks
system.cpu1.icache.writebacks::total            13818                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13834                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13834                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    323651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    323651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    323651000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    323651000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005662                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005662                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005662                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005662                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23395.330346                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23395.330346                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23395.330346                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23395.330346                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13818                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429337                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429337                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    337485000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    337485000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24395.330346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24395.330346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    323651000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    323651000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23395.330346                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23395.330346                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998978                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443171                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13834                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.606260                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998978                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559202                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559202                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861437                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861437                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861827                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861827                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226512                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226512                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233513                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233513                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4080638994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4080638994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4080638994                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4080638994                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087949                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087949                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095340                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095340                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037207                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037207                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038310                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038310                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18015.111756                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18015.111756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17474.997084                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17474.997084                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2645                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.113636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60721                       # number of writebacks
system.cpu1.dcache.writebacks::total            60721                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8883                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8883                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221372                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3622963000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3622963000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3914982500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3914982500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16647.427503                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16647.427503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17685.084383                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17685.084383                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221356                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163074                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163074                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2425310000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2425310000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14872.450544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14872.450544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          447                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          447                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2241613000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2241613000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13783.768993                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13783.768993                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63438                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63438                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1655328994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1655328994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26093.650399                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26093.650399                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1381350000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1381350000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25114.541289                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25114.541289                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          390                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          390                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7001                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7001                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.947233                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.947233                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    292019500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    292019500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78017.499332                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78017.499332                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998892                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083199                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221372                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.479532                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998892                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984092                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984092                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              339954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              175999                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206150                       # number of demand (read+write) hits
system.l2.demand_hits::total                   733723                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             339954                       # number of overall hits
system.l2.overall_hits::.cpu0.data             175999                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11620                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206150                       # number of overall hits
system.l2.overall_hits::total                  733723                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             35593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             15222                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65952                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12923                       # number of overall misses
system.l2.overall_misses::.cpu0.data            35593                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2214                       # number of overall misses
system.l2.overall_misses::.cpu1.data            15222                       # number of overall misses
system.l2.overall_misses::total                 65952                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1061778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2959627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    175882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1264001000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5461288500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1061778000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2959627000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    175882500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1264001000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5461288500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          352877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          211592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               799675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         352877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         211592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              799675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.036622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.168215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.160040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.068762                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082474                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.036622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.168215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.160040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.068762                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082474                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82161.881916                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83151.939988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79441.056911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83037.774274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82807.018741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82161.881916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83151.939988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79441.056911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83037.774274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82807.018741                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25061                       # number of writebacks
system.l2.writebacks::total                     25061                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        12923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        35593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        15222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        35593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        15222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65952                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    932548000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2603697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    153742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1111781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4801768500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    932548000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2603697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    153742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1111781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4801768500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.036622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.168215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.160040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.068762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.036622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.168215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.160040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.068762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72161.881916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73151.939988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69441.056911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73037.774274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72807.018741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72161.881916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73151.939988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69441.056911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73037.774274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72807.018741                       # average overall mshr miss latency
system.l2.replacements                          65104                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       159032                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           159032                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       159032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       159032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       366679                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           366679                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       366679                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       366679                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            42162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          15282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22854                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1218882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    652874000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1871756000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        57444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.266033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.137668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.203244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79759.324696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86222.134179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81900.586331                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        15282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1066062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    577154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1643216000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.266033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.137668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.203244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69759.324696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76222.134179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71900.586331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        339954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             351574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1061778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    175882500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1237660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       352877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         366711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.036622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.160040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82161.881916                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79441.056911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81763.922838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    932548000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    153742500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1086290500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.036622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.160040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72161.881916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69441.056911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71763.922838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       133837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            292557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        20311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1740745000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    611127000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2351872000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       154148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        320518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.131763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.045982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85704.544336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 79885.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84112.585387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        20311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1537635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    534627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2072262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.131763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.045982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75704.544336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 69885.882353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74112.585387                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.399223                       # Cycle average of tags in use
system.l2.tags.total_refs                     1599281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     66128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.184627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.774325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      164.875330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      358.891659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       79.230738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      408.627171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.161011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.350480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.077374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.399050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998437                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12860408                       # Number of tag accesses
system.l2.tags.data_accesses                 12860408                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        827072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2277952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        141696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        974208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4220928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       827072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       141696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        968768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1603904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1603904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          35593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          15222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               65952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25061                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         59050992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        162640405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10116760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69556155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             301364313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     59050992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10116760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69167752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114514966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114514966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114514966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        59050992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       162640405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10116760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69556155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            415879279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     34913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     15071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000550157750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              156230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23307                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       65952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25061                       # Number of write requests accepted
system.mem_ctrls.readBursts                     65952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    831                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2035                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    875218750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  325605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2096237500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13439.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32189.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 65952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.674480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.908336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.610008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14396     52.72%     52.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6706     24.56%     77.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1814      6.64%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          868      3.18%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          840      3.08%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          350      1.28%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          279      1.02%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          216      0.79%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1835      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27304                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.017196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.948715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.225591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1016     67.20%     67.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           228     15.08%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           102      6.75%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           67      4.43%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           33      2.18%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           26      1.72%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           16      1.06%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.40%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.13%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.07%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.387566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.368036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.823580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1226     81.08%     81.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.99%     82.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              246     16.27%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      1.39%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4167744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1585792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4220928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1603904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       297.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    301.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14005922000                       # Total gap between requests
system.mem_ctrls.avgGap                     153889.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       827072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2234432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       141696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       964544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1585792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 59050991.804300203919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 159533179.359555274248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10116760.493284890428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68866168.651443809271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113221811.880132347345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        35593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        15222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25061                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    402356500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1143825250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     62958000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    487097750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 332656598000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31134.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32136.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28436.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31999.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13273875.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             89092920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47335035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           221225760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           63861480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5323779480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        895146240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7745563635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.014991                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2276744000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11261840500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105936180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56283645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           243738180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           65479680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5476009950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        766952160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7819522515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.295481                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1942808500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11595776000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            687229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       184093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       366679                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          313943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           112446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          112446                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        366711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       320518                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1058615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       634760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2398961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     45167232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19833792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18053952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               84824704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65104                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1603904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           864779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000209                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014466                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 864598     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    181      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             864779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1325354000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332246622                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20771459                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         317572630                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         529426777                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14006064500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
