Protel Design System Design Rule Check
PCB File : C:\Project\PlantCare\Hardware\PCB_Project\Node_ver2.PcbDoc
Date     : 5/20/2024
Time     : 4:35:15 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.32mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=2mm) (Preferred=0.4mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Pad C2-1(38.046mm,48.903mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Pad C2-2(36.146mm,48.903mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-1(11.86mm,10.457mm) on Top Layer And Pad R4-2(11.862mm,11.572mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R4-2(11.862mm,11.572mm) on Top Layer And Pad R4-3(11.86mm,12.44mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-3(11.86mm,12.44mm) on Top Layer And Pad R4-4(11.86mm,13.556mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-5(10.285mm,13.556mm) on Top Layer And Pad R4-6(10.284mm,12.44mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R4-6(10.284mm,12.44mm) on Top Layer And Pad R4-7(10.284mm,11.572mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-7(10.284mm,11.572mm) on Top Layer And Pad R4-8(10.285mm,10.457mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-1(11.86mm,15.791mm) on Top Layer And Pad R6-2(11.862mm,16.906mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R6-2(11.862mm,16.906mm) on Top Layer And Pad R6-3(11.86mm,17.774mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-3(11.86mm,17.774mm) on Top Layer And Pad R6-4(11.86mm,18.89mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-5(10.285mm,18.89mm) on Top Layer And Pad R6-6(10.284mm,17.774mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R6-6(10.284mm,17.774mm) on Top Layer And Pad R6-7(10.284mm,16.906mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-7(10.284mm,16.906mm) on Top Layer And Pad R6-8(10.285mm,15.791mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-1(41.825mm,51.3mm) on Top Layer And Pad U1-2(41.825mm,50.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-1(41.825mm,51.3mm) on Top Layer And Pad U1-53(41.775mm,52.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-10(41.825mm,44.1mm) on Top Layer And Pad U1-11(41.825mm,43.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-10(41.825mm,44.1mm) on Top Layer And Pad U1-9(41.825mm,44.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-11(41.825mm,43.3mm) on Top Layer And Pad U1-52(41.775mm,42.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-12(42.925mm,42.4mm) on Top Layer And Pad U1-13(43.725mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-13(43.725mm,42.4mm) on Top Layer And Pad U1-14(44.525mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-14(44.525mm,42.4mm) on Top Layer And Pad U1-15(45.325mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-15(45.325mm,42.4mm) on Top Layer And Pad U1-16(46.125mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-16(46.125mm,42.4mm) on Top Layer And Pad U1-17(46.925mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-17(46.925mm,42.4mm) on Top Layer And Pad U1-18(47.725mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-18(47.725mm,42.4mm) on Top Layer And Pad U1-19(48.525mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-19(48.525mm,42.4mm) on Top Layer And Pad U1-20(49.325mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-2(41.825mm,50.5mm) on Top Layer And Pad U1-3(41.825mm,49.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-20(49.325mm,42.4mm) on Top Layer And Pad U1-21(50.125mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-21(50.125mm,42.4mm) on Top Layer And Pad U1-22(50.925mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-22(50.925mm,42.4mm) on Top Layer And Pad U1-23(51.725mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-23(51.725mm,42.4mm) on Top Layer And Pad U1-24(52.525mm,42.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-25(53.625mm,43.3mm) on Top Layer And Pad U1-26(53.625mm,44.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-25(53.625mm,43.3mm) on Top Layer And Pad U1-51(53.675mm,42.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-26(53.625mm,44.1mm) on Top Layer And Pad U1-27(53.625mm,44.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-27(53.625mm,44.9mm) on Top Layer And Pad U1-28(53.625mm,45.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-28(53.625mm,45.7mm) on Top Layer And Pad U1-29(53.625mm,46.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-29(53.625mm,46.5mm) on Top Layer And Pad U1-30(53.625mm,47.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-3(41.825mm,49.7mm) on Top Layer And Pad U1-4(41.825mm,48.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-30(53.625mm,47.3mm) on Top Layer And Pad U1-31(53.625mm,48.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-31(53.625mm,48.1mm) on Top Layer And Pad U1-32(53.625mm,48.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-32(53.625mm,48.9mm) on Top Layer And Pad U1-33(53.625mm,49.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-33(53.625mm,49.7mm) on Top Layer And Pad U1-34(53.625mm,50.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-34(53.625mm,50.5mm) on Top Layer And Pad U1-35(53.625mm,51.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-35(53.625mm,51.3mm) on Top Layer And Pad U1-50(53.675mm,52.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-36(52.525mm,52.2mm) on Top Layer And Pad U1-37(51.725mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-37(51.725mm,52.2mm) on Top Layer And Pad U1-38(50.925mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-38(50.925mm,52.2mm) on Top Layer And Pad U1-39(50.125mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-39(50.125mm,52.2mm) on Top Layer And Pad U1-40(49.325mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-4(41.825mm,48.9mm) on Top Layer And Pad U1-5(41.825mm,48.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-40(49.325mm,52.2mm) on Top Layer And Pad U1-41(48.525mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-41(48.525mm,52.2mm) on Top Layer And Pad U1-42(47.725mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-42(47.725mm,52.2mm) on Top Layer And Pad U1-43(46.925mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-43(46.925mm,52.2mm) on Top Layer And Pad U1-44(46.125mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-44(46.125mm,52.2mm) on Top Layer And Pad U1-45(45.325mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-45(45.325mm,52.2mm) on Top Layer And Pad U1-46(44.525mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-46(44.525mm,52.2mm) on Top Layer And Pad U1-47(43.725mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-47(43.725mm,52.2mm) on Top Layer And Pad U1-48(42.925mm,52.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-5(41.825mm,48.1mm) on Top Layer And Pad U1-6(41.825mm,47.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-6(41.825mm,47.3mm) on Top Layer And Pad U1-7(41.825mm,46.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-7(41.825mm,46.5mm) on Top Layer And Pad U1-8(41.825mm,45.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-8(41.825mm,45.7mm) on Top Layer And Pad U1-9(41.825mm,44.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Pad U4-3(20.115mm,20.21mm) on Top Layer And Via (20.115mm,18.615mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-1(68mm,29.33mm) on Top Layer And Pad USB1-2(68mm,29.98mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-2(68mm,29.98mm) on Top Layer And Pad USB1-3(68mm,30.63mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-3(68mm,30.63mm) on Top Layer And Pad USB1-4(68mm,31.28mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
Rule Violations :66

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (20.046mm,17.955mm) on Bottom Overlay And Pad BT1-2(28.207mm,17.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (70.972mm,32.766mm) on Top Overlay And Pad USB1-5(70.968mm,34.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-1(53.3mm,14.7mm) on Top Layer And Track (51.8mm,13.65mm)(51.8mm,20.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-4(47.5mm,17mm) on Top Layer And Track (49mm,13.65mm)(49mm,20.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-1(63.9mm,44.9mm) on Top Layer And Track (64.581mm,43.046mm)(64.581mm,44.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-1(63.9mm,44.9mm) on Top Layer And Track (64.581mm,45.611mm)(64.581mm,46.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-2(70.9mm,44.9mm) on Top Layer And Track (70.219mm,43.046mm)(70.219mm,44.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-2(70.9mm,44.9mm) on Top Layer And Track (70.219mm,45.611mm)(70.219mm,46.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-1(64mm,38.6mm) on Top Layer And Track (64.681mm,36.746mm)(64.681mm,37.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-1(64mm,38.6mm) on Top Layer And Track (64.681mm,39.311mm)(64.681mm,40.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-2(71mm,38.6mm) on Top Layer And Track (70.319mm,36.746mm)(70.319mm,37.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-2(71mm,38.6mm) on Top Layer And Track (70.319mm,39.311mm)(70.319mm,40.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-1(11.007mm,17.95mm) on Bottom Layer And Track (12.007mm,11.082mm)(12.007mm,24.783mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Track (36.867mm,46.418mm)(37.324mm,46.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Track (36.867mm,47.789mm)(37.324mm,47.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Track (37.467mm,46.211mm)(38.853mm,46.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Track (37.467mm,47.989mm)(38.853mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Track (37.467mm,48.011mm)(38.853mm,48.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Track (38.853mm,46.211mm)(38.853mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(38.046mm,47.103mm) on Top Layer And Track (38.853mm,48.011mm)(38.853mm,49.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C11-1(61.054mm,12.997mm) on Top Layer And Track (60.247mm,12.111mm)(60.247mm,13.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-1(61.054mm,12.997mm) on Top Layer And Track (60.247mm,12.111mm)(61.633mm,12.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-1(61.054mm,12.997mm) on Top Layer And Track (60.247mm,13.889mm)(61.633mm,13.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(61.054mm,12.997mm) on Top Layer And Track (61.776mm,12.311mm)(62.233mm,12.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(61.054mm,12.997mm) on Top Layer And Track (61.776mm,13.682mm)(62.233mm,13.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(62.954mm,12.997mm) on Top Layer And Track (61.776mm,12.311mm)(62.233mm,12.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(62.954mm,12.997mm) on Top Layer And Track (61.776mm,13.682mm)(62.233mm,13.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-2(62.954mm,12.997mm) on Top Layer And Track (62.408mm,12.111mm)(63.753mm,12.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-2(62.954mm,12.997mm) on Top Layer And Track (62.408mm,13.889mm)(63.753mm,13.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-2(62.954mm,12.997mm) on Top Layer And Track (63.753mm,12.111mm)(63.753mm,13.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Track (35.347mm,46.211mm)(35.347mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Track (35.347mm,46.211mm)(36.692mm,46.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Track (35.347mm,47.989mm)(36.692mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Track (35.347mm,48.011mm)(35.347mm,49.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Track (35.347mm,48.011mm)(36.692mm,48.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Track (36.867mm,46.418mm)(37.324mm,46.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(36.146mm,47.103mm) on Top Layer And Track (36.867mm,47.789mm)(37.324mm,47.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(49.146mm,23.103mm) on Top Layer And Track (47.967mm,22.418mm)(48.424mm,22.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(49.146mm,23.103mm) on Top Layer And Track (47.967mm,23.789mm)(48.424mm,23.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-1(49.146mm,23.103mm) on Top Layer And Track (48.567mm,22.211mm)(49.953mm,22.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-1(49.146mm,23.103mm) on Top Layer And Track (48.567mm,23.989mm)(49.953mm,23.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C12-1(49.146mm,23.103mm) on Top Layer And Track (49.953mm,22.211mm)(49.953mm,23.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-2(47.246mm,23.103mm) on Top Layer And Track (46.447mm,22.211mm)(46.447mm,23.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-2(47.246mm,23.103mm) on Top Layer And Track (46.447mm,22.211mm)(47.792mm,22.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-2(47.246mm,23.103mm) on Top Layer And Track (46.447mm,23.989mm)(47.792mm,23.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(47.246mm,23.103mm) on Top Layer And Track (47.967mm,22.418mm)(48.424mm,22.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(47.246mm,23.103mm) on Top Layer And Track (47.967mm,23.789mm)(48.424mm,23.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(58.354mm,39.397mm) on Top Layer And Track (57.176mm,38.711mm)(57.633mm,38.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(58.354mm,39.397mm) on Top Layer And Track (57.176mm,40.082mm)(57.633mm,40.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-2(58.354mm,39.397mm) on Top Layer And Track (57.808mm,38.511mm)(59.153mm,38.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-2(58.354mm,39.397mm) on Top Layer And Track (57.808mm,40.289mm)(59.153mm,40.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-2(58.354mm,39.397mm) on Top Layer And Track (59.153mm,38.511mm)(59.153mm,40.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C14-1(56.454mm,36.497mm) on Top Layer And Track (55.647mm,35.611mm)(55.647mm,37.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-1(56.454mm,36.497mm) on Top Layer And Track (55.647mm,35.611mm)(57.033mm,35.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-1(56.454mm,36.497mm) on Top Layer And Track (55.647mm,37.389mm)(57.033mm,37.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(56.454mm,36.497mm) on Top Layer And Track (57.176mm,35.811mm)(57.633mm,35.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(56.454mm,36.497mm) on Top Layer And Track (57.176mm,37.182mm)(57.633mm,37.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(58.354mm,36.497mm) on Top Layer And Track (57.176mm,35.811mm)(57.633mm,35.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(58.354mm,36.497mm) on Top Layer And Track (57.176mm,37.182mm)(57.633mm,37.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-2(58.354mm,36.497mm) on Top Layer And Track (57.808mm,35.611mm)(59.153mm,35.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-2(58.354mm,36.497mm) on Top Layer And Track (57.808mm,37.389mm)(59.153mm,37.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(58.354mm,36.497mm) on Top Layer And Track (59.153mm,35.611mm)(59.153mm,37.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C15-1(51.1mm,23.1mm) on Top Layer And Track (50.293mm,22.214mm)(50.293mm,23.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-1(51.1mm,23.1mm) on Top Layer And Track (50.293mm,22.214mm)(51.679mm,22.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-1(51.1mm,23.1mm) on Top Layer And Track (50.293mm,23.992mm)(51.679mm,23.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(51.1mm,23.1mm) on Top Layer And Track (51.821mm,22.414mm)(52.278mm,22.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(51.1mm,23.1mm) on Top Layer And Track (51.821mm,23.786mm)(52.278mm,23.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(53mm,23.1mm) on Top Layer And Track (51.821mm,22.414mm)(52.278mm,22.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(53mm,23.1mm) on Top Layer And Track (51.821mm,23.786mm)(52.278mm,23.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-2(53mm,23.1mm) on Top Layer And Track (52.454mm,22.214mm)(53.798mm,22.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-2(53mm,23.1mm) on Top Layer And Track (52.454mm,23.992mm)(53.798mm,23.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C15-2(53mm,23.1mm) on Top Layer And Track (53.798mm,22.214mm)(53.798mm,23.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C16-2(12.109mm,23.538mm) on Top Layer And Track (10.93mm,22.852mm)(11.387mm,22.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C16-2(12.109mm,23.538mm) on Top Layer And Track (10.93mm,24.224mm)(11.387mm,24.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C16-2(12.109mm,23.538mm) on Top Layer And Track (11.563mm,22.652mm)(12.907mm,22.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C16-2(12.109mm,23.538mm) on Top Layer And Track (11.563mm,24.43mm)(12.907mm,24.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-2(12.109mm,23.538mm) on Top Layer And Track (12.907mm,22.652mm)(12.907mm,24.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(10.214mm,21.252mm) on Top Layer And Track (10.935mm,20.566mm)(11.392mm,20.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(10.214mm,21.252mm) on Top Layer And Track (10.935mm,21.938mm)(11.392mm,21.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-1(10.214mm,21.252mm) on Top Layer And Track (9.407mm,20.366mm)(10.793mm,20.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C17-1(10.214mm,21.252mm) on Top Layer And Track (9.407mm,20.366mm)(9.407mm,22.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-1(10.214mm,21.252mm) on Top Layer And Track (9.407mm,22.144mm)(10.793mm,22.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(12.114mm,21.252mm) on Top Layer And Track (10.935mm,20.566mm)(11.392mm,20.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(12.114mm,21.252mm) on Top Layer And Track (10.935mm,21.938mm)(11.392mm,21.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-2(12.114mm,21.252mm) on Top Layer And Track (11.568mm,20.366mm)(12.912mm,20.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-2(12.114mm,21.252mm) on Top Layer And Track (11.568mm,22.144mm)(12.912mm,22.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C17-2(12.114mm,21.252mm) on Top Layer And Track (12.912mm,20.366mm)(12.912mm,22.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C18-1(23.139mm,34.608mm) on Bottom Layer And Track (21.961mm,33.923mm)(22.418mm,33.923mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C18-1(23.139mm,34.608mm) on Bottom Layer And Track (21.961mm,35.294mm)(22.418mm,35.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-1(23.139mm,34.608mm) on Bottom Layer And Track (22.561mm,33.723mm)(23.946mm,33.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C18-1(23.139mm,34.608mm) on Bottom Layer And Track (22.561mm,35.501mm)(23.946mm,35.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C18-1(23.139mm,34.608mm) on Bottom Layer And Track (23.946mm,33.723mm)(23.946mm,35.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C18-2(21.239mm,34.608mm) on Bottom Layer And Track (20.441mm,33.723mm)(20.441mm,35.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-2(21.239mm,34.608mm) on Bottom Layer And Track (20.441mm,33.723mm)(21.786mm,33.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C18-2(21.239mm,34.608mm) on Bottom Layer And Track (20.441mm,35.501mm)(21.786mm,35.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C18-2(21.239mm,34.608mm) on Bottom Layer And Track (21.961mm,33.923mm)(22.418mm,33.923mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C18-2(21.239mm,34.608mm) on Bottom Layer And Track (21.961mm,35.294mm)(22.418mm,35.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-2(21.239mm,44.597mm) on Bottom Layer And Track (20.441mm,43.711mm)(20.441mm,45.489mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C19-2(21.239mm,44.597mm) on Bottom Layer And Track (20.441mm,43.711mm)(21.786mm,43.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C19-2(21.239mm,44.597mm) on Bottom Layer And Track (20.441mm,45.489mm)(21.786mm,45.489mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C19-2(21.239mm,44.597mm) on Bottom Layer And Track (21.961mm,43.911mm)(22.418mm,43.911mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C19-2(21.239mm,44.597mm) on Bottom Layer And Track (21.961mm,45.282mm)(22.418mm,45.282mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(38.046mm,48.903mm) on Top Layer And Track (36.867mm,48.218mm)(37.324mm,48.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(38.046mm,48.903mm) on Top Layer And Track (36.867mm,49.589mm)(37.324mm,49.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C2-1(38.046mm,48.903mm) on Top Layer And Track (37.467mm,47.989mm)(38.853mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-1(38.046mm,48.903mm) on Top Layer And Track (37.467mm,48.011mm)(38.853mm,48.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-1(38.046mm,48.903mm) on Top Layer And Track (37.467mm,49.789mm)(38.853mm,49.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad C2-1(38.046mm,48.903mm) on Top Layer And Track (38.853mm,46.211mm)(38.853mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C2-1(38.046mm,48.903mm) on Top Layer And Track (38.853mm,48.011mm)(38.853mm,49.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad C2-2(36.146mm,48.903mm) on Top Layer And Track (35.347mm,46.211mm)(35.347mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C2-2(36.146mm,48.903mm) on Top Layer And Track (35.347mm,47.989mm)(36.692mm,47.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(36.146mm,48.903mm) on Top Layer And Track (35.347mm,48.011mm)(35.347mm,49.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-2(36.146mm,48.903mm) on Top Layer And Track (35.347mm,48.011mm)(36.692mm,48.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-2(36.146mm,48.903mm) on Top Layer And Track (35.347mm,49.789mm)(36.692mm,49.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(36.146mm,48.903mm) on Top Layer And Track (36.867mm,48.218mm)(37.324mm,48.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(36.146mm,48.903mm) on Top Layer And Track (36.867mm,49.589mm)(37.324mm,49.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (62.067mm,6.311mm)(62.524mm,6.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (62.067mm,7.682mm)(62.524mm,7.682mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (62.667mm,6.111mm)(64.053mm,6.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (62.667mm,7.889mm)(64.053mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (63.85mm,6.086mm)(63.85mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (63.85mm,6.086mm)(65.233mm,6.086mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (63.85mm,7.889mm)(65.233mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C3-1(63.246mm,6.997mm) on Bottom Layer And Track (64.053mm,6.111mm)(64.053mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(61.346mm,6.997mm) on Bottom Layer And Track (60.547mm,6.111mm)(60.547mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-2(61.346mm,6.997mm) on Bottom Layer And Track (60.547mm,6.111mm)(61.892mm,6.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-2(61.346mm,6.997mm) on Bottom Layer And Track (60.547mm,7.889mm)(61.892mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(61.346mm,6.997mm) on Bottom Layer And Track (62.067mm,6.311mm)(62.524mm,6.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(61.346mm,6.997mm) on Bottom Layer And Track (62.067mm,7.682mm)(62.524mm,7.682mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(49.6mm,10.7mm) on Top Layer And Track (48.422mm,10.014mm)(48.879mm,10.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(49.6mm,10.7mm) on Top Layer And Track (48.422mm,11.386mm)(48.879mm,11.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-1(49.6mm,10.7mm) on Top Layer And Track (49.021mm,11.586mm)(50.407mm,11.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-1(49.6mm,10.7mm) on Top Layer And Track (49.021mm,9.808mm)(50.407mm,9.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C4-1(49.6mm,10.7mm) on Top Layer And Track (50.407mm,9.808mm)(50.407mm,11.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-2(47.7mm,10.7mm) on Top Layer And Track (46.902mm,11.586mm)(48.246mm,11.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(47.7mm,10.7mm) on Top Layer And Track (46.902mm,9.808mm)(46.902mm,11.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-2(47.7mm,10.7mm) on Top Layer And Track (46.902mm,9.808mm)(48.246mm,9.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C4-2(47.7mm,10.7mm) on Top Layer And Track (48.422mm,10.014mm)(48.879mm,10.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C4-2(47.7mm,10.7mm) on Top Layer And Track (48.422mm,11.386mm)(48.879mm,11.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-1(51.554mm,10.697mm) on Top Layer And Track (50.747mm,11.589mm)(52.133mm,11.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C5-1(51.554mm,10.697mm) on Top Layer And Track (50.747mm,9.811mm)(50.747mm,11.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-1(51.554mm,10.697mm) on Top Layer And Track (50.747mm,9.811mm)(52.133mm,9.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(51.554mm,10.697mm) on Top Layer And Track (52.276mm,10.011mm)(52.733mm,10.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(51.554mm,10.697mm) on Top Layer And Track (52.276mm,11.382mm)(52.733mm,11.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(53.454mm,10.697mm) on Top Layer And Track (52.276mm,10.011mm)(52.733mm,10.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(53.454mm,10.697mm) on Top Layer And Track (52.276mm,11.382mm)(52.733mm,11.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-2(53.454mm,10.697mm) on Top Layer And Track (52.908mm,11.589mm)(54.253mm,11.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-2(53.454mm,10.697mm) on Top Layer And Track (52.908mm,9.811mm)(54.253mm,9.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(53.454mm,10.697mm) on Top Layer And Track (54.253mm,9.811mm)(54.253mm,11.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(58.4mm,34mm) on Top Layer And Track (57.222mm,33.314mm)(57.679mm,33.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(58.4mm,34mm) on Top Layer And Track (57.222mm,34.686mm)(57.679mm,34.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-1(58.4mm,34mm) on Top Layer And Track (57.821mm,33.108mm)(59.207mm,33.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-1(58.4mm,34mm) on Top Layer And Track (57.821mm,34.886mm)(59.207mm,34.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C6-1(58.4mm,34mm) on Top Layer And Track (59.207mm,33.108mm)(59.207mm,34.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(61.1mm,29.6mm) on Top Layer And Track (59.4mm,29.6mm)(59.6mm,29.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (55.35mm,29.346mm)(55.544mm,29.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (55.35mm,29.854mm)(55.544mm,29.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (55.544mm,27.949mm)(55.544mm,29.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (55.544mm,29.854mm)(55.544mm,31.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (58.6mm,29.6mm)(58.7mm,29.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (58.7mm,29.1mm)(58.7mm,30.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (58.7mm,29.6mm)(59.4mm,29.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(57.1mm,29.6mm) on Top Layer And Track (58.7mm,29.6mm)(59.4mm,30.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(25.068mm,10.108mm) on Top Layer And Track (25.068mm,11.608mm)(25.068mm,11.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (23.417mm,15.664mm)(24.814mm,15.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (24.568mm,12.508mm)(25.568mm,12.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (24.668mm,11.808mm)(25.068mm,12.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (24.814mm,15.664mm)(24.814mm,15.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (25.068mm,12.508mm)(25.068mm,12.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (25.068mm,12.508mm)(25.568mm,11.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (25.322mm,15.664mm)(25.322mm,15.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(25.068mm,14.108mm) on Top Layer And Track (25.322mm,15.664mm)(26.719mm,15.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(12.3mm,32mm) on Top Layer And Track (10.014mm,31.111mm)(12.3mm,31.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(12.3mm,32mm) on Top Layer And Track (10.014mm,32.889mm)(12.3mm,32.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(12.3mm,32mm) on Top Layer And Track (12.3mm,31.111mm)(12.3mm,31.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(12.3mm,32mm) on Top Layer And Track (12.3mm,32.762mm)(12.3mm,32.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(10.014mm,32mm) on Top Layer And Track (10.014mm,31.111mm)(10.014mm,31.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(10.014mm,32mm) on Top Layer And Track (10.014mm,31.111mm)(12.3mm,31.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(10.014mm,32mm) on Top Layer And Track (10.014mm,32.762mm)(10.014mm,32.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(10.014mm,32mm) on Top Layer And Track (10.014mm,32.889mm)(12.3mm,32.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Q1-1(50.795mm,32.973mm) on Top Layer And Track (48.28mm,32.262mm)(50.82mm,32.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad Q1-2(50.8mm,34.898mm) on Top Layer And Track (48.28mm,35.564mm)(50.82mm,35.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad Q1-3(48.3mm,33.918mm) on Top Layer And Track (48.28mm,32.262mm)(48.28mm,33.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad Q1-3(48.3mm,33.918mm) on Top Layer And Track (48.28mm,34.548mm)(48.28mm,35.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Q2-1(42.555mm,32.24mm) on Top Layer And Track (42.53mm,32.951mm)(45.07mm,32.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad Q2-2(42.55mm,30.315mm) on Top Layer And Track (42.53mm,29.649mm)(45.07mm,29.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad Q2-3(45.05mm,31.295mm) on Top Layer And Track (45.07mm,29.649mm)(45.07mm,30.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad Q2-3(45.05mm,31.295mm) on Top Layer And Track (45.07mm,31.935mm)(45.07mm,32.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(48.754mm,30.339mm) on Top Layer And Track (47.95mm,29.435mm)(47.95mm,31.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(48.754mm,30.339mm) on Top Layer And Track (47.95mm,29.435mm)(49.333mm,29.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-1(48.754mm,30.339mm) on Top Layer And Track (47.95mm,31.238mm)(49.333mm,31.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(48.754mm,30.339mm) on Top Layer And Track (49.476mm,29.653mm)(49.933mm,29.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(48.754mm,30.339mm) on Top Layer And Track (49.476mm,31.025mm)(49.933mm,31.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(50.654mm,30.339mm) on Top Layer And Track (49.476mm,29.653mm)(49.933mm,29.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(50.654mm,30.339mm) on Top Layer And Track (49.476mm,31.025mm)(49.933mm,31.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-2(50.654mm,30.339mm) on Top Layer And Track (50.108mm,29.435mm)(51.45mm,29.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-2(50.654mm,30.339mm) on Top Layer And Track (50.108mm,31.238mm)(51.45mm,31.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R10-2(50.654mm,30.339mm) on Top Layer And Track (51.45mm,29.435mm)(51.45mm,31.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(58.446mm,43.861mm) on Top Layer And Track (57.267mm,43.175mm)(57.724mm,43.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(58.446mm,43.861mm) on Top Layer And Track (57.267mm,44.547mm)(57.724mm,44.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(58.446mm,43.861mm) on Top Layer And Track (57.867mm,42.962mm)(59.25mm,42.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(58.446mm,43.861mm) on Top Layer And Track (57.867mm,44.765mm)(59.25mm,44.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(58.446mm,43.861mm) on Top Layer And Track (59.25mm,42.962mm)(59.25mm,44.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(21.246mm,39.74mm) on Bottom Layer And Track (20.441mm,38.841mm)(20.441mm,40.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-1(21.246mm,39.74mm) on Bottom Layer And Track (20.441mm,38.841mm)(21.824mm,38.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(21.246mm,39.74mm) on Bottom Layer And Track (20.441mm,40.645mm)(21.824mm,40.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(21.246mm,39.74mm) on Bottom Layer And Track (21.967mm,39.055mm)(22.424mm,39.055mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(21.246mm,39.74mm) on Bottom Layer And Track (21.967mm,40.426mm)(22.424mm,40.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(23.146mm,39.74mm) on Bottom Layer And Track (21.967mm,39.055mm)(22.424mm,39.055mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(23.146mm,39.74mm) on Bottom Layer And Track (21.967mm,40.426mm)(22.424mm,40.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-2(23.146mm,39.74mm) on Bottom Layer And Track (22.599mm,38.841mm)(23.941mm,38.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-2(23.146mm,39.74mm) on Bottom Layer And Track (22.599mm,40.645mm)(23.941mm,40.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R11-2(23.146mm,39.74mm) on Bottom Layer And Track (23.941mm,38.841mm)(23.941mm,40.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(56.546mm,43.861mm) on Top Layer And Track (55.75mm,42.962mm)(55.75mm,44.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(56.546mm,43.861mm) on Top Layer And Track (55.75mm,42.962mm)(57.092mm,42.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(56.546mm,43.861mm) on Top Layer And Track (55.75mm,44.765mm)(57.092mm,44.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(56.546mm,43.861mm) on Top Layer And Track (57.267mm,43.175mm)(57.724mm,43.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(56.546mm,43.861mm) on Top Layer And Track (57.267mm,44.547mm)(57.724mm,44.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(44.746mm,34.561mm) on Top Layer And Track (43.567mm,33.875mm)(44.024mm,33.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(44.746mm,34.561mm) on Top Layer And Track (43.567mm,35.247mm)(44.024mm,35.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-1(44.746mm,34.561mm) on Top Layer And Track (44.167mm,33.662mm)(45.55mm,33.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-1(44.746mm,34.561mm) on Top Layer And Track (44.167mm,35.465mm)(45.55mm,35.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-1(44.746mm,34.561mm) on Top Layer And Track (45.55mm,33.662mm)(45.55mm,35.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R12-2(42.846mm,34.561mm) on Top Layer And Track (42.05mm,33.662mm)(42.05mm,35.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-2(42.846mm,34.561mm) on Top Layer And Track (42.05mm,33.662mm)(43.392mm,33.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-2(42.846mm,34.561mm) on Top Layer And Track (42.05mm,35.465mm)(43.392mm,35.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(42.846mm,34.561mm) on Top Layer And Track (43.567mm,33.875mm)(44.024mm,33.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(42.846mm,34.561mm) on Top Layer And Track (43.567mm,35.247mm)(44.024mm,35.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(21.246mm,37.168mm) on Bottom Layer And Track (20.441mm,36.269mm)(20.441mm,38.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R13-1(21.246mm,37.168mm) on Bottom Layer And Track (20.441mm,36.269mm)(21.824mm,36.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(21.246mm,37.168mm) on Bottom Layer And Track (20.441mm,38.073mm)(21.824mm,38.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R13-1(21.246mm,37.168mm) on Bottom Layer And Track (21.967mm,36.483mm)(22.424mm,36.483mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R13-1(21.246mm,37.168mm) on Bottom Layer And Track (21.967mm,37.854mm)(22.424mm,37.854mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(23.146mm,37.168mm) on Bottom Layer And Track (21.967mm,36.483mm)(22.424mm,36.483mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(23.146mm,37.168mm) on Bottom Layer And Track (21.967mm,37.854mm)(22.424mm,37.854mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R13-2(23.146mm,37.168mm) on Bottom Layer And Track (22.599mm,36.269mm)(23.941mm,36.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-2(23.146mm,37.168mm) on Bottom Layer And Track (22.599mm,38.073mm)(23.941mm,38.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R13-2(23.146mm,37.168mm) on Bottom Layer And Track (23.941mm,36.269mm)(23.941mm,38.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R14-1(21.246mm,32.324mm) on Bottom Layer And Track (20.441mm,31.425mm)(20.441mm,33.229mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R14-1(21.246mm,32.324mm) on Bottom Layer And Track (20.441mm,31.425mm)(21.824mm,31.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R14-1(21.246mm,32.324mm) on Bottom Layer And Track (20.441mm,33.229mm)(21.824mm,33.229mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R14-1(21.246mm,32.324mm) on Bottom Layer And Track (21.967mm,31.638mm)(22.424mm,31.638mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R14-1(21.246mm,32.324mm) on Bottom Layer And Track (21.967mm,33.01mm)(22.424mm,33.01mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(38.146mm,42.361mm) on Top Layer And Track (36.967mm,41.675mm)(37.424mm,41.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(38.146mm,42.361mm) on Top Layer And Track (36.967mm,43.047mm)(37.424mm,43.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-1(38.146mm,42.361mm) on Top Layer And Track (37.567mm,41.462mm)(38.95mm,41.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(38.146mm,42.361mm) on Top Layer And Track (37.567mm,43.265mm)(38.95mm,43.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(38.146mm,42.361mm) on Top Layer And Track (38.95mm,41.462mm)(38.95mm,43.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R20-2(36.246mm,42.361mm) on Top Layer And Track (35.45mm,41.462mm)(35.45mm,43.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-2(36.246mm,42.361mm) on Top Layer And Track (35.45mm,41.462mm)(36.792mm,41.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-2(36.246mm,42.361mm) on Top Layer And Track (35.45mm,43.265mm)(36.792mm,43.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R20-2(36.246mm,42.361mm) on Top Layer And Track (36.967mm,41.675mm)(37.424mm,41.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R20-2(36.246mm,42.361mm) on Top Layer And Track (36.967mm,43.047mm)(37.424mm,43.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(58.446mm,46.207mm) on Top Layer And Track (57.267mm,45.521mm)(57.724mm,45.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(58.446mm,46.207mm) on Top Layer And Track (57.267mm,46.893mm)(57.724mm,46.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-1(58.446mm,46.207mm) on Top Layer And Track (57.867mm,45.308mm)(59.25mm,45.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(58.446mm,46.207mm) on Top Layer And Track (57.867mm,47.112mm)(59.25mm,47.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(58.446mm,46.207mm) on Top Layer And Track (59.25mm,45.308mm)(59.25mm,47.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(58.446mm,48.554mm) on Top Layer And Track (57.267mm,47.868mm)(57.724mm,47.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(58.446mm,48.554mm) on Top Layer And Track (57.267mm,49.239mm)(57.724mm,49.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-1(58.446mm,48.554mm) on Top Layer And Track (57.867mm,47.655mm)(59.25mm,47.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(58.446mm,48.554mm) on Top Layer And Track (57.867mm,49.458mm)(59.25mm,49.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(58.446mm,48.554mm) on Top Layer And Track (59.25mm,47.655mm)(59.25mm,49.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R21-2(56.546mm,48.554mm) on Top Layer And Track (55.75mm,47.655mm)(55.75mm,49.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-2(56.546mm,48.554mm) on Top Layer And Track (55.75mm,47.655mm)(57.092mm,47.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-2(56.546mm,48.554mm) on Top Layer And Track (55.75mm,49.458mm)(57.092mm,49.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R21-2(56.546mm,48.554mm) on Top Layer And Track (57.267mm,47.868mm)(57.724mm,47.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R21-2(56.546mm,48.554mm) on Top Layer And Track (57.267mm,49.239mm)(57.724mm,49.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R2-2(56.546mm,46.207mm) on Top Layer And Track (55.75mm,45.308mm)(55.75mm,47.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-2(56.546mm,46.207mm) on Top Layer And Track (55.75mm,45.308mm)(57.092mm,45.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-2(56.546mm,46.207mm) on Top Layer And Track (55.75mm,47.112mm)(57.092mm,47.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(56.546mm,46.207mm) on Top Layer And Track (57.267mm,45.521mm)(57.724mm,45.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(56.546mm,46.207mm) on Top Layer And Track (57.267mm,46.893mm)(57.724mm,46.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R22-1(58.446mm,50.9mm) on Top Layer And Track (57.267mm,50.214mm)(57.724mm,50.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R22-1(58.446mm,50.9mm) on Top Layer And Track (57.267mm,51.586mm)(57.724mm,51.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R22-1(58.446mm,50.9mm) on Top Layer And Track (57.867mm,50.001mm)(59.25mm,50.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-1(58.446mm,50.9mm) on Top Layer And Track (57.867mm,51.804mm)(59.25mm,51.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-1(58.446mm,50.9mm) on Top Layer And Track (59.25mm,50.001mm)(59.25mm,51.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R22-2(56.546mm,50.9mm) on Top Layer And Track (55.75mm,50.001mm)(55.75mm,51.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R22-2(56.546mm,50.9mm) on Top Layer And Track (55.75mm,50.001mm)(57.092mm,50.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-2(56.546mm,50.9mm) on Top Layer And Track (55.75mm,51.804mm)(57.092mm,51.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R22-2(56.546mm,50.9mm) on Top Layer And Track (57.267mm,50.214mm)(57.724mm,50.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R22-2(56.546mm,50.9mm) on Top Layer And Track (57.267mm,51.586mm)(57.724mm,51.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (62.667mm,6.111mm)(64.053mm,6.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (62.667mm,7.889mm)(64.053mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (63.85mm,6.086mm)(63.85mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (63.85mm,6.086mm)(65.233mm,6.086mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (63.85mm,7.889mm)(65.233mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (64.053mm,6.111mm)(64.053mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (65.376mm,6.299mm)(65.833mm,6.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(64.654mm,6.985mm) on Bottom Layer And Track (65.376mm,7.67mm)(65.833mm,7.67mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(66.554mm,6.985mm) on Bottom Layer And Track (65.376mm,6.299mm)(65.833mm,6.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(66.554mm,6.985mm) on Bottom Layer And Track (65.376mm,7.67mm)(65.833mm,7.67mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-2(66.554mm,6.985mm) on Bottom Layer And Track (66.008mm,6.086mm)(67.35mm,6.086mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-2(66.554mm,6.985mm) on Bottom Layer And Track (66.008mm,7.889mm)(67.35mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R3-2(66.554mm,6.985mm) on Bottom Layer And Track (67.35mm,6.086mm)(67.35mm,7.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R4-1(11.86mm,10.457mm) on Top Layer And Track (11.149mm,9.847mm)(11.161mm,9.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-1(11.86mm,10.457mm) on Top Layer And Track (11.79mm,9.67mm)(12.049mm,9.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-1(11.86mm,10.457mm) on Top Layer And Track (12.049mm,9.67mm)(12.312mm,9.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-1(11.86mm,10.457mm) on Top Layer And Track (12.312mm,9.67mm)(12.571mm,9.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-1(11.86mm,10.457mm) on Top Layer And Track (12.571mm,9.67mm)(12.571mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-1(11.86mm,10.457mm) on Top Layer And Track (9.574mm,9.67mm)(11.79mm,9.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-3(11.86mm,12.44mm) on Top Layer And Track (12.571mm,9.67mm)(12.571mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-4(11.86mm,13.556mm) on Top Layer And Track (12.571mm,9.67mm)(12.571mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-4(11.86mm,13.556mm) on Top Layer And Track (9.574mm,14.343mm)(12.571mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-5(10.285mm,13.556mm) on Top Layer And Track (9.574mm,14.343mm)(12.571mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-5(10.285mm,13.556mm) on Top Layer And Track (9.574mm,9.67mm)(9.574mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R4-6(10.284mm,12.44mm) on Top Layer And Track (9.574mm,9.67mm)(9.574mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R4-7(10.284mm,11.572mm) on Top Layer And Track (9.574mm,9.67mm)(9.574mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-8(10.285mm,10.457mm) on Top Layer And Track (9.574mm,9.67mm)(11.79mm,9.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-8(10.285mm,10.457mm) on Top Layer And Track (9.574mm,9.67mm)(9.574mm,14.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(38.146mm,44.361mm) on Top Layer And Track (36.967mm,43.675mm)(37.424mm,43.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(38.146mm,44.361mm) on Top Layer And Track (36.967mm,45.047mm)(37.424mm,45.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-1(38.146mm,44.361mm) on Top Layer And Track (37.567mm,43.462mm)(38.95mm,43.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(38.146mm,44.361mm) on Top Layer And Track (37.567mm,45.265mm)(38.95mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(38.146mm,44.361mm) on Top Layer And Track (38.95mm,43.462mm)(38.95mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(36.246mm,44.361mm) on Top Layer And Track (35.45mm,43.462mm)(35.45mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-2(36.246mm,44.361mm) on Top Layer And Track (35.45mm,43.462mm)(36.792mm,43.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(36.246mm,44.361mm) on Top Layer And Track (35.45mm,45.265mm)(36.792mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(36.246mm,44.361mm) on Top Layer And Track (36.967mm,43.675mm)(37.424mm,43.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(36.246mm,44.361mm) on Top Layer And Track (36.967mm,45.047mm)(37.424mm,45.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R6-1(11.86mm,15.791mm) on Top Layer And Track (11.149mm,15.181mm)(11.161mm,15.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-1(11.86mm,15.791mm) on Top Layer And Track (11.79mm,15.004mm)(12.049mm,15.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-1(11.86mm,15.791mm) on Top Layer And Track (12.049mm,15.004mm)(12.312mm,15.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-1(11.86mm,15.791mm) on Top Layer And Track (12.312mm,15.004mm)(12.571mm,15.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-1(11.86mm,15.791mm) on Top Layer And Track (12.571mm,15.004mm)(12.571mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-1(11.86mm,15.791mm) on Top Layer And Track (9.574mm,15.004mm)(11.79mm,15.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R6-2(11.862mm,16.906mm) on Top Layer And Track (12.571mm,15.004mm)(12.571mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-3(11.86mm,17.774mm) on Top Layer And Track (12.571mm,15.004mm)(12.571mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-4(11.86mm,18.89mm) on Top Layer And Track (12.571mm,15.004mm)(12.571mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-4(11.86mm,18.89mm) on Top Layer And Track (9.574mm,19.677mm)(12.571mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-5(10.285mm,18.89mm) on Top Layer And Track (9.574mm,15.004mm)(9.574mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-5(10.285mm,18.89mm) on Top Layer And Track (9.574mm,19.677mm)(12.571mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R6-6(10.284mm,17.774mm) on Top Layer And Track (9.574mm,15.004mm)(9.574mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R6-7(10.284mm,16.906mm) on Top Layer And Track (9.574mm,15.004mm)(9.574mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-8(10.285mm,15.791mm) on Top Layer And Track (9.574mm,15.004mm)(11.79mm,15.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-8(10.285mm,15.791mm) on Top Layer And Track (9.574mm,15.004mm)(9.574mm,19.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-1(28.304mm,12.305mm) on Top Layer And Track (27.405mm,11.501mm)(27.405mm,12.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(28.304mm,12.305mm) on Top Layer And Track (27.405mm,11.501mm)(29.208mm,11.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(28.304mm,12.305mm) on Top Layer And Track (27.618mm,13.027mm)(27.618mm,13.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(28.304mm,12.305mm) on Top Layer And Track (28.99mm,13.027mm)(28.99mm,13.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(28.304mm,12.305mm) on Top Layer And Track (29.208mm,11.501mm)(29.208mm,12.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-2(28.304mm,14.205mm) on Top Layer And Track (27.405mm,13.659mm)(27.405mm,15.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R7-2(28.304mm,14.205mm) on Top Layer And Track (27.405mm,15.001mm)(29.208mm,15.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(28.304mm,14.205mm) on Top Layer And Track (27.618mm,13.027mm)(27.618mm,13.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(28.304mm,14.205mm) on Top Layer And Track (28.99mm,13.027mm)(28.99mm,13.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-2(28.304mm,14.205mm) on Top Layer And Track (29.208mm,13.659mm)(29.208mm,15.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(12.114mm,25.57mm) on Top Layer And Track (10.936mm,24.884mm)(11.393mm,24.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(12.114mm,25.57mm) on Top Layer And Track (10.936mm,26.256mm)(11.393mm,26.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-1(12.114mm,25.57mm) on Top Layer And Track (11.535mm,24.671mm)(12.918mm,24.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(12.114mm,25.57mm) on Top Layer And Track (11.535mm,26.474mm)(12.918mm,26.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(12.114mm,25.57mm) on Top Layer And Track (12.918mm,24.671mm)(12.918mm,26.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(10.214mm,25.57mm) on Top Layer And Track (10.936mm,24.884mm)(11.393mm,24.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(10.214mm,25.57mm) on Top Layer And Track (10.936mm,26.256mm)(11.393mm,26.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-2(10.214mm,25.57mm) on Top Layer And Track (9.418mm,24.671mm)(10.76mm,24.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R8-2(10.214mm,25.57mm) on Top Layer And Track (9.418mm,24.671mm)(9.418mm,26.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-2(10.214mm,25.57mm) on Top Layer And Track (9.418mm,26.474mm)(10.76mm,26.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(23.137mm,42.018mm) on Bottom Layer And Track (21.958mm,41.332mm)(22.416mm,41.332mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(23.137mm,42.018mm) on Bottom Layer And Track (21.958mm,42.704mm)(22.416mm,42.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(23.137mm,42.018mm) on Bottom Layer And Track (22.558mm,41.114mm)(23.941mm,41.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-1(23.137mm,42.018mm) on Bottom Layer And Track (22.558mm,42.917mm)(23.941mm,42.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(23.137mm,42.018mm) on Bottom Layer And Track (23.941mm,41.114mm)(23.941mm,42.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R9-2(21.237mm,42.018mm) on Bottom Layer And Track (20.441mm,41.114mm)(20.441mm,42.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-2(21.237mm,42.018mm) on Bottom Layer And Track (20.441mm,41.114mm)(21.783mm,41.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-2(21.237mm,42.018mm) on Bottom Layer And Track (20.441mm,42.917mm)(21.783mm,42.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(21.237mm,42.018mm) on Bottom Layer And Track (21.958mm,41.332mm)(22.416mm,41.332mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(21.237mm,42.018mm) on Bottom Layer And Track (21.958mm,42.704mm)(22.416mm,42.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-1(9.8mm,51.6mm) on Top Layer And Track (9.4mm,36.1mm)(9.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-10(25.1mm,39.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-11(25.1mm,41.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-12(25.1mm,43.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-13(25.1mm,45.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-14(25.1mm,47.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-15(25.1mm,49.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-16(25.1mm,51.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-4(9.7mm,45.6mm) on Top Layer And Track (9.4mm,36.1mm)(9.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-5(9.7mm,43.6mm) on Top Layer And Track (9.4mm,36.1mm)(9.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-6(9.7mm,41.6mm) on Top Layer And Track (9.4mm,36.1mm)(9.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-7(9.7mm,39.6mm) on Top Layer And Track (9.4mm,36.1mm)(9.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-8(9.7mm,37.6mm) on Top Layer And Track (9.4mm,36.1mm)(9.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-9(25.1mm,37.6mm) on Top Layer And Track (25.4mm,36.1mm)(25.4mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad S1-0(1.6mm,45.1mm) on Bottom Layer And Track (0.291mm,42.709mm)(0.291mm,46.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S1-0(1.6mm,45.1mm) on Bottom Layer And Track (0.291mm,46.1mm)(17.7mm,46.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-1(7.146mm,40.4mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-2(7.146mm,39.3mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-3(7.146mm,38.2mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-4(7.146mm,37.1mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-5(7.146mm,36mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-6(7.146mm,34.9mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-7(7.146mm,33.8mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-8(7.146mm,32.7mm) on Bottom Layer And Track (5.606mm,27.403mm)(5.606mm,53.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-10(41.825mm,44.1mm) on Top Layer And Text "R5" (41.433mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-11(41.825mm,43.3mm) on Top Layer And Text "R20" (39.367mm,42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U1-11(41.825mm,43.3mm) on Top Layer And Text "R5" (41.433mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1-3(41.825mm,49.7mm) on Top Layer And Text "C2" (41.333mm,49.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-4(41.825mm,48.9mm) on Top Layer And Text "C2" (41.333mm,49.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1-5(41.825mm,48.1mm) on Top Layer And Text "C2" (41.333mm,49.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-52(41.775mm,42.35mm) on Top Layer And Text "R20" (39.367mm,42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad U1-6(41.825mm,47.3mm) on Top Layer And Text "C1" (41.066mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-9(41.825mm,44.9mm) on Top Layer And Text "R5" (41.433mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U2-1(17.702mm,10.097mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-1(17.702mm,10.097mm) on Top Layer And Track (17.157mm,11.197mm)(22.047mm,11.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(18.972mm,10.097mm) on Top Layer And Text "Soil" (18.72mm,7.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-2(18.972mm,10.097mm) on Top Layer And Track (17.157mm,11.197mm)(22.047mm,11.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U2-3(20.242mm,10.097mm) on Top Layer And Text "Soil" (18.72mm,7.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-3(20.242mm,10.097mm) on Top Layer And Track (17.157mm,11.197mm)(22.047mm,11.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad U2-4(21.512mm,10.097mm) on Top Layer And Text "Soil" (18.72mm,7.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-4(21.512mm,10.097mm) on Top Layer And Track (17.157mm,11.197mm)(22.047mm,11.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-5(21.512mm,15.897mm) on Top Layer And Track (17.157mm,14.797mm)(22.047mm,14.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-6(20.242mm,15.897mm) on Top Layer And Track (17.157mm,14.797mm)(22.047mm,14.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-7(18.972mm,15.897mm) on Top Layer And Track (17.157mm,14.797mm)(22.047mm,14.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-8(17.702mm,15.897mm) on Top Layer And Track (17.157mm,14.797mm)(22.047mm,14.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U3-1(57.18mm,17.15mm) on Top Layer And Text "1" (56.672mm,16.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-1(57.18mm,17.15mm) on Top Layer And Track (56.354mm,18.089mm)(56.647mm,18.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-16(57.18mm,23.65mm) on Top Layer And Track (56.354mm,22.661mm)(56.647mm,22.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U3-3(59.72mm,17.15mm) on Top Layer And Text "C11" (60.413mm,14.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-6(63.53mm,17.15mm) on Top Layer And Text "C11" (60.413mm,14.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-8(66.07mm,17.15mm) on Top Layer And Track (66.603mm,18.089mm)(66.895mm,18.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U3-9(66.07mm,23.65mm) on Top Layer And Text "9" (67.509mm,24.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-9(66.07mm,23.65mm) on Top Layer And Track (66.603mm,22.661mm)(66.895mm,22.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad USB1-5(70.968mm,26.68mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(70.968mm,26.68mm) on Top Layer And Track (67.975mm,26.693mm)(69.773mm,26.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(70.968mm,26.68mm) on Top Layer And Track (70.472mm,28.531mm)(70.972mm,27.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(70.968mm,26.68mm) on Top Layer And Track (70.972mm,27.831mm)(71.472mm,28.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(70.968mm,26.68mm) on Top Layer And Track (72.187mm,26.693mm)(73.461mm,26.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB1-5(70.968mm,34.58mm) on Top Layer And Text "BT_EN" (70.033mm,36.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(70.968mm,34.58mm) on Top Layer And Track (68mm,34.567mm)(69.773mm,34.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(70.968mm,34.58mm) on Top Layer And Track (72.187mm,34.567mm)(73.461mm,34.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
Rule Violations :428

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "SHT" (9.077mm,7.802mm) on Top Overlay And Track (11.79mm,9.67mm)(12.049mm,9.67mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "SHT" (9.077mm,7.802mm) on Top Overlay And Track (12.049mm,9.67mm)(12.312mm,9.67mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "SHT" (9.077mm,7.802mm) on Top Overlay And Track (12.312mm,9.67mm)(12.571mm,9.67mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "SHT" (9.077mm,7.802mm) on Top Overlay And Track (12.571mm,9.67mm)(12.571mm,14.343mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "SHT" (9.077mm,7.802mm) on Top Overlay And Track (9.574mm,9.67mm)(11.79mm,9.67mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "SHT" (9.077mm,7.802mm) on Top Overlay And Track (9.574mm,9.67mm)(9.574mm,14.343mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
Rule Violations :6

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01