Classic Timing Analyzer report for HWProject
Sun May 15 15:22:11 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.586 ns   ; select ; selected[14] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+---------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To           ;
+-------+-------------------+-----------------+---------+--------------+
; N/A   ; None              ; 15.586 ns       ; select  ; selected[14] ;
; N/A   ; None              ; 15.241 ns       ; select  ; selected[7]  ;
; N/A   ; None              ; 15.232 ns       ; in0[6]  ; selected[6]  ;
; N/A   ; None              ; 15.227 ns       ; in1[14] ; selected[14] ;
; N/A   ; None              ; 15.199 ns       ; in1[6]  ; selected[6]  ;
; N/A   ; None              ; 15.139 ns       ; in0[14] ; selected[14] ;
; N/A   ; None              ; 15.111 ns       ; select  ; selected[6]  ;
; N/A   ; None              ; 15.012 ns       ; in0[7]  ; selected[7]  ;
; N/A   ; None              ; 14.733 ns       ; in1[7]  ; selected[7]  ;
; N/A   ; None              ; 13.017 ns       ; in0[24] ; selected[24] ;
; N/A   ; None              ; 12.607 ns       ; in0[19] ; selected[19] ;
; N/A   ; None              ; 12.513 ns       ; in1[29] ; selected[29] ;
; N/A   ; None              ; 12.471 ns       ; select  ; selected[16] ;
; N/A   ; None              ; 12.460 ns       ; in0[30] ; selected[30] ;
; N/A   ; None              ; 12.429 ns       ; select  ; selected[20] ;
; N/A   ; None              ; 12.279 ns       ; in1[15] ; selected[15] ;
; N/A   ; None              ; 12.262 ns       ; select  ; selected[29] ;
; N/A   ; None              ; 12.129 ns       ; select  ; selected[30] ;
; N/A   ; None              ; 12.117 ns       ; select  ; selected[27] ;
; N/A   ; None              ; 12.103 ns       ; select  ; selected[24] ;
; N/A   ; None              ; 12.085 ns       ; select  ; selected[19] ;
; N/A   ; None              ; 12.078 ns       ; in0[29] ; selected[29] ;
; N/A   ; None              ; 12.061 ns       ; select  ; selected[1]  ;
; N/A   ; None              ; 11.971 ns       ; in1[30] ; selected[30] ;
; N/A   ; None              ; 11.970 ns       ; select  ; selected[10] ;
; N/A   ; None              ; 11.870 ns       ; select  ; selected[18] ;
; N/A   ; None              ; 11.860 ns       ; select  ; selected[26] ;
; N/A   ; None              ; 11.858 ns       ; in0[21] ; selected[21] ;
; N/A   ; None              ; 11.767 ns       ; in0[16] ; selected[16] ;
; N/A   ; None              ; 11.757 ns       ; select  ; selected[12] ;
; N/A   ; None              ; 11.751 ns       ; in1[26] ; selected[26] ;
; N/A   ; None              ; 11.737 ns       ; in1[27] ; selected[27] ;
; N/A   ; None              ; 11.721 ns       ; select  ; selected[11] ;
; N/A   ; None              ; 11.718 ns       ; select  ; selected[0]  ;
; N/A   ; None              ; 11.714 ns       ; select  ; selected[22] ;
; N/A   ; None              ; 11.692 ns       ; select  ; selected[21] ;
; N/A   ; None              ; 11.686 ns       ; select  ; selected[4]  ;
; N/A   ; None              ; 11.656 ns       ; in0[20] ; selected[20] ;
; N/A   ; None              ; 11.621 ns       ; in0[1]  ; selected[1]  ;
; N/A   ; None              ; 11.615 ns       ; select  ; selected[9]  ;
; N/A   ; None              ; 11.612 ns       ; in0[27] ; selected[27] ;
; N/A   ; None              ; 11.606 ns       ; select  ; selected[23] ;
; N/A   ; None              ; 11.553 ns       ; in1[11] ; selected[11] ;
; N/A   ; None              ; 11.549 ns       ; in1[3]  ; selected[3]  ;
; N/A   ; None              ; 11.534 ns       ; in1[1]  ; selected[1]  ;
; N/A   ; None              ; 11.517 ns       ; in1[10] ; selected[10] ;
; N/A   ; None              ; 11.516 ns       ; select  ; selected[15] ;
; N/A   ; None              ; 11.498 ns       ; select  ; selected[2]  ;
; N/A   ; None              ; 11.497 ns       ; select  ; selected[8]  ;
; N/A   ; None              ; 11.477 ns       ; in0[11] ; selected[11] ;
; N/A   ; None              ; 11.469 ns       ; in0[26] ; selected[26] ;
; N/A   ; None              ; 11.444 ns       ; select  ; selected[3]  ;
; N/A   ; None              ; 11.436 ns       ; in1[20] ; selected[20] ;
; N/A   ; None              ; 11.382 ns       ; in1[0]  ; selected[0]  ;
; N/A   ; None              ; 11.381 ns       ; in1[18] ; selected[18] ;
; N/A   ; None              ; 11.358 ns       ; in1[2]  ; selected[2]  ;
; N/A   ; None              ; 11.349 ns       ; in0[12] ; selected[12] ;
; N/A   ; None              ; 11.335 ns       ; in0[4]  ; selected[4]  ;
; N/A   ; None              ; 11.309 ns       ; in1[19] ; selected[19] ;
; N/A   ; None              ; 11.299 ns       ; in1[9]  ; selected[9]  ;
; N/A   ; None              ; 11.279 ns       ; select  ; selected[17] ;
; N/A   ; None              ; 11.276 ns       ; select  ; selected[25] ;
; N/A   ; None              ; 11.262 ns       ; in1[8]  ; selected[8]  ;
; N/A   ; None              ; 11.254 ns       ; in0[18] ; selected[18] ;
; N/A   ; None              ; 11.247 ns       ; in1[16] ; selected[16] ;
; N/A   ; None              ; 11.243 ns       ; in0[0]  ; selected[0]  ;
; N/A   ; None              ; 11.226 ns       ; in0[23] ; selected[23] ;
; N/A   ; None              ; 11.187 ns       ; select  ; selected[5]  ;
; N/A   ; None              ; 11.181 ns       ; select  ; selected[13] ;
; N/A   ; None              ; 11.158 ns       ; in0[22] ; selected[22] ;
; N/A   ; None              ; 11.107 ns       ; in1[24] ; selected[24] ;
; N/A   ; None              ; 11.091 ns       ; in0[8]  ; selected[8]  ;
; N/A   ; None              ; 11.088 ns       ; in0[10] ; selected[10] ;
; N/A   ; None              ; 11.086 ns       ; in1[22] ; selected[22] ;
; N/A   ; None              ; 11.028 ns       ; in1[21] ; selected[21] ;
; N/A   ; None              ; 11.007 ns       ; in1[4]  ; selected[4]  ;
; N/A   ; None              ; 10.998 ns       ; in0[28] ; selected[28] ;
; N/A   ; None              ; 10.952 ns       ; in1[23] ; selected[23] ;
; N/A   ; None              ; 10.911 ns       ; in1[12] ; selected[12] ;
; N/A   ; None              ; 10.885 ns       ; in0[17] ; selected[17] ;
; N/A   ; None              ; 10.814 ns       ; in1[17] ; selected[17] ;
; N/A   ; None              ; 10.787 ns       ; in0[9]  ; selected[9]  ;
; N/A   ; None              ; 10.768 ns       ; in1[31] ; selected[31] ;
; N/A   ; None              ; 10.750 ns       ; in0[5]  ; selected[5]  ;
; N/A   ; None              ; 10.736 ns       ; in0[2]  ; selected[2]  ;
; N/A   ; None              ; 10.724 ns       ; in0[31] ; selected[31] ;
; N/A   ; None              ; 10.693 ns       ; select  ; selected[31] ;
; N/A   ; None              ; 10.670 ns       ; in1[28] ; selected[28] ;
; N/A   ; None              ; 10.648 ns       ; in0[3]  ; selected[3]  ;
; N/A   ; None              ; 10.643 ns       ; in1[25] ; selected[25] ;
; N/A   ; None              ; 10.633 ns       ; in1[5]  ; selected[5]  ;
; N/A   ; None              ; 10.630 ns       ; in0[15] ; selected[15] ;
; N/A   ; None              ; 10.606 ns       ; in0[13] ; selected[13] ;
; N/A   ; None              ; 10.437 ns       ; in1[13] ; selected[13] ;
; N/A   ; None              ; 10.422 ns       ; select  ; selected[28] ;
; N/A   ; None              ; 10.094 ns       ; in0[25] ; selected[25] ;
+-------+-------------------+-----------------+---------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 15 15:22:11 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only
Info: Longest tpd from source pin "select" to destination pin "selected[14]" is 15.586 ns
    Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_AD13; Fanout = 32; PIN Node = 'select'
    Info: 2: + IC(6.268 ns) + CELL(0.521 ns) = 7.632 ns; Loc. = LCCOMB_X52_Y1_N8; Fanout = 1; COMB Node = 'selected~14'
    Info: 3: + IC(4.948 ns) + CELL(3.006 ns) = 15.586 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'selected[14]'
    Info: Total cell delay = 4.370 ns ( 28.04 % )
    Info: Total interconnect delay = 11.216 ns ( 71.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sun May 15 15:22:11 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


