// Seed: 1468076068
program module_0;
  logic id_1 = id_1;
  assign id_1 = id_1;
  logic id_2 = id_1;
  wire  id_3;
  ;
  assign module_1.id_4 = 0;
endprogram
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output uwire id_5
);
  assign id_4 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd93,
    parameter id_2 = 32'd25
) (
    _id_1,
    _id_2[id_2|id_1 : ""],
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  input logic [7:0] _id_2;
  input wire _id_1;
endmodule
