# compile vhdl design source files
vhdl xil_defaultlib  "../../../txt_util.vhd"
vhdl xil_defaultlib  "../../../FC.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd"
vhdl xil_defaultlib  "../../../FC.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd"
vhdl xil_defaultlib  "../../../bram.vhd"
vhdl xil_defaultlib  "../../../fullyconnected.vhd"
vhdl xil_defaultlib  "../../../test_top.vhd"

# Do not sort compile order
nosort
