Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-06 08:58:03	34	34.27	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515658	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=16external,eesave=aenable,bod=4v3	1.6.7	308	9	1	false	0	0		0	
2019-04-06 08:58:10	34	34.27	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515658	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=16external,eesave=aenable,bod=4v3	1.6.9	308	9	1	false	0	0		0	
2019-04-06 08:58:18	34	34.27	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515658	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=16external,eesave=aenable,bod=4v3	1.6.13	308	9	1	false	0	0		0	
2019-04-06 08:58:24	34	34.27	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515658	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=16external,eesave=aenable,bod=4v3	1.8.5	308	9	1	false	0	0		0	
2019-04-06 08:58:31	34	34.27	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515658	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=16external,eesave=aenable,bod=4v3	1.8.9	308	9	1	false	0	0		0	
