{
    "std": [
        "std",
        "reYIK",
        "module",
        1
    ],
    "test_LVDSTS28HPCPBI1B": [
        "test_LVDSTS28HPCPBI1B",
        "s89IR",
        "module",
        2
    ],
    "LVDSTS28HPCPBI1B_and2x1cstm": [
        "LVDSTS28HPCPBI1B_and2x1cstm",
        "kST79",
        "module",
        3
    ],
    "LVDSTS28HPCPBI1B_ckBgen4x": [
        "LVDSTS28HPCPBI1B_ckBgen4x",
        "baBSY",
        "module",
        4
    ],
    "LVDSTS28HPCPBI1B_ffbrx1cstmckb": [
        "LVDSTS28HPCPBI1B_ffbrx1cstmckb",
        "D4c4F",
        "module",
        5
    ],
    "LVDSTS28HPCPBI1B_mux2x1cstm": [
        "LVDSTS28HPCPBI1B_mux2x1cstm",
        "pvvTI",
        "module",
        6
    ],
    "LVDSTS28HPCPBI1B_sensamp_latch_npair": [
        "LVDSTS28HPCPBI1B_sensamp_latch_npair",
        "Wa28t",
        "module",
        7
    ],
    "prbscheck_parallel_lsbfirst_tb": [
        "prbscheck_parallel_lsbfirst_tb",
        "YZmqM",
        "module",
        8
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module",
        9
    ]
}