/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [2:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_34z;
  wire [39:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = in_data[155] ? celloutsig_1_4z[3] : celloutsig_1_1z;
  assign celloutsig_0_11z = ~(in_data[10] & _00_);
  assign celloutsig_0_0z = !(in_data[93] ? in_data[30] : in_data[82]);
  assign celloutsig_0_14z = ~(celloutsig_0_8z ^ celloutsig_0_6z);
  assign celloutsig_0_15z = ~(_01_ ^ _02_);
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_17z[2:1], celloutsig_0_18z };
  reg [15:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _12_ <= 16'h0000;
    else _12_ <= { celloutsig_0_35z[33:19], celloutsig_0_3z };
  assign out_data[47:32] = _12_;
  reg [2:0] _13_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _13_ <= 3'h0;
    else _13_ <= { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _02_, _04_[1], _01_ } = _13_;
  reg [7:0] _14_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _14_ <= 8'h00;
    else _14_ <= { celloutsig_0_5z[10:7], celloutsig_0_0z, _02_, _04_[1], _01_ };
  assign { _05_[7:4], _00_, _05_[2:0] } = _14_;
  assign celloutsig_0_23z = { in_data[13:5], celloutsig_0_7z, celloutsig_0_8z } & celloutsig_0_21z[17:7];
  assign celloutsig_0_12z = in_data[93:87] / { 1'h1, in_data[47:46], _02_, _04_[1], _01_, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_21z[5:2], celloutsig_0_11z } == celloutsig_0_5z[6:2];
  assign celloutsig_0_28z = celloutsig_0_23z[5:1] == { celloutsig_0_5z[5:4], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[81:72], celloutsig_0_0z } === { in_data[73:70], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[140:135] === in_data[145:140];
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_7z } >= in_data[81:73];
  assign celloutsig_0_6z = { celloutsig_0_5z[4:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } > { celloutsig_0_5z[4:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_17z[16:9], celloutsig_0_17z[16:14], celloutsig_0_17z[5:0] } > { celloutsig_0_5z[12:3], celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_1_13z = celloutsig_1_12z & ~(celloutsig_1_8z);
  assign celloutsig_0_25z = _02_ & ~(celloutsig_0_3z);
  assign celloutsig_1_4z = { celloutsig_1_2z[6:1], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[176:171], in_data[96] };
  assign celloutsig_0_13z = { in_data[87:82], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[5:2], _02_, _04_[1], _01_, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_34z = celloutsig_0_2z ? { _03_, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_30z, 1'h1 } : { celloutsig_0_5z[10:0], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_15z ? { in_data[103], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_14z } : { celloutsig_1_7z[6:1], celloutsig_1_11z };
  assign celloutsig_0_31z = { celloutsig_0_27z[2], celloutsig_0_12z } != { celloutsig_0_7z, celloutsig_0_24z, _02_, _04_[1], _01_, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_5z = - { in_data[50:42], _02_, _04_[1], _01_, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_26z = - celloutsig_0_21z[16:8];
  assign celloutsig_0_8z = { in_data[22:21], _02_, _04_[1], _01_ } !== celloutsig_0_5z[10:6];
  assign celloutsig_0_2z = in_data[73:69] !== { in_data[3:0], celloutsig_0_1z };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[172:157] };
  assign celloutsig_1_12z = & in_data[168:165];
  assign celloutsig_0_1z = & in_data[90:84];
  assign celloutsig_0_22z = & { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z, in_data[54:47] };
  assign celloutsig_0_32z = & { celloutsig_0_29z, celloutsig_0_23z[5:0], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_15z = celloutsig_1_1z & celloutsig_1_4z[4];
  assign celloutsig_0_7z = celloutsig_0_2z & _04_[1];
  assign celloutsig_0_29z = | { celloutsig_0_23z[6:3], celloutsig_0_0z };
  assign celloutsig_0_37z = ^ { _02_, _04_[1], celloutsig_0_29z, celloutsig_0_3z, _03_, celloutsig_0_24z, celloutsig_0_3z };
  assign celloutsig_1_8z = ^ { celloutsig_1_4z[5:4], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z[3:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z } << { in_data[119:102], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_10z[16:13], celloutsig_1_12z, celloutsig_1_13z } << { celloutsig_1_10z[11:8], celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_16z = celloutsig_0_5z[7:4] << { celloutsig_0_6z, _02_, _04_[1], _01_ };
  assign celloutsig_0_35z = { celloutsig_0_13z[8:3], celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_15z, _05_[7:4], _00_, _05_[2:0], celloutsig_0_15z } >> { celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_23z, _02_, _04_[1], _01_, _02_, _04_[1], _01_, celloutsig_0_25z };
  assign celloutsig_1_2z = { in_data[186:177], celloutsig_1_0z } >> { in_data[112:108], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_17z[16:9], celloutsig_0_17z[16:14], celloutsig_0_17z[5:0], celloutsig_0_7z } >> { celloutsig_0_13z[6:5], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_2z[9:2] - { celloutsig_1_4z[7:1], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z[5:3], celloutsig_1_13z } - celloutsig_1_16z[4:1];
  assign celloutsig_0_27z = { celloutsig_0_17z[15], _02_, _04_[1], _01_, celloutsig_0_19z } - { celloutsig_0_17z[11:9], celloutsig_0_17z[16:15] };
  assign celloutsig_1_11z = ~((celloutsig_1_2z[9] & celloutsig_1_1z) | celloutsig_1_7z[5]);
  assign celloutsig_0_18z = ~((celloutsig_0_0z & in_data[33]) | celloutsig_0_6z);
  assign { celloutsig_0_17z[13:9], celloutsig_0_17z[16:14], celloutsig_0_17z[5], celloutsig_0_17z[1], celloutsig_0_17z[4:2], celloutsig_0_17z[0] } = ~ { _05_[7:4], _00_, _05_[2:0], celloutsig_0_8z, celloutsig_0_6z, _02_, _04_[1], _01_, celloutsig_0_0z };
  assign { _04_[2], _04_[0] } = { _02_, _01_ };
  assign _05_[3] = _00_;
  assign celloutsig_0_17z[8:6] = celloutsig_0_17z[16:14];
  assign { out_data[134:128], out_data[99:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z };
endmodule
