<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › codecs › tlv320aic32x4.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tlv320aic32x4.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/sound/soc/codecs/tlv320aic32x4.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Vista Silicon S.L.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Javier Martin &lt;javier.martin@vista-silicon.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on sound/soc/codecs/wm8974 and TI driver for kernel 2.6.27.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,</span>
<span class="cm"> * MA 02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/moduleparam.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pm.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/cdev.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;sound/tlv320aic32x4.h&gt;</span>
<span class="cp">#include &lt;sound/core.h&gt;</span>
<span class="cp">#include &lt;sound/pcm.h&gt;</span>
<span class="cp">#include &lt;sound/pcm_params.h&gt;</span>
<span class="cp">#include &lt;sound/soc.h&gt;</span>
<span class="cp">#include &lt;sound/soc-dapm.h&gt;</span>
<span class="cp">#include &lt;sound/initval.h&gt;</span>
<span class="cp">#include &lt;sound/tlv.h&gt;</span>

<span class="cp">#include &quot;tlv320aic32x4.h&quot;</span>

<span class="k">struct</span> <span class="n">aic32x4_rate_divs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">mclk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rate</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">p_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pll_j</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pll_d</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">dosr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ndac</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mdac</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">aosr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nadc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">madc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">blck_N</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">sysclk</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">page_no</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">control_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">power_cfg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">micpga_routing</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">swapdacs</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* 0dB min, 1dB steps */</span>
<span class="k">static</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">tlv_step_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cm">/* 0dB min, 0.5dB steps */</span>
<span class="k">static</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">tlv_step_0_5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic32x4_snd_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;PCM Playback Volume&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LDACVOL</span><span class="p">,</span>
			<span class="n">AIC32X4_RDACVOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tlv_step_0_5</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;HP Driver Gain Volume&quot;</span><span class="p">,</span> <span class="n">AIC32X4_HPLGAIN</span><span class="p">,</span>
			<span class="n">AIC32X4_HPRGAIN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tlv_step_1</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;LO Driver Gain Volume&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LOLGAIN</span><span class="p">,</span>
			<span class="n">AIC32X4_LORGAIN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tlv_step_1</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;HP DAC Playback Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_HPLGAIN</span><span class="p">,</span>
			<span class="n">AIC32X4_HPRGAIN</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;LO DAC Playback Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LOLGAIN</span><span class="p">,</span>
			<span class="n">AIC32X4_LORGAIN</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;Mic PGA Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LMICPGAVOL</span><span class="p">,</span>
			<span class="n">AIC32X4_RMICPGAVOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>

	<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;ADCFGA Left Mute Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_ADCFGA</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;ADCFGA Right Mute Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_ADCFGA</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;ADC Level Volume&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LADCVOL</span><span class="p">,</span>
			<span class="n">AIC32X4_RADCVOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tlv_step_0_5</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;PGA Level Volume&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LMICPGAVOL</span><span class="p">,</span>
			<span class="n">AIC32X4_RMICPGAVOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x5f</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tlv_step_0_5</span><span class="p">),</span>

	<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;Auto-mute Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_DACMUTE</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;AGC Left Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;AGC Right Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_RAGC1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Target Level&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC1</span><span class="p">,</span> <span class="n">AIC32X4_RAGC1</span><span class="p">,</span>
			<span class="mi">4</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Gain Hysteresis&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC1</span><span class="p">,</span> <span class="n">AIC32X4_RAGC1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Hysteresis&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC2</span><span class="p">,</span> <span class="n">AIC32X4_RAGC2</span><span class="p">,</span>
			<span class="mi">6</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Noise Threshold&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC2</span><span class="p">,</span> <span class="n">AIC32X4_RAGC2</span><span class="p">,</span>
			<span class="mi">1</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Max PGA&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC3</span><span class="p">,</span> <span class="n">AIC32X4_RAGC3</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mh">0x7F</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Attack Time&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC4</span><span class="p">,</span> <span class="n">AIC32X4_RAGC4</span><span class="p">,</span>
			<span class="mi">3</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Decay Time&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC5</span><span class="p">,</span> <span class="n">AIC32X4_RAGC5</span><span class="p">,</span>
			<span class="mi">3</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Noise Debounce&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC6</span><span class="p">,</span> <span class="n">AIC32X4_RAGC6</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Signal Debounce&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LAGC7</span><span class="p">,</span> <span class="n">AIC32X4_RAGC7</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mh">0x0F</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aic32x4_rate_divs</span> <span class="n">aic32x4_divs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* 8k rate */</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_12000000</span><span class="p">,</span> <span class="mi">8000</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">6800</span><span class="p">,</span> <span class="mi">768</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">24</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_24000000</span><span class="p">,</span> <span class="mi">8000</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">6800</span><span class="p">,</span> <span class="mi">768</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">24</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_25000000</span><span class="p">,</span> <span class="mi">8000</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">3728</span><span class="p">,</span> <span class="mi">768</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">24</span><span class="p">},</span>
	<span class="cm">/* 11.025k rate */</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_12000000</span><span class="p">,</span> <span class="mi">11025</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">5264</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_24000000</span><span class="p">,</span> <span class="mi">11025</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">5264</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">16</span><span class="p">},</span>
	<span class="cm">/* 16k rate */</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_12000000</span><span class="p">,</span> <span class="mi">16000</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">6800</span><span class="p">,</span> <span class="mi">384</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">12</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_24000000</span><span class="p">,</span> <span class="mi">16000</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">6800</span><span class="p">,</span> <span class="mi">384</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">12</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_25000000</span><span class="p">,</span> <span class="mi">16000</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">3728</span><span class="p">,</span> <span class="mi">384</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">12</span><span class="p">},</span>
	<span class="cm">/* 22.05k rate */</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_12000000</span><span class="p">,</span> <span class="mi">22050</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">5264</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_24000000</span><span class="p">,</span> <span class="mi">22050</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">5264</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_25000000</span><span class="p">,</span> <span class="mi">22050</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2253</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">},</span>
	<span class="cm">/* 32k rate */</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_12000000</span><span class="p">,</span> <span class="mi">32000</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1680</span><span class="p">,</span> <span class="mi">192</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_24000000</span><span class="p">,</span> <span class="mi">32000</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1680</span><span class="p">,</span> <span class="mi">192</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
	<span class="cm">/* 44.1k rate */</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_12000000</span><span class="p">,</span> <span class="mi">44100</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">5264</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_24000000</span><span class="p">,</span> <span class="mi">44100</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">5264</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_25000000</span><span class="p">,</span> <span class="mi">44100</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2253</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
	<span class="cm">/* 48k rate */</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_12000000</span><span class="p">,</span> <span class="mi">48000</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">1920</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_24000000</span><span class="p">,</span> <span class="mi">48000</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">1920</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AIC32X4_FREQ_25000000</span><span class="p">,</span> <span class="mi">48000</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8643</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">hpl_output_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;L_DAC Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_HPLROUTE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN1_L Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_HPLROUTE</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">hpr_output_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;R_DAC Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_HPRROUTE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN1_R Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_HPRROUTE</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">lol_output_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;L_DAC Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LOLROUTE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">lor_output_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;R_DAC Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LORROUTE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">left_input_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN1_L P Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LMICPGAPIN</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN2_L P Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LMICPGAPIN</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN3_L P Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_LMICPGAPIN</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">right_input_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN1_R P Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_RMICPGAPIN</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN2_R P Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_RMICPGAPIN</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;IN3_R P Switch&quot;</span><span class="p">,</span> <span class="n">AIC32X4_RMICPGAPIN</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_widget</span> <span class="n">aic32x4_dapm_widgets</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SND_SOC_DAPM_DAC</span><span class="p">(</span><span class="s">&quot;Left DAC&quot;</span><span class="p">,</span> <span class="s">&quot;Left Playback&quot;</span><span class="p">,</span> <span class="n">AIC32X4_DACSETUP</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;HPL Output Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">hpl_output_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">hpl_output_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;HPL Power&quot;</span><span class="p">,</span> <span class="n">AIC32X4_OUTPWRCTL</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;LOL Output Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">lol_output_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lol_output_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;LOL Power&quot;</span><span class="p">,</span> <span class="n">AIC32X4_OUTPWRCTL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="n">SND_SOC_DAPM_DAC</span><span class="p">(</span><span class="s">&quot;Right DAC&quot;</span><span class="p">,</span> <span class="s">&quot;Right Playback&quot;</span><span class="p">,</span> <span class="n">AIC32X4_DACSETUP</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;HPR Output Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">hpr_output_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">hpr_output_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;HPR Power&quot;</span><span class="p">,</span> <span class="n">AIC32X4_OUTPWRCTL</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;LOR Output Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">lor_output_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lor_output_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;LOR Power&quot;</span><span class="p">,</span> <span class="n">AIC32X4_OUTPWRCTL</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">left_input_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">left_input_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">right_input_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">right_input_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_ADC</span><span class="p">(</span><span class="s">&quot;Left ADC&quot;</span><span class="p">,</span> <span class="s">&quot;Left Capture&quot;</span><span class="p">,</span> <span class="n">AIC32X4_ADCSETUP</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_ADC</span><span class="p">(</span><span class="s">&quot;Right ADC&quot;</span><span class="p">,</span> <span class="s">&quot;Right Capture&quot;</span><span class="p">,</span> <span class="n">AIC32X4_ADCSETUP</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MICBIAS</span><span class="p">(</span><span class="s">&quot;Mic Bias&quot;</span><span class="p">,</span> <span class="n">AIC32X4_MICBIAS</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HPL&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HPR&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;LOL&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;LOR&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;IN1_L&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;IN1_R&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;IN2_L&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;IN2_R&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;IN3_L&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;IN3_R&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_route</span> <span class="n">aic32x4_dapm_routes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Left Output */</span>
	<span class="p">{</span><span class="s">&quot;HPL Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;L_DAC Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPL Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_L Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_L&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;HPL Power&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;HPL Output Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPL&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;HPL Power&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;LOL Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;L_DAC Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;LOL Power&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LOL Output Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;LOL&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LOL Power&quot;</span><span class="p">},</span>

	<span class="cm">/* Right Output */</span>
	<span class="p">{</span><span class="s">&quot;HPR Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;R_DAC Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPR Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_R Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_R&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;HPR Power&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;HPR Output Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPR&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;HPR Power&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;LOR Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;R_DAC Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;LOR Power&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LOR Output Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;LOR&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LOR Power&quot;</span><span class="p">},</span>

	<span class="cm">/* Left input */</span>
	<span class="p">{</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_L P Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_L&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN2_L P Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN2_L&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN3_L P Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN3_L&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Left ADC&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Input Mixer&quot;</span><span class="p">},</span>

	<span class="cm">/* Right Input */</span>
	<span class="p">{</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_R P Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN1_R&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN2_R P Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN2_R&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;IN3_R P Switch&quot;</span><span class="p">,</span> <span class="s">&quot;IN3_R&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Right ADC&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right Input Mixer&quot;</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">aic32x4_change_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="o">*</span><span class="n">aic32x4</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">new_page</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">codec</span><span class="o">-&gt;</span><span class="n">hw_write</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">control_data</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">page_no</span> <span class="o">=</span> <span class="n">new_page</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="o">*</span><span class="n">aic32x4</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">page</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">/</span> <span class="mi">128</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fixed_reg</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">%</span> <span class="mi">128</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* A write to AIC32X4_PSEL is really a non-explicit page change */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">==</span> <span class="n">AIC32X4_PSEL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">aic32x4_change_page</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">page_no</span> <span class="o">!=</span> <span class="n">page</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">aic32x4_change_page</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fixed_reg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">hw_write</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">control_data</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">aic32x4_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="o">*</span><span class="n">aic32x4</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">page</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">/</span> <span class="mi">128</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fixed_reg</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">%</span> <span class="mi">128</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">page_no</span> <span class="o">!=</span> <span class="n">page</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">aic32x4_change_page</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">i2c_smbus_read_byte_data</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">control_data</span><span class="p">,</span> <span class="n">fixed_reg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">aic32x4_get_divs</span><span class="p">(</span><span class="kt">int</span> <span class="n">mclk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic32x4_divs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">rate</span> <span class="o">==</span> <span class="n">rate</span><span class="p">)</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mclk</span> <span class="o">==</span> <span class="n">mclk</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;aic32x4: master clock and sample rate is not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_add_widgets</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_soc_dapm_new_controls</span><span class="p">(</span><span class="o">&amp;</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">,</span> <span class="n">aic32x4_dapm_widgets</span><span class="p">,</span>
				  <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic32x4_dapm_widgets</span><span class="p">));</span>

	<span class="n">snd_soc_dapm_add_routes</span><span class="p">(</span><span class="o">&amp;</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">,</span> <span class="n">aic32x4_dapm_routes</span><span class="p">,</span>
				<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic32x4_dapm_routes</span><span class="p">));</span>

	<span class="n">snd_soc_dapm_new_widgets</span><span class="p">(</span><span class="o">&amp;</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_set_dai_sysclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">clk_id</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="o">*</span><span class="n">aic32x4</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">freq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AIC32X4_FREQ_12000000</span>:
	<span class="k">case</span> <span class="n">AIC32X4_FREQ_24000000</span>:
	<span class="k">case</span> <span class="n">AIC32X4_FREQ_25000000</span>:
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">sysclk</span> <span class="o">=</span> <span class="n">freq</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;aic32x4: invalid frequency to set DAI system clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_set_dai_fmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iface_reg_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iface_reg_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iface_reg_3</span><span class="p">;</span>

	<span class="n">iface_reg_1</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE1</span><span class="p">);</span>
	<span class="n">iface_reg_1</span> <span class="o">=</span> <span class="n">iface_reg_1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span> <span class="o">|</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">iface_reg_2</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE2</span><span class="p">);</span>
	<span class="n">iface_reg_2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">iface_reg_3</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE3</span><span class="p">);</span>
	<span class="n">iface_reg_3</span> <span class="o">=</span> <span class="n">iface_reg_3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>

	<span class="cm">/* set master/slave audio interface */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_MASTER_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBM_CFM</span>:
		<span class="n">iface_reg_1</span> <span class="o">|=</span> <span class="n">AIC32X4_BCLKMASTER</span> <span class="o">|</span> <span class="n">AIC32X4_WCLKMASTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBS_CFS</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;aic32x4: invalid DAI master/slave interface</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_FORMAT_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_I2S</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_A</span>:
		<span class="n">iface_reg_1</span> <span class="o">|=</span> <span class="p">(</span><span class="n">AIC32X4_DSP_MODE</span> <span class="o">&lt;&lt;</span> <span class="n">AIC32X4_PLLJ_SHIFT</span><span class="p">);</span>
		<span class="n">iface_reg_3</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span> <span class="cm">/* invert bit clock */</span>
		<span class="n">iface_reg_2</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span> <span class="cm">/* add offset 1 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_B</span>:
		<span class="n">iface_reg_1</span> <span class="o">|=</span> <span class="p">(</span><span class="n">AIC32X4_DSP_MODE</span> <span class="o">&lt;&lt;</span> <span class="n">AIC32X4_PLLJ_SHIFT</span><span class="p">);</span>
		<span class="n">iface_reg_3</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span> <span class="cm">/* invert bit clock */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_RIGHT_J</span>:
		<span class="n">iface_reg_1</span> <span class="o">|=</span>
			<span class="p">(</span><span class="n">AIC32X4_RIGHT_JUSTIFIED_MODE</span> <span class="o">&lt;&lt;</span> <span class="n">AIC32X4_PLLJ_SHIFT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_LEFT_J</span>:
		<span class="n">iface_reg_1</span> <span class="o">|=</span>
			<span class="p">(</span><span class="n">AIC32X4_LEFT_JUSTIFIED_MODE</span> <span class="o">&lt;&lt;</span> <span class="n">AIC32X4_PLLJ_SHIFT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;aic32x4: invalid DAI interface format</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE1</span><span class="p">,</span> <span class="n">iface_reg_1</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE2</span><span class="p">,</span> <span class="n">iface_reg_2</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE3</span><span class="p">,</span> <span class="n">iface_reg_3</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">snd_pcm_hw_params</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="o">*</span><span class="n">aic32x4</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="n">aic32x4_get_divs</span><span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">sysclk</span><span class="p">,</span> <span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;aic32x4: sampling rate not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Use PLL as CODEC_CLKIN and DAC_MOD_CLK as BDIV_CLKIN */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_CLKMUX</span><span class="p">,</span> <span class="n">AIC32X4_PLLCLKIN</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE3</span><span class="p">,</span> <span class="n">AIC32X4_DACMOD2BCLK</span><span class="p">);</span>

	<span class="cm">/* We will fix R value to 1 and will make P &amp; J=K.D as varialble */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PLLPR</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PLLPR</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">data</span> <span class="o">|</span> <span class="p">(</span><span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">p_val</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">));</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PLLJ</span><span class="p">,</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pll_j</span><span class="p">);</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PLLDMSB</span><span class="p">,</span> <span class="p">(</span><span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pll_d</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PLLDLSB</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pll_d</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>

	<span class="cm">/* NDAC divider value */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NDAC</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NDAC</span><span class="p">,</span> <span class="n">data</span> <span class="o">|</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ndac</span><span class="p">);</span>

	<span class="cm">/* MDAC divider value */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MDAC</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MDAC</span><span class="p">,</span> <span class="n">data</span> <span class="o">|</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mdac</span><span class="p">);</span>

	<span class="cm">/* DOSR MSB &amp; LSB values */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_DOSRMSB</span><span class="p">,</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dosr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_DOSRLSB</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dosr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>

	<span class="cm">/* NADC divider value */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NADC</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NADC</span><span class="p">,</span> <span class="n">data</span> <span class="o">|</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">nadc</span><span class="p">);</span>

	<span class="cm">/* MADC divider value */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MADC</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MADC</span><span class="p">,</span> <span class="n">data</span> <span class="o">|</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">madc</span><span class="p">);</span>

	<span class="cm">/* AOSR value */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_AOSR</span><span class="p">,</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">aosr</span><span class="p">);</span>

	<span class="cm">/* BCLK N divider */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_BCLKN</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_BCLKN</span><span class="p">,</span> <span class="n">data</span> <span class="o">|</span> <span class="n">aic32x4_divs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">blck_N</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE1</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">params_format</span><span class="p">(</span><span class="n">params</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S16_LE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S20_3LE</span>:
		<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">AIC32X4_WORD_LEN_20BITS</span> <span class="o">&lt;&lt;</span> <span class="n">AIC32X4_DOSRMSB_SHIFT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S24_LE</span>:
		<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">AIC32X4_WORD_LEN_24BITS</span> <span class="o">&lt;&lt;</span> <span class="n">AIC32X4_DOSRMSB_SHIFT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S32_LE</span>:
		<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">AIC32X4_WORD_LEN_32BITS</span> <span class="o">&lt;&lt;</span> <span class="n">AIC32X4_DOSRMSB_SHIFT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_IFACE1</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_mute</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mute</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dac_reg</span><span class="p">;</span>

	<span class="n">dac_reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_DACMUTE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AIC32X4_MUTEON</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mute</span><span class="p">)</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_DACMUTE</span><span class="p">,</span> <span class="n">dac_reg</span> <span class="o">|</span> <span class="n">AIC32X4_MUTEON</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_DACMUTE</span><span class="p">,</span> <span class="n">dac_reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_set_bias_level</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span>
				  <span class="k">enum</span> <span class="n">snd_soc_bias_level</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">level</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_ON</span>:
		<span class="cm">/* Switch on PLL */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PLLPR</span><span class="p">,</span>
				    <span class="n">AIC32X4_PLLEN</span><span class="p">,</span> <span class="n">AIC32X4_PLLEN</span><span class="p">);</span>

		<span class="cm">/* Switch on NDAC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NDAC</span><span class="p">,</span>
				    <span class="n">AIC32X4_NDACEN</span><span class="p">,</span> <span class="n">AIC32X4_NDACEN</span><span class="p">);</span>

		<span class="cm">/* Switch on MDAC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MDAC</span><span class="p">,</span>
				    <span class="n">AIC32X4_MDACEN</span><span class="p">,</span> <span class="n">AIC32X4_MDACEN</span><span class="p">);</span>

		<span class="cm">/* Switch on NADC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NADC</span><span class="p">,</span>
				    <span class="n">AIC32X4_NADCEN</span><span class="p">,</span> <span class="n">AIC32X4_NADCEN</span><span class="p">);</span>

		<span class="cm">/* Switch on MADC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MADC</span><span class="p">,</span>
				    <span class="n">AIC32X4_MADCEN</span><span class="p">,</span> <span class="n">AIC32X4_MADCEN</span><span class="p">);</span>

		<span class="cm">/* Switch on BCLK_N Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_BCLKN</span><span class="p">,</span>
				    <span class="n">AIC32X4_BCLKEN</span><span class="p">,</span> <span class="n">AIC32X4_BCLKEN</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_PREPARE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_STANDBY</span>:
		<span class="cm">/* Switch off PLL */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PLLPR</span><span class="p">,</span>
				    <span class="n">AIC32X4_PLLEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Switch off NDAC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NDAC</span><span class="p">,</span>
				    <span class="n">AIC32X4_NDACEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Switch off MDAC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MDAC</span><span class="p">,</span>
				    <span class="n">AIC32X4_MDACEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Switch off NADC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_NADC</span><span class="p">,</span>
				    <span class="n">AIC32X4_NADCEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Switch off MADC Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MADC</span><span class="p">,</span>
				    <span class="n">AIC32X4_MADCEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Switch off BCLK_N Divider */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_BCLKN</span><span class="p">,</span>
				    <span class="n">AIC32X4_BCLKEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_OFF</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">.</span><span class="n">bias_level</span> <span class="o">=</span> <span class="n">level</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define AIC32X4_RATES	SNDRV_PCM_RATE_8000_48000</span>
<span class="cp">#define AIC32X4_FORMATS	(SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE \</span>
<span class="cp">			 | SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dai_ops</span> <span class="n">aic32x4_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span> <span class="n">aic32x4_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">digital_mute</span> <span class="o">=</span> <span class="n">aic32x4_mute</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_fmt</span> <span class="o">=</span> <span class="n">aic32x4_set_dai_fmt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_sysclk</span> <span class="o">=</span> <span class="n">aic32x4_set_dai_sysclk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_dai_driver</span> <span class="n">aic32x4_dai</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tlv320aic32x4-hifi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">playback</span> <span class="o">=</span> <span class="p">{</span>
		     <span class="p">.</span><span class="n">stream_name</span> <span class="o">=</span> <span class="s">&quot;Playback&quot;</span><span class="p">,</span>
		     <span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		     <span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		     <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">AIC32X4_RATES</span><span class="p">,</span>
		     <span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">AIC32X4_FORMATS</span><span class="p">,},</span>
	<span class="p">.</span><span class="n">capture</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">stream_name</span> <span class="o">=</span> <span class="s">&quot;Capture&quot;</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">AIC32X4_RATES</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">AIC32X4_FORMATS</span><span class="p">,},</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">aic32x4_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">symmetric_rates</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">aic32x4_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_OFF</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">aic32x4_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_STANDBY</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="o">*</span><span class="n">aic32x4</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp_reg</span><span class="p">;</span>

	<span class="n">codec</span><span class="o">-&gt;</span><span class="n">hw_write</span> <span class="o">=</span> <span class="p">(</span><span class="n">hw_write_t</span><span class="p">)</span> <span class="n">i2c_master_send</span><span class="p">;</span>
	<span class="n">codec</span><span class="o">-&gt;</span><span class="n">control_data</span> <span class="o">=</span> <span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">control_data</span><span class="p">;</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_RESET</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="cm">/* Power platform configuration */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">power_cfg</span> <span class="o">&amp;</span> <span class="n">AIC32X4_PWR_MICBIAS_2075_LDOIN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_MICBIAS</span><span class="p">,</span> <span class="n">AIC32X4_MICBIAS_LDOIN</span> <span class="o">|</span>
						      <span class="n">AIC32X4_MICBIAS_2075V</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">power_cfg</span> <span class="o">&amp;</span> <span class="n">AIC32X4_PWR_AVDD_DVDD_WEAK_DISABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_PWRCFG</span><span class="p">,</span> <span class="n">AIC32X4_AVDDWEAKDISABLE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">tmp_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">power_cfg</span> <span class="o">&amp;</span> <span class="n">AIC32X4_PWR_AIC32X4_LDO_ENABLE</span><span class="p">)</span> <span class="o">?</span>
			<span class="n">AIC32X4_LDOCTLEN</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_LDOCTL</span><span class="p">,</span> <span class="n">tmp_reg</span><span class="p">);</span>

	<span class="n">tmp_reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_CMMODE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">power_cfg</span> <span class="o">&amp;</span> <span class="n">AIC32X4_PWR_CMMODE_LDOIN_RANGE_18_36</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp_reg</span> <span class="o">|=</span> <span class="n">AIC32X4_LDOIN_18_36</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">power_cfg</span> <span class="o">&amp;</span> <span class="n">AIC32X4_PWR_CMMODE_HP_LDOIN_POWERED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp_reg</span> <span class="o">|=</span> <span class="n">AIC32X4_LDOIN2HP</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_CMMODE</span><span class="p">,</span> <span class="n">tmp_reg</span><span class="p">);</span>

	<span class="cm">/* Do DACs need to be swapped? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">swapdacs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_DACSETUP</span><span class="p">,</span> <span class="n">AIC32X4_LDAC2RCHN</span> <span class="o">|</span> <span class="n">AIC32X4_RDAC2LCHN</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_DACSETUP</span><span class="p">,</span> <span class="n">AIC32X4_LDAC2LCHN</span> <span class="o">|</span> <span class="n">AIC32X4_RDAC2RCHN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Mic PGA routing */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">micpga_routing</span> <span class="o">&amp;</span> <span class="n">AIC32X4_MICPGA_ROUTE_LMIC_IN2R_10K</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_LMICPGANIN</span><span class="p">,</span> <span class="n">AIC32X4_LMICPGANIN_IN2R_10K</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">micpga_routing</span> <span class="o">&amp;</span> <span class="n">AIC32X4_MICPGA_ROUTE_RMIC_IN1L_10K</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC32X4_RMICPGANIN</span><span class="p">,</span> <span class="n">AIC32X4_RMICPGANIN_IN1L_10K</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">aic32x4_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_STANDBY</span><span class="p">);</span>
	<span class="n">snd_soc_add_codec_controls</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">aic32x4_snd_controls</span><span class="p">,</span>
			     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic32x4_snd_controls</span><span class="p">));</span>
	<span class="n">aic32x4_add_widgets</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic32x4_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">aic32x4_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_OFF</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_codec_driver</span> <span class="n">soc_codec_dev_aic32x4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">aic32x4_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">aic32x4_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">aic32x4_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">aic32x4_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">aic32x4_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">aic32x4_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_bias_level</span> <span class="o">=</span> <span class="n">aic32x4_set_bias_level</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__devinit</span> <span class="kt">int</span> <span class="nf">aic32x4_i2c_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span>
				      <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic32x4_pdata</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic32x4_priv</span> <span class="o">*</span><span class="n">aic32x4</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">aic32x4</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">aic32x4_priv</span><span class="p">),</span>
			       <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic32x4</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">control_data</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">;</span>
	<span class="n">i2c_set_clientdata</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">aic32x4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">power_cfg</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">power_cfg</span><span class="p">;</span>
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">swapdacs</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">swapdacs</span><span class="p">;</span>
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">micpga_routing</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">micpga_routing</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">power_cfg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">swapdacs</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">aic32x4</span><span class="o">-&gt;</span><span class="n">micpga_routing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">snd_soc_register_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">soc_codec_dev_aic32x4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aic32x4_dai</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__devexit</span> <span class="kt">int</span> <span class="nf">aic32x4_i2c_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">client</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_soc_unregister_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">client</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_device_id</span> <span class="n">aic32x4_i2c_id</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="s">&quot;tlv320aic32x4&quot;</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">aic32x4_i2c_id</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_driver</span> <span class="n">aic32x4_i2c_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tlv320aic32x4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span>    <span class="n">aic32x4_i2c_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span>   <span class="n">__devexit_p</span><span class="p">(</span><span class="n">aic32x4_i2c_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">aic32x4_i2c_id</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">aic32x4_modinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_add_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aic32x4_i2c_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register aic32x4 I2C driver: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">module_init</span><span class="p">(</span><span class="n">aic32x4_modinit</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">aic32x4_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">i2c_del_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aic32x4_i2c_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">aic32x4_exit</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ASoC tlv320aic32x4 codec driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Javier Martin &lt;javier.martin@vista-silicon.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
