
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v
# synth_design -part xc7z020clg484-3 -top point_scalar_mult -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top point_scalar_mult -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24610 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.996 ; gain = 69.895 ; free physical = 247428 ; free virtual = 315176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'point_scalar_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:35]
INFO: [Synth 8-6157] synthesizing module 'point_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:94]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:362]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:362]
INFO: [Synth 8-6157] synthesizing module 'func9' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:171]
INFO: [Synth 8-6155] done synthesizing module 'func9' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:171]
INFO: [Synth 8-6157] synthesizing module 'func10' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:192]
INFO: [Synth 8-6157] synthesizing module 'f3m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:762]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1548]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1548]
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:835]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1541]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1525]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1525]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1541]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:872]
INFO: [Synth 8-6155] done synthesizing module 'func4' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:872]
INFO: [Synth 8-6155] done synthesizing module 'func1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:835]
INFO: [Synth 8-6157] synthesizing module 'func2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:848]
INFO: [Synth 8-6155] done synthesizing module 'func2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:848]
INFO: [Synth 8-6157] synthesizing module 'func3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:855]
INFO: [Synth 8-6155] done synthesizing module 'func3' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:855]
INFO: [Synth 8-6157] synthesizing module 'func5' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:886]
INFO: [Synth 8-6155] done synthesizing module 'func5' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:886]
INFO: [Synth 8-6155] done synthesizing module 'f3m_inv' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:762]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:387]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:914]
INFO: [Synth 8-6155] done synthesizing module 'func8' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:914]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:329]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:329]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:898]
INFO: [Synth 8-6155] done synthesizing module 'func7' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:898]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:387]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:487]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:487]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1597]
INFO: [Synth 8-6155] done synthesizing module 'func6' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:1597]
INFO: [Synth 8-6155] done synthesizing module 'func10' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:192]
INFO: [Synth 8-6157] synthesizing module 'func11' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:234]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:375]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:375]
INFO: [Synth 8-6155] done synthesizing module 'func11' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:234]
INFO: [Synth 8-6155] done synthesizing module 'point_add' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:94]
INFO: [Synth 8-6155] done synthesizing module 'point_scalar_mult' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v:35]
WARNING: [Synth 8-3331] design func5 has unconnected port A[195]
WARNING: [Synth 8-3331] design func5 has unconnected port A[194]
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
WARNING: [Synth 8-3331] design func2 has unconnected port A[195]
WARNING: [Synth 8-3331] design func2 has unconnected port A[194]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.762 ; gain = 131.660 ; free physical = 247311 ; free virtual = 315054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.762 ; gain = 131.660 ; free physical = 247289 ; free virtual = 315032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.762 ; gain = 139.660 ; free physical = 247289 ; free virtual = 315032
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.395 ; gain = 248.293 ; free physical = 246924 ; free virtual = 314671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |point_add__GB0         |           1|     44850|
|2     |point_add__GB1         |           1|     31128|
|3     |point_scalar_mult__GC0 |           1|      4429|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 10    
	              195 Bit    Registers := 2     
	              194 Bit    Registers := 26    
	              151 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    196 Bit        Muxes := 16    
	   2 Input    194 Bit        Muxes := 14    
	   2 Input    151 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module point_scalar_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 6     
	              151 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 4     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module f3m_inv__1 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module f3m_mult__1 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module f3m_mult__2 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func11 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module f3m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func10 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module point_add 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module func6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2095.008 ; gain = 662.906 ; free physical = 246108 ; free virtual = 313903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |point_add__GB0         |           1|     43097|
|2     |point_add__GB1         |           1|     29611|
|3     |point_scalar_mult__GC0 |           1|      4086|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2095.012 ; gain = 662.910 ; free physical = 246112 ; free virtual = 313906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |point_add__GB0         |           1|     43097|
|2     |point_add__GB1         |           1|     29611|
|3     |point_scalar_mult__GC0 |           1|      4086|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 2202.117 ; gain = 770.016 ; free physical = 247385 ; free virtual = 315176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 247143 ; free virtual = 314934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 247128 ; free virtual = 314919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 247030 ; free virtual = 314821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 247026 ; free virtual = 314817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 246962 ; free virtual = 314753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 246956 ; free virtual = 314747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|point_scalar_mult | ins1/ins11/ins3/i_reg[0] | 194    | 1     | YES          | NO                 | YES               | 0      | 6       | 
|point_scalar_mult | ins1/ins10/ins1/i_reg[0] | 194    | 1     | YES          | NO                 | YES               | 0      | 6       | 
+------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    64|
|2     |LUT1    |     1|
|3     |LUT2    |    71|
|4     |LUT3    |  1958|
|5     |LUT4    |  3101|
|6     |LUT5    |   968|
|7     |LUT6    |  4319|
|8     |SRLC32E |    12|
|9     |FDRE    |  7490|
|10    |FDSE    |    17|
+------+--------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           | 18001|
|2     |  ins1      |point_add  | 15663|
|3     |    ins10   |func10     |  6170|
|4     |      ins1  |f3m_inv_4  |  3772|
|5     |      ins2  |f3m_mult_5 |  1606|
|6     |      ins7  |func6_6    |    12|
|7     |    ins11   |func11     |  8070|
|8     |      ins11 |func6_1    |     5|
|9     |      ins12 |func6_2    |     9|
|10    |      ins3  |f3m_inv    |  3547|
|11    |      ins4  |f3m_mult   |  2508|
|12    |      ins5  |f3m_mult_3 |  1607|
|13    |  ins2      |func6      |   596|
|14    |  ins3      |func6_0    |   201|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 246955 ; free virtual = 314747
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2202.121 ; gain = 770.020 ; free physical = 246954 ; free virtual = 314745
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2202.125 ; gain = 770.020 ; free physical = 246964 ; free virtual = 314755
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.293 ; gain = 0.000 ; free physical = 246642 ; free virtual = 314434
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 2264.293 ; gain = 832.289 ; free physical = 246713 ; free virtual = 314506
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2497.336 ; gain = 233.043 ; free physical = 245792 ; free virtual = 313586
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.336 ; gain = 0.000 ; free physical = 245789 ; free virtual = 313583
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.348 ; gain = 0.000 ; free physical = 245704 ; free virtual = 313507
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.355 ; gain = 24.020 ; free physical = 246651 ; free virtual = 314445
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.367 ; gain = 0.004 ; free physical = 246998 ; free virtual = 314789

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e00c1733

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 247034 ; free virtual = 314826

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e00c1733

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246942 ; free virtual = 314733
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e00c1733

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246939 ; free virtual = 314731
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b77137fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246932 ; free virtual = 314724
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b77137fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246929 ; free virtual = 314721
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bd21705c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246914 ; free virtual = 314705
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c49b8e5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246911 ; free virtual = 314702
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246910 ; free virtual = 314702
Ending Logic Optimization Task | Checksum: d9172642

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246910 ; free virtual = 314701

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d9172642

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246907 ; free virtual = 314699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d9172642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246906 ; free virtual = 314698

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246906 ; free virtual = 314698
Ending Netlist Obfuscation Task | Checksum: d9172642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.367 ; gain = 0.000 ; free physical = 246906 ; free virtual = 314697
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2655.367 ; gain = 0.004 ; free physical = 246905 ; free virtual = 314697
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d9172642
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module point_scalar_mult ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2687.363 ; gain = 0.000 ; free physical = 246752 ; free virtual = 314543
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.189 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.359 ; gain = 28.996 ; free physical = 246670 ; free virtual = 314461
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.016 ; gain = 224.652 ; free physical = 246433 ; free virtual = 314228
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2947.039 ; gain = 35.023 ; free physical = 246170 ; free virtual = 313964
Power optimization passes: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2947.039 ; gain = 259.676 ; free physical = 246168 ; free virtual = 313962

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246236 ; free virtual = 314030


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design point_scalar_mult ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 12 accepted clusters 12

Number of Slice Registers augmented: 0 newly gated: 3 Total: 7507
Number of SRLs augmented: 0  newly gated: 0 Total: 12
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/12 RAMS dropped: 0/0 Clusters dropped: 0/12 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 4d99640f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245874 ; free virtual = 313671
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 4d99640f
Power optimization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2947.039 ; gain = 291.672 ; free physical = 245956 ; free virtual = 313753
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25721432 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 97672382

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245970 ; free virtual = 313767
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 97672382

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245974 ; free virtual = 313771
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 97672382

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245905 ; free virtual = 313702
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 97672382

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245884 ; free virtual = 313681
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 97672382

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245900 ; free virtual = 313696

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245898 ; free virtual = 313695
Ending Netlist Obfuscation Task | Checksum: 97672382

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245904 ; free virtual = 313701
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2947.039 ; gain = 291.672 ; free physical = 245904 ; free virtual = 313701
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245773 ; free virtual = 313570
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17807335

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245772 ; free virtual = 313569
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245786 ; free virtual = 313582

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 05fe12de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245767 ; free virtual = 313564

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dc3e38ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245633 ; free virtual = 313430

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dc3e38ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245633 ; free virtual = 313430
Phase 1 Placer Initialization | Checksum: dc3e38ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313433

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 335524eb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245638 ; free virtual = 313436

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 247462 ; free virtual = 315256

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: dd098b73

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 247454 ; free virtual = 315248
Phase 2 Global Placement | Checksum: 27d6d84c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 247447 ; free virtual = 315241

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27d6d84c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 247440 ; free virtual = 315234

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 723108ad

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 247405 ; free virtual = 315199

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ea1fd355

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 247390 ; free virtual = 315184

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 5e373404

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 247375 ; free virtual = 315169

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19d0adc94

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246819 ; free virtual = 314613

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14bda76db

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246903 ; free virtual = 314697

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 127b1b455

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246906 ; free virtual = 314700
Phase 3 Detail Placement | Checksum: 127b1b455

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246946 ; free virtual = 314740

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 177639007

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ins3/rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 177639007

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246814 ; free virtual = 314609
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.126. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d76a2420

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246808 ; free virtual = 314602
Phase 4.1 Post Commit Optimization | Checksum: 1d76a2420

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246809 ; free virtual = 314603

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d76a2420

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246793 ; free virtual = 314587

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d76a2420

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246797 ; free virtual = 314591

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246795 ; free virtual = 314589
Phase 4.4 Final Placement Cleanup | Checksum: 1caff3530

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246783 ; free virtual = 314577
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1caff3530

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246773 ; free virtual = 314567
Ending Placer Task | Checksum: 10f7974df

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246791 ; free virtual = 314585
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246790 ; free virtual = 314584
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246682 ; free virtual = 314476
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246637 ; free virtual = 314434
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246379 ; free virtual = 314189
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246294 ; free virtual = 314091
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56523436 ConstDB: 0 ShapeSum: b92740a9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "c[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: cbcf4d05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245543 ; free virtual = 313339
Post Restoration Checksum: NetGraph: 280e750f NumContArr: a3c0d7f6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cbcf4d05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245540 ; free virtual = 313336

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cbcf4d05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245504 ; free virtual = 313300

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cbcf4d05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245504 ; free virtual = 313300
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 85323594

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245476 ; free virtual = 313276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.271  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 7dea528f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245445 ; free virtual = 313241

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10dab2e3d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245364 ; free virtual = 313160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1602
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.031  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cf25f1a3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245203 ; free virtual = 312999
Phase 4 Rip-up And Reroute | Checksum: 1cf25f1a3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245205 ; free virtual = 313001

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cf25f1a3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245203 ; free virtual = 312999

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cf25f1a3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245202 ; free virtual = 312998
Phase 5 Delay and Skew Optimization | Checksum: 1cf25f1a3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245202 ; free virtual = 312998

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a303332a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245115 ; free virtual = 312911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.031  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a303332a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245113 ; free virtual = 312909
Phase 6 Post Hold Fix | Checksum: 1a303332a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245114 ; free virtual = 312910

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.12359 %
  Global Horizontal Routing Utilization  = 2.68543 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16f992306

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245105 ; free virtual = 312901

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16f992306

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245179 ; free virtual = 312975

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 178f7d526

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245146 ; free virtual = 312944

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.031  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 178f7d526

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245142 ; free virtual = 312940
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245173 ; free virtual = 312971

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245174 ; free virtual = 312971
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245171 ; free virtual = 312969
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245153 ; free virtual = 312957
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 245110 ; free virtual = 312927
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2947.039 ; gain = 0.000 ; free physical = 246086 ; free virtual = 313881
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2996.078 ; gain = 0.000 ; free physical = 246108 ; free virtual = 313923
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:03:19 2022...
