#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 28 00:00:47 2021
# Process ID: 13624
# Current directory: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15996 C:\Users\lucetre\Documents\semester\21s-hardware-system-design\Project\Project_V0\Project_V0.xpr
# Log file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/vivado.log
# Journal file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml
update_compile_order -fileset sources_1
file copy C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src
ipx::add_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src/mm_multiplier.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
file copy C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src
ipx::add_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
file copy C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src
ipx::add_file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0.v -top_module_name myip_v1_0
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {C_M00_BRAM_ADDR_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_M00_BRAM_DATA_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_M00_BRAM_WE_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_S00_AXI_DATA_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_S00_AXI_ADDR_WIDTH} -component [ipx::current_core]
report_ip_status -name ip_status 
current_project Project_V0
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project Project_V0
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.ip_user_files -ipstatic_source_dir C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/modelsim} {questa=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/questa} {riviera=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/riviera} {activehdl=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0.v -top_module_name myip_v1_0
ipx::merge_project_changes ports [ipx::current_core]
close_project
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
