# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/idex_buffer.v"
verilog xil_defaultlib  "../../../Lab3/Lab3.srcs/sources_1/new/DataMem.v"
verilog xil_defaultlib  "../../../ALU/ALU.srcs/sources_1/new/alu_new.v"
verilog xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/control.v"
verilog xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/section3.v"
verilog xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/test_section3.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
