<html><body><samp><pre>
<!@TC:1706555277>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis

# Written on Mon Jan 29 12:07:57 2024

##### DESIGN INFO #######################################################

Top View:                "EvalBoardSandbox"
Constraint File(s):      "C:\MicroSemiProj\EvalBoardSandbox\designer\EvalBoardSandbox\synthesis.fdc"




##### SUMMARY ############################################################

Found 4 issues in 4 out of 12 constraints


##### DETAILS ############################################################



<a name=clockRelationships56></a>Clock Relationships</a>
*******************

Starting                                                   Ending                                                     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     |     40.000           |     No paths         |     20.000           |     20.000                           
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     EvalSandbox_MSS_0/CCC_0/GL0                                |     10.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         |     20.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         EvalSandbox_MSS_0/CCC_0/GL0                                |     10.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/CCC_0/GL0                                EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     |     10.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/CCC_0/GL0                                EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         |     10.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/CCC_0/GL0                                EvalSandbox_MSS_0/CCC_0/GL0                                |     10.000           |     No paths         |     No paths         |     No paths                         
=================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK57></a>Unconstrained Start/End Points</a>
******************************

p:DEVRST_N
p:MDDR_ADDR[0]
p:MDDR_ADDR[1]
p:MDDR_ADDR[2]
p:MDDR_ADDR[3]
p:MDDR_ADDR[4]
p:MDDR_ADDR[5]
p:MDDR_ADDR[6]
p:MDDR_ADDR[7]
p:MDDR_ADDR[8]
p:MDDR_ADDR[9]
p:MDDR_ADDR[10]
p:MDDR_ADDR[11]
p:MDDR_ADDR[12]
p:MDDR_ADDR[13]
p:MDDR_ADDR[14]
p:MDDR_ADDR[15]
p:MDDR_BA[0]
p:MDDR_BA[1]
p:MDDR_BA[2]
p:MDDR_CAS_N
p:MDDR_CKE
p:MDDR_CLK
p:MDDR_CLK_N
p:MDDR_CS_N
p:MDDR_DM_RDQS[0] (bidir end point)
p:MDDR_DM_RDQS[0] (bidir start point)
p:MDDR_DQS[0] (bidir end point)
p:MDDR_DQS[0] (bidir start point)
p:MDDR_DQS_N[0] (bidir end point)
p:MDDR_DQS_N[0] (bidir start point)
p:MDDR_DQS_TMATCH_0_IN
p:MDDR_DQS_TMATCH_0_OUT
p:MDDR_DQ[0] (bidir end point)
p:MDDR_DQ[0] (bidir start point)
p:MDDR_DQ[1] (bidir end point)
p:MDDR_DQ[1] (bidir start point)
p:MDDR_DQ[2] (bidir end point)
p:MDDR_DQ[2] (bidir start point)
p:MDDR_DQ[3] (bidir end point)
p:MDDR_DQ[3] (bidir start point)
p:MDDR_DQ[4] (bidir end point)
p:MDDR_DQ[4] (bidir start point)
p:MDDR_DQ[5] (bidir end point)
p:MDDR_DQ[5] (bidir start point)
p:MDDR_DQ[6] (bidir end point)
p:MDDR_DQ[6] (bidir start point)
p:MDDR_DQ[7] (bidir end point)
p:MDDR_DQ[7] (bidir start point)
p:MDDR_ODT
p:MDDR_RAS_N
p:MDDR_RESET_N
p:MDDR_WE_N
p:Mosi
p:MosiB
p:PWM[1]
p:PWM[2]
p:RX
p:Sck
p:TX
p:XferComplete
p:nCs
p:nCsB


<a name=InapplicableconstraintsCCK58></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK59></a>Applicable constraints with issues</a>
**********************************

create_generated_clock -name EvalSandbox_MSS_0/CCC_0/GL0 -multiply_by 4 -divide_by 2 -source [get_pins { EvalSandbox_MSS_0.CCC_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0 }]
	@W:MT688:"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST
set_false_path -through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@W::"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":15:0:15:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_min_delay -24 -through [get_nets { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWRITE EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }]
	@W::"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":17:0:17:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWRITE EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }]) (min delay -24.000000) was not applied to the design because none of the paths specified by the constraint exist in the design
set_min_delay 0 -through [get_nets { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] -to [get_cells { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* EvalSandbox_MSS_0.CORECONFIGP_0.state[0] }]
	@W::"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":18:0:18:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* EvalSandbox_MSS_0.CORECONFIGP_0.state[0] }]) (min delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design

<a name=ConstraintsWithMatchingWildcardExpressionsCCK60></a>Constraints with matching wildcard expressions</a>
**********************************************

set_false_path -from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@N:MF891:"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":13:0:13:0|expression "[get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }]" applies to objects:
		EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int
	@N:MF891:"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":13:0:13:0|expression "[get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]" applies to objects:
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc_arst
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc_arst_i
		EvalSandbox_MSS_0.CORERESETP_0.sdif3_areset_n_rcosc_q1
set_false_path -through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
	@N:MF891:"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":14:0:14:0|expression "[get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" applies to objects:
		EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE
		EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[0]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[1]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[2]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[3]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[4]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[5]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[6]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[7]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[8]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[9]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[10]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[11]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[12]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[13]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[14]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[15]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[16]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[17]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[18]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[19]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[20]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[21]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[22]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[23]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[24]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[25]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[26]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[27]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[28]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[29]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[30]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PRDATA[31]
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PSEL
		EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PWRITE
		EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET
		EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M
set_false_path -through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]
	@N:MF891:"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":11:0:11:0|expression "[get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]" applies to objects:
		EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable
		EvalSandbox_MSS_0.CORERESETP_0.ddr_settled
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif0_core
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif1_core
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif2_core
		EvalSandbox_MSS_0.CORERESETP_0.release_sdif3_core
set_min_delay -24 -through [get_nets { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWRITE EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }]
	@N:MF891:"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":17:0:17:0|expression "[get_nets { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWRITE EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[*] EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }]" applies to objects:
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[2]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[3]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[4]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[5]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[6]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[7]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[8]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[9]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[10]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[12]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[13]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[14]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PADDR[15]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[0]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[1]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[2]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[3]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[4]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[5]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[6]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[7]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[8]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[9]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[10]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[11]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[12]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[13]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[14]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[15]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWDATA[16]
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PWRITE
set_min_delay 0 -through [get_nets { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PSEL EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] -to [get_cells { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* EvalSandbox_MSS_0.CORECONFIGP_0.state[0] }]
	@N:MF891:"c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc":18:0:18:0|expression "[get_cells { EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* EvalSandbox_MSS_0.CORECONFIGP_0.state[0] }]" applies to objects:
		EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PREADY
		EvalSandbox_MSS_0.CORECONFIGP_0.state[0]

<a name=LibraryReportCCK61></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
