# Reading pref.tcl
# do Neuron_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/neuron {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/v_equation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:33 on Dec 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/v_equation.v 
# -- Compiling module v_equation
# -- Compiling module v_equation_testbench
# 
# Top level modules:
# 	v_equation_testbench
# End time: 13:39:33 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/neuron {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/u_equation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Dec 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/u_equation.v 
# -- Compiling module u_equation
# 
# Top level modules:
# 	u_equation
# End time: 13:39:34 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/neuron {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/store.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Dec 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/store.v 
# -- Compiling module store
# -- Compiling module store_testbench
# 
# Top level modules:
# 	store_testbench
# End time: 13:39:34 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/neuron {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Dec 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/RAM.v 
# -- Compiling module RAM
# -- Compiling module RAM_testbench
# 
# Top level modules:
# 	RAM_testbench
# End time: 13:39:34 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/neuron {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/input_align.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Dec 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/input_align.v 
# -- Compiling module input_align
# -- Compiling module input_align_testbench
# 
# Top level modules:
# 	input_align_testbench
# End time: 13:39:34 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/neuron {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/izhneuron_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Dec 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/izhneuron_verilog.v 
# -- Compiling module izhneuron_verilog
# -- Compiling module izhneuron_verilog_testbench
# 
# Top level modules:
# 	izhneuron_verilog_testbench
# End time: 13:39:34 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/neuron {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/neg_store.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Dec 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/neuron/neg_store.v 
# -- Compiling module neg_store
# -- Compiling module neg_store_testbench
# 
# Top level modules:
# 	neg_store
# 	neg_store_testbench
# End time: 13:39:34 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.izhneuron_verilog_testbench
# vsim work.izhneuron_verilog_testbench 
# Start time: 13:39:42 on Dec 29,2021
# Loading work.izhneuron_verilog_testbench
# Loading work.izhneuron_verilog
# Loading work.u_equation
# Loading work.store
# Loading work.neg_store
# Loading work.input_align
# Loading work.RAM
# Loading work.v_equation
add wave -position end  sim:/izhneuron_verilog_testbench/Weight
add wave -position end  sim:/izhneuron_verilog_testbench/WE
add wave -position end  sim:/izhneuron_verilog_testbench/spike_out
add wave -position end  sim:/izhneuron_verilog_testbench/rst
add wave -position end  sim:/izhneuron_verilog_testbench/i
add wave -position end  sim:/izhneuron_verilog_testbench/en
add wave -position end  sim:/izhneuron_verilog_testbench/clk
add wave -position end  sim:/izhneuron_verilog_testbench/AER_BUS
add wave -position end  sim:/izhneuron_verilog_testbench/Addr
run -all
# End time: 13:40:08 on Dec 29,2021, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
