

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s'
================================================================
* Date:           Wed Aug 14 11:42:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.694 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       14|       15|  70.000 ns|  75.000 ns|   12|   12|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       14|       14|         4|          1|          1|    12|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       65|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|       67|     -|
|Memory               |        0|      -|       16|       17|     -|
|Multiplexer          |        -|      -|        -|      443|     -|
|Register             |        -|      -|      652|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      668|      624|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_15ns_9s_24_1_1_U34  |mul_15ns_9s_24_1_1  |        0|   1|  0|   2|    0|
    |mux_12_4_15_1_1_U33     |mux_12_4_15_1_1     |        0|   0|  0|  65|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|  67|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w10_U  |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s_w10_ROM_AUTeOg  |        0|  16|  17|    0|    12|    9|     1|          108|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                                                                  |        0|  16|  17|    0|    12|    9|     1|          108|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |in_index_fu_495_p2                |         +|   0|  0|  12|           4|           1|
    |x_fu_684_p2                       |         +|   0|  0|  21|          14|          14|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_100                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_223                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_501_p2               |      icmp|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  65|          32|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                   |   9|          2|    1|          2|
    |ap_phi_mux_data_24_phi_phi_fu_451_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_25_phi_phi_fu_439_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_26_phi_phi_fu_427_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_27_phi_phi_fu_415_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_28_phi_phi_fu_403_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_29_phi_phi_fu_391_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_30_phi_phi_fu_379_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_31_phi_phi_fu_367_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_32_phi_phi_fu_475_p4      |   9|          2|   15|         30|
    |ap_phi_mux_data_3_phi_phi_fu_463_p4       |   9|          2|   15|         30|
    |ap_phi_mux_data_4_phi_phi_fu_355_p4       |   9|          2|   15|         30|
    |ap_phi_mux_do_init_phi_fu_142_p6          |  14|          3|    1|          3|
    |ap_phi_mux_in_index3_phi_fu_158_p6        |  14|          3|    4|         12|
    |ap_phi_mux_p_phi_phi_fu_487_p4            |   9|          2|   15|         30|
    |ap_phi_mux_res4_phi_fu_341_p6             |  14|          3|   14|         42|
    |ap_phi_reg_pp0_iter2_data_24_phi_reg_447  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_25_phi_reg_435  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_26_phi_reg_423  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_27_phi_reg_411  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_28_phi_reg_399  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_29_phi_reg_387  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_30_phi_reg_375  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_31_phi_reg_363  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_32_phi_reg_471  |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_3_phi_reg_459   |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_data_4_phi_reg_351   |   9|          2|   15|         30|
    |ap_phi_reg_pp0_iter2_p_phi_reg_483        |   9|          2|   15|         30|
    |data_24_phi_reg_447                       |   9|          2|   15|         30|
    |data_25_phi_reg_435                       |   9|          2|   15|         30|
    |data_26_phi_reg_423                       |   9|          2|   15|         30|
    |data_27_phi_reg_411                       |   9|          2|   15|         30|
    |data_28_phi_reg_399                       |   9|          2|   15|         30|
    |data_29_phi_reg_387                       |   9|          2|   15|         30|
    |data_30_phi_reg_375                       |   9|          2|   15|         30|
    |data_31_phi_reg_363                       |   9|          2|   15|         30|
    |data_32_phi_reg_471                       |   9|          2|   15|         30|
    |data_3_phi_reg_459                        |   9|          2|   15|         30|
    |data_4_phi_reg_351                        |   9|          2|   15|         30|
    |in_index3_reg_154                         |   9|          2|    4|          8|
    |layer10_out_TDATA_blk_n                   |   9|          2|    1|          2|
    |layer9_out_blk_n                          |   9|          2|    1|          2|
    |p_phi_reg_483                             |   9|          2|   15|         30|
    |res4_reg_337                              |   9|          2|   14|         28|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 443|         98|  583|       1186|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   2|   0|    2|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_24_phi_reg_447  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_25_phi_reg_435  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_26_phi_reg_423  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_27_phi_reg_411  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_28_phi_reg_399  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_29_phi_reg_387  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_30_phi_reg_375  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_31_phi_reg_363  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_32_phi_reg_471  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_3_phi_reg_459   |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_data_4_phi_reg_351   |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter1_p_phi_reg_483        |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_24_phi_reg_447  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_25_phi_reg_435  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_26_phi_reg_423  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_27_phi_reg_411  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_28_phi_reg_399  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_29_phi_reg_387  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_30_phi_reg_375  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_31_phi_reg_363  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_32_phi_reg_471  |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_3_phi_reg_459   |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_data_4_phi_reg_351   |  15|   0|   15|          0|
    |ap_phi_reg_pp0_iter2_p_phi_reg_483        |  15|   0|   15|          0|
    |data_24_phi_reg_447                       |  15|   0|   15|          0|
    |data_25_phi_reg_435                       |  15|   0|   15|          0|
    |data_26_phi_reg_423                       |  15|   0|   15|          0|
    |data_27_phi_reg_411                       |  15|   0|   15|          0|
    |data_28_phi_reg_399                       |  15|   0|   15|          0|
    |data_29_phi_reg_387                       |  15|   0|   15|          0|
    |data_30_phi_reg_375                       |  15|   0|   15|          0|
    |data_31_phi_reg_363                       |  15|   0|   15|          0|
    |data_32_phi_reg_471                       |  15|   0|   15|          0|
    |data_3_phi_reg_459                        |  15|   0|   15|          0|
    |data_4_phi_reg_351                        |  15|   0|   15|          0|
    |do_init_reg_138                           |   1|   0|    1|          0|
    |icmp_ln42_reg_702                         |   1|   0|    1|          0|
    |in_index3_reg_154                         |   4|   0|    4|          0|
    |in_index3_reg_154_pp0_iter1_reg           |   4|   0|    4|          0|
    |in_index_reg_697                          |   4|   0|    4|          0|
    |p_phi_reg_483                             |  15|   0|   15|          0|
    |res4_reg_337                              |  14|   0|   14|          0|
    |x_reg_771                                 |  14|   0|   14|          0|
    |icmp_ln42_reg_702                         |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 652|  32|  589|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>|  return value|
|layer9_out_dout            |   in|  180|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_empty_n         |   in|    1|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_read            |  out|    1|     ap_fifo|                                                           layer9_out|       pointer|
|layer10_out_TREADY         |   in|    1|        axis|                                                          layer10_out|       pointer|
|layer10_out_TDATA          |  out|   16|        axis|                                                          layer10_out|       pointer|
|layer10_out_TVALID         |  out|    1|        axis|                                                          layer10_out|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

