|test
clk => bus_addressed_reg.CLK
clk => bus_active_reg.CLK
clk => busy_reg.CLK
clk => last_sda_i_reg.CLK
clk => last_scl_i_reg.CLK
clk => sda_o_reg.CLK
clk => scl_o_reg.CLK
clk => sda_i_reg.CLK
clk => scl_i_reg.CLK
clk => sda_i_filter[0].CLK
clk => sda_i_filter[1].CLK
clk => sda_i_filter[2].CLK
clk => sda_i_filter[3].CLK
clk => scl_i_filter[0].CLK
clk => scl_i_filter[1].CLK
clk => scl_i_filter[2].CLK
clk => scl_i_filter[3].CLK
clk => m_axis_data_tlast_reg.CLK
clk => m_axis_data_tvalid_reg.CLK
clk => m_axis_data_tdata_reg[0].CLK
clk => m_axis_data_tdata_reg[1].CLK
clk => m_axis_data_tdata_reg[2].CLK
clk => m_axis_data_tdata_reg[3].CLK
clk => m_axis_data_tdata_reg[4].CLK
clk => m_axis_data_tdata_reg[5].CLK
clk => m_axis_data_tdata_reg[6].CLK
clk => m_axis_data_tdata_reg[7].CLK
clk => s_axis_data_tready_reg.CLK
clk => bit_count_reg[0].CLK
clk => bit_count_reg[1].CLK
clk => bit_count_reg[2].CLK
clk => bit_count_reg[3].CLK
clk => mode_read_reg.CLK
clk => data_out_reg_valid_reg.CLK
clk => data_valid_reg.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => s_axis_data_tready_reg.OUTPUTSELECT
rst => m_axis_data_tvalid_reg.OUTPUTSELECT
rst => scl_o_reg.OUTPUTSELECT
rst => sda_o_reg.OUTPUTSELECT
rst => busy_reg.OUTPUTSELECT
rst => bus_active_reg.OUTPUTSELECT
rst => bus_addressed_reg.OUTPUTSELECT
release_bus => always0.IN1
s_axis_data_tdata[0] => data_next.DATAB
s_axis_data_tdata[1] => data_next.DATAB
s_axis_data_tdata[2] => data_next.DATAB
s_axis_data_tdata[3] => data_next.DATAB
s_axis_data_tdata[4] => data_next.DATAB
s_axis_data_tdata[5] => data_next.DATAB
s_axis_data_tdata[6] => data_next.DATAB
s_axis_data_tdata[7] => data_next.DATAB
s_axis_data_tvalid => always0.IN1
s_axis_data_tready <= s_axis_data_tready_reg.DB_MAX_OUTPUT_PORT_TYPE
s_axis_data_tlast => ~NO_FANOUT~
m_axis_data_tdata[0] <= m_axis_data_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tdata[1] <= m_axis_data_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tdata[2] <= m_axis_data_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tdata[3] <= m_axis_data_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tdata[4] <= m_axis_data_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tdata[5] <= m_axis_data_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tdata[6] <= m_axis_data_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tdata[7] <= m_axis_data_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tvalid <= m_axis_data_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_data_tready => always0.IN1
m_axis_data_tlast <= m_axis_data_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_i => scl_i_filter[0].DATAIN
scl_o <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_t <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_i => sda_i_filter[0].DATAIN
sda_o <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_t <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_address[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
bus_address[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
bus_address[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
bus_address[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
bus_address[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
bus_address[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
bus_address[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
bus_addressed <= bus_addressed_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_active <= bus_active_reg.DB_MAX_OUTPUT_PORT_TYPE
enable => always0.IN1
device_address[0] => always0.IN0
device_address[1] => always0.IN0
device_address[2] => always0.IN0
device_address[3] => always0.IN0
device_address[4] => always0.IN0
device_address[5] => always0.IN0
device_address[6] => always0.IN0
device_address_mask[0] => always0.IN1
device_address_mask[0] => always0.IN1
device_address_mask[1] => always0.IN1
device_address_mask[1] => always0.IN1
device_address_mask[2] => always0.IN1
device_address_mask[2] => always0.IN1
device_address_mask[3] => always0.IN1
device_address_mask[3] => always0.IN1
device_address_mask[4] => always0.IN1
device_address_mask[4] => always0.IN1
device_address_mask[5] => always0.IN1
device_address_mask[5] => always0.IN1
device_address_mask[6] => always0.IN1
device_address_mask[6] => always0.IN1


