
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.4 Build EDK_O.87xd
# Mon Jun 04 08:18:45 2012
# Target Board:  xilinx.com ml605 Rev D
# Family:    virtex6
# Device:    xc6vlx240t
# Package:   ff1156
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT ddr_memory_we_n = ddr_memory_we_n, DIR = O
 PORT ddr_memory_ras_n = ddr_memory_ras_n, DIR = O
 PORT ddr_memory_odt = ddr_memory_odt, DIR = O
 PORT ddr_memory_dqs_n = ddr_memory_dqs_n, DIR = IO, VEC = [0:0]
 PORT ddr_memory_dqs = ddr_memory_dqs, DIR = IO, VEC = [0:0]
 PORT ddr_memory_dq = ddr_memory_dq, DIR = IO, VEC = [7:0]
 PORT ddr_memory_dm = ddr_memory_dm, DIR = O, VEC = [0:0]
 PORT ddr_memory_ddr3_rst = ddr_memory_ddr3_rst, DIR = O
 PORT ddr_memory_cs_n = ddr_memory_cs_n, DIR = O
 PORT ddr_memory_clk_n = ddr_memory_clk_n, DIR = O
 PORT ddr_memory_clk = ddr_memory_clk, DIR = O
 PORT ddr_memory_cke = ddr_memory_cke, DIR = O
 PORT ddr_memory_cas_n = ddr_memory_cas_n, DIR = O
 PORT ddr_memory_ba = ddr_memory_ba, DIR = O, VEC = [2:0]
 PORT ddr_memory_addr = ddr_memory_addr, DIR = O, VEC = [12:0]
 PORT SysACE_WEN = SysACE_WEN, DIR = O
 PORT SysACE_OEN = SysACE_OEN, DIR = O
 PORT SysACE_MPIRQ = SysACE_MPIRQ, DIR = I, SIGIS = INTERRUPT
 PORT SysACE_MPD = SysACE_MPD, DIR = IO, VEC = [7:0]
 PORT SysACE_MPA = SysACE_MPA, DIR = O, VEC = [6:0]
 PORT SysACE_CLK = SysACE_CLK, DIR = I
 PORT SysACE_CEN = SysACE_CEN, DIR = O
 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT LEDs_8Bits_TRI_O = LEDs_8Bits_TRI_O, DIR = O, VEC = [7:0]
 PORT ETHERNET_TX_ER = ETHERNET_TX_ER, DIR = O
 PORT ETHERNET_TX_EN = ETHERNET_TX_EN, DIR = O
 PORT ETHERNET_TX_CLK = ETHERNET_TX_CLK, DIR = O
 PORT ETHERNET_TXD = ETHERNET_TXD, DIR = O, VEC = [7:0]
 PORT ETHERNET_RX_ER = ETHERNET_RX_ER, DIR = I
 PORT ETHERNET_RX_DV = ETHERNET_RX_DV, DIR = I
 PORT ETHERNET_RX_CLK = ETHERNET_RX_CLK, DIR = I
 PORT ETHERNET_RXD = ETHERNET_RXD, DIR = I, VEC = [7:0]
 PORT ETHERNET_PHY_RST_N = ETHERNET_PHY_RST_N, DIR = O
 PORT ETHERNET_MII_TX_CLK = ETHERNET_MII_TX_CLK, DIR = I
 PORT ETHERNET_MDIO = ETHERNET_MDIO, DIR = IO
 PORT ETHERNET_MDC = ETHERNET_MDC, DIR = O
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
 PORT fmc150_if_dma_0_adc_chb_n = fmc150_if_dma_0_adc_chb_n, DIR = I, VEC = [6:0]
 PORT fmc150_if_dma_0_mon_n_en = fmc150_if_dma_0_mon_n_en, DIR = O
 PORT fmc150_if_dma_0_mon_sdo = fmc150_if_dma_0_mon_sdo, DIR = I
 PORT fmc150_if_dma_0_dac_dclk_p = fmc150_if_dma_0_dac_dclk_p, DIR = O
 PORT fmc150_if_dma_0_dac_dclk_n = fmc150_if_dma_0_dac_dclk_n, DIR = O
 PORT fmc150_if_dma_0_dac_data_p = fmc150_if_dma_0_dac_data_p, DIR = O, VEC = [7:0]
 PORT fmc150_if_dma_0_dac_data_n = fmc150_if_dma_0_dac_data_n, DIR = O, VEC = [7:0]
 PORT fmc150_if_dma_0_dac_frame_p = fmc150_if_dma_0_dac_frame_p, DIR = O
 PORT fmc150_if_dma_0_dac_frame_n = fmc150_if_dma_0_dac_frame_n, DIR = O
 PORT fmc150_if_dma_0_txenable = fmc150_if_dma_0_txenable, DIR = O
 PORT fmc150_if_dma_0_clk_to_fpga_p = fmc150_if_dma_0_clk_to_fpga_p, DIR = I
 PORT fmc150_if_dma_0_clk_to_fpga_n = fmc150_if_dma_0_clk_to_fpga_n, DIR = I
 PORT fmc150_if_dma_0_ext_trigger_p = fmc150_if_dma_0_ext_trigger_p, DIR = I
 PORT fmc150_if_dma_0_ext_trigger_n = fmc150_if_dma_0_ext_trigger_n, DIR = I
 PORT fmc150_if_dma_0_spi_sclk = fmc150_if_dma_0_spi_sclk, DIR = O
 PORT fmc150_if_dma_0_spi_sdata = fmc150_if_dma_0_spi_sdata, DIR = O
 PORT fmc150_if_dma_0_adc_n_en = fmc150_if_dma_0_adc_n_en, DIR = O
 PORT fmc150_if_dma_0_adc_sdo = fmc150_if_dma_0_adc_sdo, DIR = I
 PORT fmc150_if_dma_0_adc_reset = fmc150_if_dma_0_adc_reset, DIR = O
 PORT fmc150_if_dma_0_cdce_n_reset = fmc150_if_dma_0_cdce_n_reset, DIR = O
 PORT fmc150_if_dma_0_cdce_n_pd = fmc150_if_dma_0_cdce_n_pd, DIR = O
 PORT fmc150_if_dma_0_cdce_ref_en = fmc150_if_dma_0_cdce_ref_en, DIR = O
 PORT fmc150_if_dma_0_cdce_pll_status = fmc150_if_dma_0_cdce_pll_status, DIR = I
 PORT fmc150_if_dma_0_dac_n_en = fmc150_if_dma_0_dac_n_en, DIR = O
 PORT fmc150_if_dma_0_dac_sdo = fmc150_if_dma_0_dac_sdo, DIR = I
 PORT fmc150_if_dma_0_mon_n_reset = fmc150_if_dma_0_mon_n_reset, DIR = O
 PORT fmc150_if_dma_0_mon_n_int = fmc150_if_dma_0_mon_n_int, DIR = I
 PORT fmc150_if_dma_0_prsnt_m2c_l = fmc150_if_dma_0_prsnt_m2c_l, DIR = I
 PORT fmc150_if_dma_0_cdce_n_en = fmc150_if_dma_0_cdce_n_en, DIR = O
 PORT fmc150_if_dma_0_cdce_sdo = fmc150_if_dma_0_cdce_sdo, DIR = I
 PORT fmc150_if_dma_0_adc_cha_p = fmc150_if_dma_0_adc_cha_p, DIR = I, VEC = [6:0]
 PORT fmc150_if_dma_0_adc_cha_n = fmc150_if_dma_0_adc_cha_n, DIR = I, VEC = [6:0]
 PORT fmc150_if_dma_0_adc_clk_ab_p = fmc150_if_dma_0_adc_clk_ab_p, DIR = I
 PORT fmc150_if_dma_0_adc_clk_ab_n = fmc150_if_dma_0_adc_clk_ab_n, DIR = I
 PORT fmc150_if_dma_0_adc_chb_p = fmc150_if_dma_0_adc_chb_p, DIR = I, VEC = [6:0]
 PORT fmc150_if_dma_0_up_status = fmc150_if_dma_0_up_status, DIR = O, VEC = [3:0]


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Peripheral_Reset = proc_sys_reset_0_Peripheral_Reset_0
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT IRQ = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT INTR = RS232_Uart_1_Interrupt & SysACE_CompactFlash_SysACE_IRQ & ETHERNET_INTERRUPT & axi_timer_0_Interrupt & ETHERNET_dma_mm2s_introut & ETHERNET_dma_s2mm_introut & bpm_dma_s2mm_introut & XBPM_ADC_dma_s2mm_introut
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.20.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xcfffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xcfffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzMMCM0
 PORT INTERRUPT = microblaze_0_interrupt
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 125000000
 PARAMETER C_CLKOUT1_GROUP = NONE
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT4_FREQ = 400000000
 PARAMETER C_CLKOUT4_GROUP = MMCM0
 PARAMETER C_CLKOUT4_BUF = FALSE
 PARAMETER C_CLKOUT4_VARIABLE_PHASE = TRUE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT0_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_VARIABLE_PHASE = FALSE
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT1_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_VARIABLE_PHASE = FALSE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_VARIABLE_PHASE = FALSE
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT3_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = FALSE
 PARAMETER C_CLKOUT4_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT4_PHASE = 0
 PARAMETER C_CLKOUT5_FREQ = 150000000
 PARAMETER C_CLKOUT5_GROUP = MMCM0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT RST = RESET
 PORT CLKOUT1 = clk_125_0000MHz
 PORT CLKOUT4 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT CLKOUT3 = clk_400_0000MHzMMCM0
 PORT CLKOUT2 = clk_200_0000MHzMMCM0
 PORT CLKIN = CLK
 PORT PSCLK = clk_200_0000MHzMMCM0
 PORT PSEN = psen
 PORT PSINCDEC = psincdec
 PORT PSDONE = psdone
 PORT CLKOUT5 = clk_150_0000MHzMMCM0
END

BEGIN bpm_ddc
 PARAMETER INSTANCE = bpm_ddc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7e820000
 PARAMETER C_HIGHADDR = 0x7e82ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT rst_i = proc_sys_reset_0_Peripheral_Reset_0
 PORT dma_ready = bpm_ddc_0_dma_ready
 PORT dma_data = bpm_ddc_0_dma_data
 PORT dma_be = bpm_ddc_0_dma_be
# PORT dma_clk = clk_200_0000MHzMMCM0
 PORT dma_clk = clk_150_0000MHzMMCM0
 PORT dma_last = bpm_ddc_0_dma_last
 PORT dma_valid = bpm_ddc_0_dma_valid
 PORT dma_debug_data_o = bpm_ddc_0_dma_debug_data_o_0
 PORT dma_debug_clk_o = bpm_ddc_0_dma_debug_clk_o_0
 PORT dma_debug_trigger_o = bpm_ddc_0_dma_debug_trigger_o_0
 PORT bpm_ddc_debug_clk_o = bpm_ddc_0_bpm_ddc_debug_clk_o_0
 PORT bpm_ddc_debug_data_o = bpm_ddc_0_bpm_ddc_debug_data_o_0
 PORT bpm_ddc_debug_trigger_o = bpm_ddc_0_bpm_ddc_debug_trigger_o_0
 PORT adc_data_i = fmc150_if_dma_0_adc_dout_o
 PORT adc_clk_i = fmc150_if_dma_0_clk_adc_o
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.05.a
 PORT interconnect_aclk = clk_100_0000MHzMMCM0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_sysace
 PARAMETER INSTANCE = SysACE_CompactFlash
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_MEM_WIDTH = 8
 PARAMETER C_BASEADDR = 0x41800000
 PARAMETER C_HIGHADDR = 0x4180ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT SysACE_WEN = SysACE_WEN
 PORT SysACE_OEN = SysACE_OEN
 PORT SysACE_MPIRQ = SysACE_MPIRQ
 PORT SysACE_MPD = SysACE_MPD
 PORT SysACE_MPA = SysACE_MPA
 PORT SysACE_CLK = SysACE_CLK
 PORT SysACE_CEN = SysACE_CEN
 PORT SysACE_IRQ = SysACE_CompactFlash_SysACE_IRQ
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT Interrupt = RS232_Uart_1_Interrupt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT GPIO_IO_O = LEDs_8Bits_TRI_O
END

BEGIN axi_dma
 PARAMETER INSTANCE = ETHERNET_dma
 PARAMETER HW_VER = 5.00.a
 PARAMETER C_SG_INCLUDE_DESC_QUEUE = 1
 PARAMETER C_SG_USE_STSAPP_LENGTH = 1
 PARAMETER C_INCLUDE_MM2S_DRE = 1
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_DLYTMR_RESOLUTION = 1250
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 0
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 1
 PARAMETER C_SG_LENGTH_WIDTH = 16
 PARAMETER C_INCLUDE_MM2S = 1
 PARAMETER C_INCLUDE_S2MM = 1
 PARAMETER C_BASEADDR = 0x41e20000
 PARAMETER C_HIGHADDR = 0x41e2ffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_SG = axi4_0
 BUS_INTERFACE M_AXI_MM2S = axi4_0
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 BUS_INTERFACE M_AXIS_MM2S = ETHERNET_dma_txd
 BUS_INTERFACE M_AXIS_MM2S_CNTRL = ETHERNET_dma_txc
 BUS_INTERFACE S_AXIS_S2MM_STS = ETHERNET_dma_rxs
 BUS_INTERFACE S_AXIS_S2MM = ETHERNET_dma_rxd
 PORT s_axi_lite_aclk = clk_100_0000MHzMMCM0
 PORT m_axi_sg_aclk = clk_100_0000MHzMMCM0
 PORT m_axi_mm2s_aclk = clk_100_0000MHzMMCM0
 PORT m_axi_s2mm_aclk = clk_100_0000MHzMMCM0
 PORT mm2s_prmry_reset_out_n = AXI_STR_TXD_ARESETN
 PORT mm2s_cntrl_reset_out_n = AXI_STR_TXC_ARESETN
 PORT s2mm_prmry_reset_out_n = AXI_STR_RXD_ARESETN
 PORT s2mm_sts_reset_out_n = AXI_STR_RXS_ARESETN
 PORT mm2s_introut = ETHERNET_dma_mm2s_introut
 PORT s2mm_introut = ETHERNET_dma_s2mm_introut
END

BEGIN axi_ethernet
 PARAMETER INSTANCE = ETHERNET
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_PHYADDR = 0B00001
 PARAMETER C_INCLUDE_IO = 1
 PARAMETER C_TYPE = 2
 PARAMETER C_PHY_TYPE = 1
 PARAMETER C_HALFDUP = 0
 PARAMETER C_TXMEM = 4096
 PARAMETER C_RXMEM = 4096
 PARAMETER C_TXCSUM = 0
 PARAMETER C_RXCSUM = 0
 PARAMETER C_TXVLAN_TRAN = 0
 PARAMETER C_RXVLAN_TRAN = 0
 PARAMETER C_TXVLAN_TAG = 0
 PARAMETER C_RXVLAN_TAG = 0
 PARAMETER C_TXVLAN_STRP = 0
 PARAMETER C_RXVLAN_STRP = 0
 PARAMETER C_MCAST_EXTEND = 0
 PARAMETER C_STATS = 0
 PARAMETER C_AVB = 0
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0
 PARAMETER C_BASEADDR = 0x41240000
 PARAMETER C_HIGHADDR = 0x4127ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE AXI_STR_TXD = ETHERNET_dma_txd
 BUS_INTERFACE AXI_STR_TXC = ETHERNET_dma_txc
 BUS_INTERFACE AXI_STR_RXS = ETHERNET_dma_rxs
 BUS_INTERFACE AXI_STR_RXD = ETHERNET_dma_rxd
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT GTX_CLK = clk_125_0000MHz
 PORT GMII_TX_ER = ETHERNET_TX_ER
 PORT GMII_TX_EN = ETHERNET_TX_EN
 PORT GMII_TX_CLK = ETHERNET_TX_CLK
 PORT GMII_TXD = ETHERNET_TXD
 PORT GMII_RX_ER = ETHERNET_RX_ER
 PORT GMII_RX_DV = ETHERNET_RX_DV
 PORT GMII_RX_CLK = ETHERNET_RX_CLK
 PORT GMII_RXD = ETHERNET_RXD
 PORT PHY_RST_N = ETHERNET_PHY_RST_N
 PORT MII_TX_CLK = ETHERNET_MII_TX_CLK
 PORT MDIO = ETHERNET_MDIO
 PORT MDC = ETHERNET_MDC
 PORT REF_CLK = clk_200_0000MHzMMCM0
 PORT AXI_STR_TXD_ACLK = clk_100_0000MHzMMCM0
 PORT AXI_STR_TXC_ACLK = clk_100_0000MHzMMCM0
 PORT AXI_STR_RXD_ACLK = clk_100_0000MHzMMCM0
 PORT AXI_STR_RXS_ACLK = clk_100_0000MHzMMCM0
 PORT AXI_STR_TXD_ARESETN = AXI_STR_TXD_ARESETN
 PORT AXI_STR_TXC_ARESETN = AXI_STR_TXC_ARESETN
 PORT AXI_STR_RXD_ARESETN = AXI_STR_RXD_ARESETN
 PORT AXI_STR_RXS_ARESETN = AXI_STR_RXS_ARESETN
 PORT INTERRUPT = ETHERNET_INTERRUPT
END

BEGIN axi_v6_ddrx
 PARAMETER INSTANCE = DDR3_SDRAM
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_MEM_PARTNO = MT41J64M16XX-15E
 PARAMETER C_DM_WIDTH = 1
 PARAMETER C_DQS_WIDTH = 1
 PARAMETER C_DQ_WIDTH = 8
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & XBPM_ADC_dma.M_AXI_S2MM
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 8
 PARAMETER C_TCK = 2500
 PARAMETER C_MEM_ADDR_ORDER = ROW_BANK_COLUMN
 PARAMETER C_S_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xcfffffff
 BUS_INTERFACE S_AXI = axi4_0
 PORT ddr_we_n = ddr_memory_we_n
 PORT ddr_ras_n = ddr_memory_ras_n
 PORT ddr_odt = ddr_memory_odt
 PORT ddr_dqs_n = ddr_memory_dqs_n
 PORT ddr_dqs_p = ddr_memory_dqs
 PORT ddr_dq = ddr_memory_dq
 PORT ddr_dm = ddr_memory_dm
 PORT ddr_reset_n = ddr_memory_ddr3_rst
 PORT ddr_cs_n = ddr_memory_cs_n
 PORT ddr_ck_n = ddr_memory_clk_n
 PORT ddr_ck_p = ddr_memory_clk
 PORT ddr_cke = ddr_memory_cke
 PORT ddr_cas_n = ddr_memory_cas_n
 PORT ddr_ba = ddr_memory_ba
 PORT ddr_addr = ddr_memory_addr
 PORT clk_rd_base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT clk_mem = clk_400_0000MHzMMCM0
 PORT clk = clk_200_0000MHzMMCM0
 PORT clk_ref = clk_200_0000MHzMMCM0
 PORT PD_PSEN = psen
 PORT PD_PSINCDEC = psincdec
 PORT PD_PSDONE = psdone
END

BEGIN axi_dma
 PARAMETER INSTANCE = XBPM_DDC_dma
 PARAMETER HW_VER = 5.00.a
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 128
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 128
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_INCLUDE_S2MM_SF = 0
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_BASEADDR = 0x41e00000
 PARAMETER C_HIGHADDR = 0x41e0ffff
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_ARB_PRIORITY = 1
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 PORT s_axi_lite_aclk = clk_100_0000MHzMMCM0
# PORT m_axi_sg_aclk = clk_200_0000MHzMMCM0
# PORT m_axi_mm2s_aclk = clk_200_0000MHzMMCM0
# PORT m_axi_s2mm_aclk = clk_200_0000MHzMMCM0
 PORT m_axi_sg_aclk = clk_150_0000MHzMMCM0
 PORT m_axi_mm2s_aclk = clk_150_0000MHzMMCM0
 PORT m_axi_s2mm_aclk = clk_150_0000MHzMMCM0
 PORT s_axis_s2mm_tready = bpm_ddc_0_dma_ready
 PORT s_axis_s2mm_tlast = bpm_ddc_0_dma_last
 PORT s_axis_s2mm_tdata = bpm_ddc_0_dma_data
 PORT s_axis_s2mm_tvalid = bpm_ddc_0_dma_valid
 PORT s_axis_s2mm_tkeep = bpm_ddc_0_dma_be
 PORT s2mm_introut = bpm_dma_s2mm_introut
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 3
 PORT control0 = chipscope_icon_0_control0
 PORT control1 = chipscope_icon_0_control1
 PORT control2 = chipscope_icon_0_control2
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_1
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_DATA_SAMPLES = 4096
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 256
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 16
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_0_control1
 PORT CLK = bpm_ddc_0_dma_debug_clk_o_0
 PORT DATA = bpm_ddc_0_dma_debug_data_o_0
 PORT TRIG0 = bpm_ddc_0_dma_debug_trigger_o_0
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_DATA_SAMPLES = 4096
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 1024
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 64
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_0_control0
 PORT CLK = bpm_ddc_0_bpm_ddc_debug_clk_o_0
 PORT DATA = bpm_ddc_0_bpm_ddc_debug_data_o_0
 PORT TRIG0 = bpm_ddc_0_bpm_ddc_debug_trigger_o_0
END

BEGIN fmc150_if_dma
 PARAMETER INSTANCE = fmc150_if_dma_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x71000000
 PARAMETER C_HIGHADDR = 0x7100ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT clk_100Mhz = clk_100_0000MHzMMCM0
 PORT clk_200Mhz = clk_200_0000MHzMMCM0
 PORT adc_chb_n = fmc150_if_dma_0_adc_chb_n
 PORT mon_n_en = fmc150_if_dma_0_mon_n_en
 PORT mon_sdo = fmc150_if_dma_0_mon_sdo
 PORT dac_dclk_p = fmc150_if_dma_0_dac_dclk_p
 PORT dac_dclk_n = fmc150_if_dma_0_dac_dclk_n
 PORT dac_data_p = fmc150_if_dma_0_dac_data_p
 PORT dac_data_n = fmc150_if_dma_0_dac_data_n
 PORT dac_frame_p = fmc150_if_dma_0_dac_frame_p
 PORT dac_frame_n = fmc150_if_dma_0_dac_frame_n
 PORT txenable = fmc150_if_dma_0_txenable
 PORT clk_to_fpga_p = fmc150_if_dma_0_clk_to_fpga_p
 PORT clk_to_fpga_n = fmc150_if_dma_0_clk_to_fpga_n
 PORT ext_trigger_p = fmc150_if_dma_0_ext_trigger_p
 PORT ext_trigger_n = fmc150_if_dma_0_ext_trigger_n
 PORT spi_sclk = fmc150_if_dma_0_spi_sclk
 PORT spi_sdata = fmc150_if_dma_0_spi_sdata
 PORT adc_n_en = fmc150_if_dma_0_adc_n_en
 PORT adc_sdo = fmc150_if_dma_0_adc_sdo
 PORT adc_reset = fmc150_if_dma_0_adc_reset
 PORT cdce_n_reset = fmc150_if_dma_0_cdce_n_reset
 PORT cdce_n_pd = fmc150_if_dma_0_cdce_n_pd
 PORT cdce_ref_en = fmc150_if_dma_0_cdce_ref_en
 PORT cdce_pll_status = fmc150_if_dma_0_cdce_pll_status
 PORT dac_n_en = fmc150_if_dma_0_dac_n_en
 PORT dac_sdo = fmc150_if_dma_0_dac_sdo
 PORT mon_n_reset = fmc150_if_dma_0_mon_n_reset
 PORT mon_n_int = fmc150_if_dma_0_mon_n_int
 PORT prsnt_m2c_l = fmc150_if_dma_0_prsnt_m2c_l
 PORT cdce_n_en = fmc150_if_dma_0_cdce_n_en
 PORT cdce_sdo = fmc150_if_dma_0_cdce_sdo
 PORT adc_cha_p = fmc150_if_dma_0_adc_cha_p
 PORT adc_cha_n = fmc150_if_dma_0_adc_cha_n
 PORT adc_clk_ab_p = fmc150_if_dma_0_adc_clk_ab_p
 PORT adc_clk_ab_n = fmc150_if_dma_0_adc_clk_ab_n
 PORT adc_chb_p = fmc150_if_dma_0_adc_chb_p
 PORT rst = proc_sys_reset_0_Peripheral_Reset_0
 PORT clk_adc_o = fmc150_if_dma_0_clk_adc_o
 PORT adc_dout_o = fmc150_if_dma_0_adc_dout_o
 PORT dma_valid = fmc150_if_dma_0_dma_valid
 PORT dma_be = fmc150_if_dma_0_dma_be
 PORT dma_last = fmc150_if_dma_0_dma_last
 PORT dma_data = fmc150_if_dma_0_dma_data
 PORT dma_ready = fmc150_if_dma_0_dma_ready
# PORT dma_clk = clk_200_0000MHzMMCM0
 PORT dma_clk = clk_150_0000MHzMMCM0
 PORT debug_trigger = fmc150_if_dma_0_debug_trigger
 PORT debug_clk = fmc150_if_dma_0_debug_clk
 PORT debug_data = fmc150_if_dma_0_debug_data
 PORT up_status = fmc150_if_dma_0_up_status
END

BEGIN axi_dma
 PARAMETER INSTANCE = XBPM_ADC_dma
 PARAMETER HW_VER = 5.00.a
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_INCLUDE_S2MM_SF = 0
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_BASEADDR = 0x41e40000
 PARAMETER C_HIGHADDR = 0x41e4ffff
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_ARB_PRIORITY = 1
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 PORT s_axi_lite_aclk = clk_100_0000MHzMMCM0
# PORT m_axi_sg_aclk = clk_200_0000MHzMMCM0
# PORT m_axi_mm2s_aclk = clk_200_0000MHzMMCM0
# PORT m_axi_s2mm_aclk = clk_200_0000MHzMMCM0
 PORT m_axi_sg_aclk = clk_150_0000MHzMMCM0
 PORT m_axi_mm2s_aclk = clk_150_0000MHzMMCM0
 PORT m_axi_s2mm_aclk = clk_150_0000MHzMMCM0
 PORT s_axis_s2mm_tready = fmc150_if_dma_0_dma_ready
 PORT s_axis_s2mm_tlast = fmc150_if_dma_0_dma_last
 PORT s_axis_s2mm_tdata = fmc150_if_dma_0_dma_data
 PORT s_axis_s2mm_tvalid = fmc150_if_dma_0_dma_valid
 PORT s_axis_s2mm_tkeep = fmc150_if_dma_0_dma_be
 PORT s2mm_introut = XBPM_ADC_dma_s2mm_introut
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_2
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_DATA_SAMPLES = 4096
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 256
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 16
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_0_control2
 PORT CLK = fmc150_if_dma_0_debug_clk
 PORT DATA = fmc150_if_dma_0_debug_data
 PORT TRIG0 = fmc150_if_dma_0_debug_trigger
END

