 
****************************************
Report : net fanout
        -threshold 50
Design : mkdut
Version: U-2022.12
Date   : Thu Nov  6 09:39:41 2025
****************************************


Operating Conditions: ss0p75v25c   Library: saed32lvt_ss0p75v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
mkdut                  35000             saed32lvt_ss0p75v25c
FIFO2_00000009_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000043_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000023_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000031_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000010_1       8000              saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_72 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_71 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_70 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_69 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_68 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_67 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_66 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_65 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_64 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_63 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_62 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_61 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_60 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_59 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_58 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_57 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_56 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_55 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_54 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_53 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_52 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_51 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_50 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_49 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_48 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_47 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_46 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_45 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_44 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_43 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_42 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_41 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_40 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_39 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_38 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_37 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_36 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_35 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_34 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_33 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_32 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_31 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_30 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_29 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_28 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_27 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_26 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_25 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_24 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_23 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_22 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_21 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_20 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_19 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_18 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_17 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_16 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_15 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_14 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_13 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_12 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_11 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_10 ForQA      saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_9 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_8 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_7 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_6 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_5 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_4 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_3 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_2 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_1 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_0 ForQA       saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000009_1_1 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000009_1_0 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000043_1_1 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000043_1_0 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000023_1_1 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000023_1_0 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000031_1_1 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000031_1_0 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000010_1_1 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000010_1_0 ForQA saed32lvt_ss0p75v25c


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
CLK                    180   dr              93.77      CLK
RST_N                   86                   44.85      RST_N
n5376                   65                   32.39      U3563/Y
preAdd_F/net2656        65   dr              40.23      preAdd_F/clk_gate_data1_reg_reg/main_gate/Y
preAdd_F/net2661        65   dr              40.23      preAdd_F/clk_gate_data0_reg_reg/main_gate/Y
1
