{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1675141472375 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pll EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"pll\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675141472383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675141472413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675141472414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675141472414 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1675141472463 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1675141472463 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1675141472463 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1675141472463 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1675141472463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675141472479 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675141472626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675141472626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675141472626 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675141472626 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675141472627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675141472627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675141472627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675141472627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675141472627 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675141472627 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675141472628 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_mul_2 " "Pin clk_mul_2 not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { clk_mul_2 } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 5 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_mul_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_div " "Pin clk_div not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { clk_div } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 6 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_pha_90 " "Pin clk_pha_90 not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { clk_pha_90 } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 7 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_pha_90 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_duc_20 " "Pin clk_duc_20 not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { clk_duc_20 } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 8 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_duc_20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[0\] " "Pin cnt\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { cnt[0] } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 17 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[1\] " "Pin cnt\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { cnt[1] } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 17 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "locked " "Pin locked not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { locked } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 11 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 3 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_rst_n " "Pin sys_rst_n not assigned to an exact location on the device" {  } { { "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 4 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675141472920 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1675141472920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pll.sdc " "Synopsys Design Constraints File file not found: 'pll.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675141473079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675141473080 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675141473081 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1675141473081 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1675141473081 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1675141473081 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675141473082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675141473089 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 80 -1 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:pll_ip_inst|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675141473089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675141473090 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 80 -1 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:pll_ip_inst|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675141473090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675141473090 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 80 -1 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:pll_ip_inst|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675141473090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675141473090 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 80 -1 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:pll_ip_inst|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675141473090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675141473090 ""}  } { { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 4 0 0 } } { "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675141473090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675141473316 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675141473316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675141473316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675141473316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675141473317 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675141473317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675141473317 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675141473317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675141473327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1675141473327 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675141473327 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1675141473329 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1675141473329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1675141473329 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675141473329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1675141473329 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1675141473329 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/pll_ip/pll_ip.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/ip_core/pll_ip/pll_ip.v" 106 0 0 } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 27 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1675141473336 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 clk\[1\] clk_div~output " "PLL \"pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clk_div~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/pll_ip/pll_ip.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/ip_core/pll_ip/pll_ip.v" 106 0 0 } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 27 0 0 } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 6 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1675141473337 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 clk\[2\] clk_pha_90~output " "PLL \"pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"clk_pha_90~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/pll_ip/pll_ip.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/ip_core/pll_ip/pll_ip.v" 106 0 0 } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 27 0 0 } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 7 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1675141473337 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 clk\[3\] clk_duc_20~output " "PLL \"pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"clk_duc_20~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/db/pll_ip_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/pll_ip/pll_ip.v" "" { Text "D:/FPGA/FPGA_text/18_pll/quartus_prj/ip_core/pll_ip/pll_ip.v" 106 0 0 } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 27 0 0 } } { "../rtl/pll.v" "" { Text "D:/FPGA/FPGA_text/18_pll/rtl/pll.v" 8 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1675141473337 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675141473338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675141473805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675141473846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675141473853 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675141473979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675141473979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675141474231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/FPGA/FPGA_text/18_pll/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675141474485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675141474485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675141474517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1675141474518 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1675141474518 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675141474518 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675141474522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675141474570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675141474690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675141474741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675141474880 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675141475161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/FPGA_text/18_pll/quartus_prj/output_files/pll.fit.smsg " "Generated suppressed messages file D:/FPGA/FPGA_text/18_pll/quartus_prj/output_files/pll.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675141475476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5292 " "Peak virtual memory: 5292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675141475749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 13:04:35 2023 " "Processing ended: Tue Jan 31 13:04:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675141475749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675141475749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675141475749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675141475749 ""}
