Batude, P., Vinet, M., Pouydebasque, A., Clavelier, L., Previtali, B., et al. 2008a. Enabling 3D monolithic integration. In Proceedings of the Electro-Chemical Society Spring Meeting (ECS'08). Vol. 16, 47.
Batude, P., Jaud, M.-A., Thomas, O., Clavelier, L., Pouydebasque, A., et al. 2008b. 3d cmos integration: Introduction of dynamic coupling and application to compact and robust 4t sram. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology and Tutorial (ICICDT'08). 281--284.
Batude, P., Vinet, M., Pouydebasque, A., Le Royer, C., Previtali, B., et al. 2009a. Advances in 3d cmos sequential integration. In Proceedings of the IEEE International Electronic Devices Meeting (IEDM'09). 1--4.
Batude, P., Vinet, M., Pouydebasque, A., Le Royer, C., Previtali, B., et al. 2009b. GeOI and soi 3d monolithic cell integrations for high density applications. In Proceedings of the Symposium on VLSI Technology. 166--167.
Batude, P., Vinet, M., Xu, C., Previtali, B., Tabone, C., et al. 2011. Demonstration of low temperature 3d sequential fdsoi integration down to 50nm gate length. In Proceedings of the IEEE Symposium on VLSI Technology. 158--159.
Bobba, S., Chakraborty, A., Thomas, O., Batude, P., Pavlidis, V. F., and de Micheli, G. 2010. Performance analysis of 3D monolithic integrated circuits. In Proceedings of the IEEE International 3D Systems Integration Conference (3DIC'10). 1--4.
Shashikanth Bobba , Ashutosh Chakraborty , Olivier Thomas , Perrine Batude , Thomas Ernst , Olivier Faynot , David Z. Pan , Giovanni De Micheli, CELONCEL: effective design technique for 3-D monolithic integration targeting high performance integrated circuits, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.336-343, January 25-28, 2011, Yokohama, Japan
Ashutosh Chakraborty , Anurag Kumar , David Z. Pan, RegPlace: a high quality open-source placement framework for structured ASICs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630029]
Tony F. Chan , Jason Cong , Joseph R Shinnerl , Kenton Sze , Min Xie, mPL6: enhanced multilevel mixed-size placement, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123055]
Jason Cong , Guojie Luo , Jie Wei , Yan Zhang, Thermal-Aware 3D IC Placement Via Transformation, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.780-785, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358084]
Shamik Das , Anantha Chandrakasan , Rafael Reif, Design tools for 3-D integrated circuits, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119783]
Yangdong Deng , Wojciech P. Maly, Interconnect characteristics of 2.5-D system integration scheme, Proceedings of the 2001 international symposium on Physical design, p.171-175, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369763]
Encounter. 2013. SOC encounter tool. http://www.cadence.com/products/di/soc_encounter/pages/default.aspx.
Gurobi. 2013. Gurobi optimization. http://www.gurobi.com/.
Havemann, R. H. and Hutchby, J. A. 2001. High-performance interconnects: An integration overview. Proc. IEEE 89, 5, 586--601.
Ieong, M., Guarini, K. W., Chan, V., Bernstein, K., Joshi, R., Kedzierski, J., and Haensch, W. 2003. Three dimensional cmos devices and integrated circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference. 207--213.
ITC99. 1999. http://www.cerc.utexas.edu/itc99-benchmarks/bendoc1.html.
Itrs. 2009. www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables.
Zhe-Wei Jiang , Tung-Chieh Cheny , Tien-Chang Hsuy , Hsin-Chen Chenz , Yao-Wen Changyz, NTUplace2: a hybrid placer using partitioning and analytical techniques, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123056]
Jung, S.-M, Jang, J., Cho, W., Moon, J., Kwak, K., et al. 2004. The revolutionary and truly 3-dimensional 25f2 sram technology with the smallest s3 (stacked single-crystal si) cell, 0.16um2, and sstft (stacked single-crystal thin film transistor) for ultra high density sram. In Proceedings of the Symposium on VLSI Technology, Digest of Technical Papers. 228--229.
Jung, S.-M., Lim, H., Yeo, C., Kwak, K., Son, B., et al. 2007. High speed and highly cost effective 72m bit density s3 sram technology with doubly stacked si layers, peripheral only cosix layers and tungsten shunt w/l scheme for standalone and embedded memory. In Proceedings of the Symposium on VLSI Technology. 68--69. http://toc.proceedings.com/02217webtoc.pdf.
Kim, H. S., Xue, L., Kumar, A., and Tiwari, S. 2002. Fabrication and electrical properties of buried tungsten structure for direct three dimensional integration. In Proceedings of the International Conference on Solid State Device and Materials (SSDM'02).
Dae Hyun Kim , Krit Athikulwongse , Sung Kyu Lim, A study of Through-Silicon-Via impact on the 3D stacked IC layout, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687524]
S. J. Koester , A. M. Young , R. R. Yu , S. Purushothaman , K.-N. Chen , D. C. La Tulipe , N. Rana , L. Shi , M. R. Wordeman , E. J. Sprogis, Wafer-level 3D integration technology, IBM Journal of Research and Development, v.52 n.6, p.583-597, November 2008[doi>10.1147/JRD.2008.5388565]
M. Lin , A. El Gamal , Y. -C. Lu , S. Wong, Performance Benefits of Monolithically Stacked 3-D FPGA, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.216-229, February 2007[doi>10.1109/TCAD.2006.887920]
Gabriel H. Loh , Yuan Xie , Bryan Black, Processor Design in 3D Die-Stacking Technologies, IEEE Micro, v.27 n.3, p.31-48, May 2007[doi>10.1109/MM.2007.59]
Mentor. 2013. Calibre xrc. http://www.mentor.com/products/ic_nanometer_design/verification-signoff/circuit-verification/calibre-xrc/.
Mit. 2013. 3D Design Kits, version 3DEM.
Nangate. 2013. 45nm library. http://www.nangate.com/.
Opencores. 2013. www.opencores.org.
Vasilis F. Pavlidis , Eby G. Friedman, Three-dimensional Integrated Circuit Design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Jarrod A. Roy , David A. Papa , Saurabh N. Adya , Hayward H. Chan , Aaron N. Ng , James F. Lu , Igor L. Markov, Capo: robust and scalable open-source min-cut floorplacer, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055184]
Saraswat, K. C. 2010. 3-D ics: Motivation, performance analysis, technology and applications. In Proceedings of the 17<sup>th</sup> IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA'10). 1--6.
Sdc. 2013. Synopsys design compiler. http://www.synopsys.com/home.aspx.
Sillon, N., Astier, A., Boutry, H., Di Cioccio, L., Henry, D., and Leduc, P. 2008. Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ics. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08). 1--4.
Son, Y.-H., Lee, J.-W., Kang, P., Kang, M.-G., Kim, J.- B., et al. 2007. Laser induced epitaxial growth (leg) technology for high density 3d stacked memory with high productivity. In Proceedings of the IEEE Symposium on VLSI Technology, Digest of Technical Papers. 80--81.
Tezzaron. 2013. Wafer stack with super contacts. http://www.tezzaron.com/about/PhotoAlbum/Products/Wafer_Pair_Super-Contacts.html.
Wong, S., El-Gamal, A., Griffin, P., Nishi, Y., Pease, F., and Plummer, J. 2007. Monolithic 3d integrated circuits. In Proceedings of the International Symposium on VLSI Technology, Systems and Applications. 1--4.
X. Yang , M. Wang , R. Kastner , S. Ghiasi , M. Sarrafzadeh, Congestion reduction during placement with provably good approximation bound, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.316-333, July 2003[doi>10.1145/785411.785414]
Lili Zhou , C. Wakayama , C. -J.R. Shi, CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.7, p.1270-1282, July 2007[doi>10.1109/TCAD.2006.888266]
