
;; Function __fwritable (__fwritable, funcdef_no=45, decl_uid=8313, cgraph_uid=45, symbol_order=48)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 12.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 92 [ fp ])
        (reg:DI 5 di [ fp ])) __fwritable.c:22 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 95)
        (mem:SI (reg/v/f:DI 92 [ fp ]) [2 fp_2(D)->_flags+0 S4 A64])) __fwritable.c:23 -1
     (nil))
(insn 7 6 8 2 (parallel [
            (set (reg:SI 94)
                (and:SI (reg:SI 95)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) __fwritable.c:23 -1
     (expr_list:REG_EQUAL (and:SI (mem:SI (reg/v/f:DI 92 [ fp ]) [2 fp_2(D)->_flags+0 S4 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 94)
            (const_int 0 [0]))) __fwritable.c:23 -1
     (nil))
(insn 9 8 10 2 (set (reg:QI 97)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) __fwritable.c:23 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 96 [ D.8340 ])
        (zero_extend:SI (reg:QI 97))) __fwritable.c:23 -1
     (nil))
(insn 11 10 15 2 (set (reg:SI 91 [ <retval> ])
        (reg:SI 96 [ D.8340 ])) __fwritable.c:23 -1
     (nil))
(insn 15 11 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) __fwritable.c:24 -1
     (nil))
(insn 16 15 0 2 (use (reg/i:SI 0 ax)) __fwritable.c:24 -1
     (nil))
