{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 11:50:29 2011 " "Info: Processing started: Thu Sep 22 11:50:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off test_no_lcd -c test_no_lcd " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off test_no_lcd -c test_no_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf " "Info: Using vector source file \"H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "sram_control:inst2\|write_data " "Warning: Can't find node \"sram_control:inst2\|write_data\" for functional simulation. Ignored vector source file node." {  } { { "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf" "" { Waveform "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf" "sram_control:inst2\|write_data" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_CHANNEL_FOUND" "\|test_no_lcd\|pattern_gen:inst\|state Enum 1 9-Level 1 " "Warning: Wrong node type and/or width for node \"\|test_no_lcd\|pattern_gen:inst\|state\" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1." {  } { { "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf" "" { Waveform "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf" "\|test_no_lcd\|pattern_gen:inst\|state" "0 ps" "0 ps" "" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "Wrong node type and/or width for node \"%1!s!\" in vector source file. Node in design is of type %2!s! and of width %3!d!, but node in vector source file is of type %4!s! and of width %5!d!." 0 0 "" 0 -1}
{ "Warning" "WSIM_CHANNEL_CHANGED_TO_ENUM" "\|test_no_lcd\|pattern_gen:inst\|state " "Warning: Signal name \"\|test_no_lcd\|pattern_gen:inst\|state\" changed to enum type" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "Signal name \"%1!s!\" changed to enum type" 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_CHANNEL_FOUND" "\|test_no_lcd\|sram_control:inst2\|state Enum 1 9-Level 1 " "Warning: Wrong node type and/or width for node \"\|test_no_lcd\|sram_control:inst2\|state\" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1." {  } { { "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf" "" { Waveform "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.vwf" "\|test_no_lcd\|sram_control:inst2\|state" "0 ps" "0 ps" "" } } { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "Wrong node type and/or width for node \"%1!s!\" in vector source file. Node in design is of type %2!s! and of width %3!d!, but node in vector source file is of type %4!s! and of width %5!d!." 0 0 "" 0 -1}
{ "Warning" "WSIM_CHANNEL_CHANGED_TO_ENUM" "\|test_no_lcd\|sram_control:inst2\|state " "Warning: Signal name \"\|test_no_lcd\|sram_control:inst2\|state\" changed to enum type" {  } { { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "Signal name \"%1!s!\" changed to enum type" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     72.97 % " "Info: Simulation coverage is      72.97 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "824821 " "Info: Number of transitions in simulation is 824821" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 5 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Peak virtual memory: 115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 11:50:36 2011 " "Info: Processing ended: Thu Sep 22 11:50:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
