
*** Running vivado
    with args -log Matrix_Multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Matrix_Multiplier.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Matrix_Multiplier.tcl -notrace
Command: synth_design -top Matrix_Multiplier -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13100 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 391.813 ; gain = 100.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Matrix_Multiplier' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Matrix_Multiplier.vhd:47]
	Parameter data_size bound to: 5 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Debouncer' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/imports/Lab3b-VHDL/Debouncer.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/imports/Lab3b-VHDL/Debouncer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Control_Logic' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Control_Logic.vhd:36]
	Parameter data_size bound to: 5 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Param_Counter' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd:46]
	Parameter LIMIT bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Param_Counter' (2#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Param_Counter__parameterized0' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd:46]
	Parameter LIMIT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Param_Counter__parameterized0' (2#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Param_Counter__parameterized1' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd:46]
	Parameter LIMIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Param_Counter__parameterized1' (2#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd:46]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Control_Logic.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'Control_Logic' (3#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Control_Logic.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Datapath' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Datapath.vhd:34]
	Parameter data_size bound to: 5 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ROM_A' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_A.vhd:27]
	Parameter data_size bound to: 5 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM_A' (4#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_A.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ROM_B' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_B.vhd:27]
	Parameter data_size bound to: 5 - type: integer 
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM_B' (5#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_B.vhd:27]
INFO: [Synth 8-638] synthesizing module 'MACC' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/MACC.vhd:31]
	Parameter data_size bound to: 5 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'param_register' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ACC_reg.vhd:26]
	Parameter data_size bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'param_register' (6#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ACC_reg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'MACC' (7#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/MACC.vhd:31]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/RAM.vhd:32]
	Parameter data_size bound to: 5 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (8#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/RAM.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (9#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Datapath.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Matrix_Multiplier' (10#1) [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Matrix_Multiplier.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 444.027 ; gain = 152.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 444.027 ; gain = 152.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 444.027 ; gain = 152.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 444.027 ; gain = 152.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              220 Bit         RAMs := 1     
+---Muxes : 
	  12 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Param_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Param_Counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Param_Counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Control_Logic 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module ROM_A 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      5 Bit        Muxes := 1     
Module ROM_B 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      5 Bit        Muxes := 1     
Module param_register 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---RAMs : 
	              220 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Datapath/MACC/ACC_reg/Data_out_reg was removed.  [E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ACC_reg.vhd:34]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 615.766 ; gain = 324.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name       | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+------------------+----------------------------------+-----------+----------------------+--------------+
|Matrix_Multiplier | Datapath/Matrix_RAM/ram_inst_reg | Implied   | 32 x 11              | RAM32M x 2   | 
+------------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 615.766 ; gain = 324.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name       | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+------------------+----------------------------------+-----------+----------------------+--------------+
|Matrix_Multiplier | Datapath/Matrix_RAM/ram_inst_reg | Implied   | 32 x 11              | RAM32M x 2   | 
+------------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |    15|
|5     |LUT3   |     2|
|6     |LUT4   |    15|
|7     |LUT5   |    22|
|8     |LUT6   |    20|
|9     |RAM32M |     2|
|10    |FDRE   |    30|
|11    |FDSE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------------------------+------+
|      |Instance          |Module                        |Cells |
+------+------------------+------------------------------+------+
|1     |top               |                              |   130|
|2     |  Control_Logic   |Control_Logic                 |    69|
|3     |    AddrH_Counter |Param_Counter__parameterized0 |    12|
|4     |    AddrM_Counter |Param_Counter                 |    26|
|5     |    AddrN_Counter |Param_Counter__parameterized1 |    25|
|6     |  Datapath        |Datapath                      |    37|
|7     |    MACC          |MACC                          |    30|
|8     |      ACC_reg     |param_register                |    23|
|9     |    Matrix_RAM    |RAM                           |     7|
|10    |  Next_Debouncer  |Debouncer                     |     4|
|11    |  Rst_Debouncer   |Debouncer_0                   |     5|
+------+------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 616.965 ; gain = 325.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 717.277 ; gain = 438.563
INFO: [Common 17-1381] The checkpoint 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.runs/synth_1/Matrix_Multiplier.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 717.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Matrix_Multiplier_utilization_synth.rpt -pb Matrix_Multiplier_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 717.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 17:48:46 2018...
