/**
 * PLL configuration
 *
 * This Verilog module was generated automatically
 * using the gowin-pll tool.
 * Use at your own risk.
 *
 * Target-Device:                GW2AR-18 C8/I7
 * Given input frequency:        27.000 MHz
 * Requested output frequency:   16.934 MHz
 * Achieved output frequency:    16.875 MHz
 */

module pll(
        input  wire clock_in,
        output wire clock_out,
        output wire locked
    );

    // rPLL #(
    //     .FCLKIN("27"),
    //     .IDIV_SEL(7), // -> PFD = 3.375 MHz (range: 3-500 MHz)
    //     .FBDIV_SEL(4), // -> CLKOUT = 16.875 MHz (range: 3.90625-625 MHz)
    //     .ODIV_SEL(32) // -> VCO = 540.0 MHz (range: 500-1250 MHz)
    // )
    
    rPLL #(
        .FCLKIN("27"),
        .IDIV_SEL(5), // -> PFD = 3.375 MHz (range: 3-500 MHz)
        .FBDIV_SEL(10), // -> CLKOUT = 16.875 MHz (range: 3.90625-625 MHz)
        .ODIV_SEL(16) // -> VCO = 540.0 MHz (range: 500-1250 MHz)
    ) pll (
        .CLKOUTP(),
        .CLKOUTD(), 
        .CLKOUTD3(), 
        .RESET(1'b0), 
        .RESET_P(1'b0), 
        .CLKFB(1'b0), 
        .FBDSEL(6'b0), 
        .IDSEL(6'b0), 
        .ODSEL(6'b0), 
        .PSDA(4'b0), 
        .DUTYDA(4'b0), 
        .FDLY(4'b0),
        .CLKIN(clock_in), // 27 MHz
        .CLKOUT(clock_out), // 16.875 MHz
        .LOCK(locked)
    );

endmodule
