{"max_resources":[1385660,2771320,8955,4468,69283],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[480580,961160,2766,1292,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"SAXPY","total_kernel_resources":[11802,22926,129,16,76],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"type":"function","total_percent":[1.7195,0.961419,0.827259,1.44054,0.358102],"children":[{"name":"Data control overhead","type":"resource","data":[1326,2143,0,0,60],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \n - 'i' (SAXPY3_ivdep.cl:13)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'j' (SAXPY3_ivdep.cl:17)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'j' (SAXPY3_ivdep.cl:21)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'j' (SAXPY3_ivdep.cl:25)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"SAXPY3_ivdep.cl:14 (local_x)","type":"resource","data":[0,0,13,0,0],"details":[{"Private memory":"Good but replicated","Total replication":4,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"64 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text","links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"16384 bytes","Bank width":"512 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes"},{"text":"Good but replicated,\n4096B requested,\n16384B implemented.","type":"brief"}]},{"name":"SAXPY3_ivdep.cl:15 (local_y)","type":"resource","data":[0,0,13,0,0],"details":[{"Private memory":"Good but replicated","Total replication":4,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"64 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text","links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"16384 bytes","Bank width":"512 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes"},{"text":"Good but replicated,\n4096B requested,\n16384B implemented.","type":"brief"}]},{"name":"No Source Line","children":[{"count":5,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[797,5301,0,0,10]}],"type":"resource","data":[797,5301,0,0,10]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:13","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"type":"resource","data":[0,8,0,0,0]},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"1-bit And","data":[2,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"1-bit Or","data":[1,0,0,0,0],"type":"resource"}],"type":"resource","data":[105,10,0,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:26","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"type":"resource","data":[0,32,0,0,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"32-bit Integer to Floating-point Conversion","data":[382,385,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"Hardened Floating-Point Multiply-Add","data":[0,0,0,16,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"Load","data":[532,1042,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"Store","data":[369,2681,17,0,0],"type":"resource"}],"type":"resource","data":[1315,4140,17,16,0]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:17","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[2,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"7-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[7,0,0,0,0]},{"count":1,"name":"7-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[2,1,0,0,0]}],"data":[43,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:18","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"type":"resource","data":[3235,4779,43,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"type":"resource","data":[34,24,0,0,0]}],"data":[3301,4803,43,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:21","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[2,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"7-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[7,0,0,0,0]},{"count":1,"name":"7-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[2,1,0,0,0]}],"data":[43,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:22","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"type":"resource","data":[3235,4779,43,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"type":"resource","data":[34,24,0,0,0]}],"data":[3301,4803,43,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:25","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[2,0,0,0,0]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[1,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"7-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[7,0,0,0,0]},{"count":1,"name":"7-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[2,1,0,0,0]}],"data":[44,1,0,0,0],"type":"resource"}],"data":[11802,22926,129,16,76],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[25495,42804,209,16,76],"total_percent":[70.6938,36.632,36.2269,33.2217,29.2748],"total":[506075,1003964,2975,1308,76],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}