
---------- Begin Simulation Statistics ----------
final_tick                                30893326250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5996                       # Simulator instruction rate (inst/s)
host_mem_usage                                7555480                       # Number of bytes of host memory used
host_op_rate                                     6104                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10262.85                       # Real time elapsed on the host
host_tick_rate                                 346209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    61537449                       # Number of instructions simulated
sim_ops                                      62641292                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003553                       # Number of seconds simulated
sim_ticks                                  3553087500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.485936                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  425569                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               427768                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1711                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            431048                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                536                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              146                       # Number of indirect misses.
system.cpu.branchPred.lookups                  440969                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3114                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          354                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1779324                       # Number of instructions committed
system.cpu.committedOps                       1801374                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.195000                       # CPI: cycles per instruction
system.cpu.discardedOps                          5641                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             773855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            326620                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           266991                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1039398                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312989                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          5684940                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1194142     66.29%     66.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                    622      0.03%     66.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                 327805     18.20%     84.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                278805     15.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1801374                       # Class of committed instruction
system.cpu.tickCycles                         4645542                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248516                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp              99970                       # Transaction distribution
system.membus.trans_dist::WriteReq              27048                       # Transaction distribution
system.membus.trans_dist::WriteResp             27048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          258                       # Transaction distribution
system.membus.trans_dist::WriteClean               74                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           260                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        47408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7984816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374879                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005889                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              374879                       # Request fanout histogram
system.membus.reqLayer6.occupancy           590895331                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5531750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              239203                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1034500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4617885                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          576311240                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             594500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    295116853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    147558426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    442675279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    147558426                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    295116853                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    442675279                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    442675279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    442675279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    885350558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1098123125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    957043274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148070                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148070    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148070                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    291347625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2692941280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    147558426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    147558426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2988058133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1494029066                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1346470640                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2840499706                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4186970346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1494029066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    147558426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5828557839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    129113623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    996019378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    147558426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma    147558426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1420249853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    571788902                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    571788902                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1143577804                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    129113623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1567808279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    719347328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma    147558426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2563827657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         7552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         8384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         7552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         7552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          118                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          131                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2125475                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       234163                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2359638                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2125475                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2125475                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2125475                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       234163                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2359638                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6374400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1594112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1217357017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    424230476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    147558426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4899401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1794045320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5980151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    147558426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    147558426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    147558426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            448655430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5980151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1364915443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    571788902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    295116853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4899401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2242700750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415729250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              183023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25814                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24908                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1568                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3189775710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5800600710                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32070.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58320.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23095                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     48                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.451545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.945535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.748530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          213      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          327      3.81%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130      1.52%      7.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          135      1.57%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          136      1.59%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          126      1.47%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          109      1.27%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          170      1.98%     15.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7229     84.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8575                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     344.173010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1140.356559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           263     91.00%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.35%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.35%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.77%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.69%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      2.08%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.35%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      86.214533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.473795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    183.126196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            186     64.36%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      6.57%     70.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            38     13.15%     84.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      5.54%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.35%     89.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.38%     91.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      2.42%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.69%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.38%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.69%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.35%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      3.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6365440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1594624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6374464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1594112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1791.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       448.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1794.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    448.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3553351875                       # Total gap between requests
system.mem_ctrls.avgGap                      28538.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1506176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       523136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1215141479.065742015839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 423906250.549697935581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 147558426.298254668713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4917413.376394473948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6448476.149264547974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 147234201.240470439196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 147558426.298254668713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 147558426.298254668713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          332                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3934069030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1373896840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    478871225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13763615                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21739891380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  18957029125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  13199637500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  23842389250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58210.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58334.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58455.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50416.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  65481600.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2314090.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1611283.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   2910447.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1694976800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    192360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1668717450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1313850                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1313850                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1313850                       # number of overall hits
system.cpu.icache.overall_hits::total         1313850                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          118                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      5134375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5134375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      5134375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5134375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1313968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1313968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1313968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1313968                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43511.652542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43511.652542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43511.652542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43511.652542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4948500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4948500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4948500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4948500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41936.440678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41936.440678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41936.440678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41936.440678                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1313850                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1313850                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      5134375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5134375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1313968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1313968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43511.652542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43511.652542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4948500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4948500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41936.440678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41936.440678                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           295.797264                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                16                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4105.375000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   295.797264                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.577729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.577729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2628054                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2628054                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       355427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           355427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       355427                       # number of overall hits
system.cpu.dcache.overall_hits::total          355427                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            300                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          300                       # number of overall misses
system.cpu.dcache.overall_misses::total           300                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24515500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24515500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       355727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       355727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       355727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       355727                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000843                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000843                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000843                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000843                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81718.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81718.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81718.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81718.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          258                       # number of writebacks
system.cpu.dcache.writebacks::total               258                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23158750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23158750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23158750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23158750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5721125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5721125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000804                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80974.650350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80974.650350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80974.650350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80974.650350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2091.054459                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2091.054459                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    285                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       327059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          327059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21996625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21996625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       327323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       327323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83320.549242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83320.549242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21350000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21350000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5721125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5721125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82115.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82115.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21670.928030                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21670.928030                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        28368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          28368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           36                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2518875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2518875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        28404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        28404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69968.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69968.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1808750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1808750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69567.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69567.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1273786000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1273786000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10280.426782                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10280.426782                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66103                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66103                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        57801                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        57801                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1277536706                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1277536706                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22102.328783                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 22102.328783                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.253652                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5603                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.607242                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.253652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2414425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2414425                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30893326250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               269531058750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15417                       # Simulator instruction rate (inst/s)
host_mem_usage                                7555932                       # Number of bytes of host memory used
host_op_rate                                    16771                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10830.47                       # Real time elapsed on the host
host_tick_rate                               22361990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   166968723                       # Number of instructions simulated
sim_ops                                     181633929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.242191                       # Number of seconds simulated
sim_ticks                                242190820000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.064283                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11006716                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             11457657                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             100602                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            464221                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          13793663                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             115214                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          116346                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1132                       # Number of indirect misses.
system.cpu.branchPred.lookups                21076305                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3026587                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          383                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   107210598                       # Number of instructions committed
system.cpu.committedOps                     120794011                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.614431                       # CPI: cycles per instruction
system.cpu.discardedOps                        834213                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           71927385                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12330885                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5945521                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       250227350                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.276669                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                        387505312                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                88856940     73.56%     73.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 563822      0.47%     74.03% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.03% # Class of committed instruction
system.cpu.op_class_0::MemRead               17185523     14.23%     88.25% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14187725     11.75%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                120794011                       # Class of committed instruction
system.cpu.tickCycles                       137277962                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          420                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       375691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        999371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp             475490                       # Transaction distribution
system.membus.trans_dist::WriteReq             671536                       # Transaction distribution
system.membus.trans_dist::WriteResp            671536                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          522                       # Transaction distribution
system.membus.trans_dist::WriteClean               74                       # Transaction distribution
system.membus.trans_dist::CleanEvict           375074                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                50                       # Transaction distribution
system.membus.trans_dist::ReadExResp               50                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         374555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1343                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port      1123387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1123387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave      1288976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       251833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1546436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2917631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port     23971520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     23971520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       123584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2713168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34614544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1394927                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000316                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017778                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1394486     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1394927                       # Request fanout histogram
system.membus.reqLayer6.occupancy           594662081                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5531750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1737521500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1076312530                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1034500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          655448760                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          576311240                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1873074250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      4329545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma      2164772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total      6494317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2      2164772                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma      4329545                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total      6494317                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2      6494317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma      6494317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total     12988634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1098123125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              0.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    957043274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148070                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148070    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148070                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    291347625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     39507096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma      2164772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma      2164772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total     43836641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     21918320                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     19753548                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total     41671868                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0     61425417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma     21918320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma      2164772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total     85508509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      1894176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     14612214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma      2164772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma      2164772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     20835934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1      8388493                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma      8388493                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     16776986                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      1894176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     23000707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     10553265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma      2164772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total     37612920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     23971520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     23975232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     23971520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     23971520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       374555                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           58                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       374613                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     98977823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        15327                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       98993149                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     98977823                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     98977823                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     98977823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        15327                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      98993149                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          85440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6442432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1611008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              100663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          596                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25172                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     17859372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma      6223721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma      2164772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            352780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26600645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         157496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma      2164772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma      2164772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma      2164772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6651813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         157496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     20024145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma      8388493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma      4329545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           352780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             33252458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.074767724250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          303                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          303                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246883                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26052                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25172                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25172                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1579                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3214058335                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  502610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5852760835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31973.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58223.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92735                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23235                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25172                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     48                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    827.052632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   624.040749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.082253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1294     13.30%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          377      3.88%     17.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          146      1.50%     18.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          138      1.42%     20.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          139      1.43%     21.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          126      1.30%     22.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          109      1.12%     23.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          170      1.75%     25.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7229     74.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     329.973597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1115.486301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           277     91.42%     91.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.33%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.33%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.33%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.64%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.66%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      1.98%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.33%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      1.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           303                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      83.062706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.738157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    179.405510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            200     66.01%     66.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      6.27%     72.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            38     12.54%     84.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      5.28%     90.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.33%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.32%     91.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      2.31%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.66%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.32%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.66%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.33%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      2.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           303                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6433408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1610752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6442432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1611008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  242191007500                       # Total gap between requests
system.mem_ctrls.avgGap                    1924671.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1506176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        85440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 17826868.912702802569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 6218964.038356201723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 2164772.388978244271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352779.680088617723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 156438.629672255949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 2164772.388978244271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 2164772.388978244271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 2164772.388978244271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          596                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3934069030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1373896840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    478871225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     65923740                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2425199194130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  81231658750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  13199637500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  23842389250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58210.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58334.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58455.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49381.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4069126164.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   9915973.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1611283.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   2910447.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 225387461300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13101480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3704845450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq              644488                       # Transaction distribution
system.iobus.trans_dist::WriteResp             644488                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.occupancy                     2120807500                       # Network occupancy (ticks)
system.iobus.utilization                          0.9                       # Network utilization (%)
system.iobus.reqLayer1.occupancy           1476319500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           644488000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     38271290                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         38271290                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     38271290                       # number of overall hits
system.cpu.icache.overall_hits::total        38271290                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       374555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         374555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       374555                       # number of overall misses
system.cpu.icache.overall_misses::total        374555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16183865000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16183865000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16183865000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16183865000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     38645845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38645845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     38645845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38645845                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009692                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009692                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009692                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009692                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43208.247120                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43208.247120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43208.247120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43208.247120                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst       374555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       374555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       374555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       374555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15606688625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15606688625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15606688625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15606688625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009692                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009692                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009692                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009692                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41667.281507                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41667.281507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41667.281507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41667.281507                       # average overall mshr miss latency
system.cpu.icache.replacements                 374277                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     38271290                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        38271290                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       374555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        374555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16183865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16183865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     38645845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38645845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43208.247120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43208.247120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       374555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       374555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15606688625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15606688625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41667.281507                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41667.281507                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           468.403644                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            48580308                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            374750                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.633911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   468.403644                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.914851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.914851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          77666245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         77666245                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     29159050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29159050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29159050                       # number of overall hits
system.cpu.dcache.overall_hits::total        29159050                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1431                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1431                       # number of overall misses
system.cpu.dcache.overall_misses::total          1431                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    116330000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    116330000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    116330000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    116330000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     29160481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29160481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29160481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29160481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81292.802236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81292.802236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81292.802236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81292.802236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          522                       # number of writebacks
system.cpu.dcache.writebacks::total               522                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       647224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       647224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    111605375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    111605375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    111605375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    111605375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5721125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5721125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80061.244620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80061.244620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80061.244620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80061.244620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data     8.839482                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total     8.839482                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16012357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16012357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    110571625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    110571625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16013709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16013709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81783.746302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81783.746302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    107928875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    107928875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5721125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5721125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80364.017126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80364.017126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21670.928030                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21670.928030                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13146693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13146693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           79                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5758375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5758375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13146772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13146772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72890.822785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72890.822785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           51                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       646960                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       646960                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3676500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3676500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72088.235294                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72088.235294                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1273786000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1273786000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10280.426782                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10280.426782                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66103                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66103                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        57801                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        57801                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1277536706                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1277536706                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22102.328783                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 22102.328783                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.245334                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29166348                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          15310.418898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.245334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117634549                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117634549                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 269531058750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
