--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 180659 paths analyzed, 981 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.600ns.
--------------------------------------------------------------------------------
Slack:                  7.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.554ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.554ns (5.810ns logic, 6.744ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  7.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.536ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.390   M_highscore_q[7]
                                                       M_highscore_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.536ns (5.792ns logic, 6.744ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  7.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.528ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.382   M_highscore_q[7]
                                                       M_highscore_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.528ns (5.784ns logic, 6.744ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  7.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (5.810ns logic, 6.708ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.511ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.365   M_highscore_q[7]
                                                       M_highscore_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.511ns (5.767ns logic, 6.744ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.500ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.390   M_highscore_q[7]
                                                       M_highscore_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.500ns (5.792ns logic, 6.708ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  7.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.492ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.382   M_highscore_q[7]
                                                       M_highscore_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.492ns (5.784ns logic, 6.708ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  7.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.475ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.365   M_highscore_q[7]
                                                       M_highscore_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.475ns (5.767ns logic, 6.708ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  7.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.468ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.468ns (5.815ns logic, 6.653ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  7.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.450ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.390   M_highscore_q[7]
                                                       M_highscore_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.450ns (5.797ns logic, 6.653ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  7.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.442ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.382   M_highscore_q[7]
                                                       M_highscore_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.442ns (5.789ns logic, 6.653ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.432ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.432ns (5.815ns logic, 6.617ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  7.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X12Y36.B1      net (fanout=7)        0.977   M_state_q_FSM_FFd1-In111
    SLICE_X12Y36.B       Tilo                  0.254   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=5)        1.389   M_alu_a[14]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.430ns (5.786ns logic, 6.644ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.425ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.365   M_highscore_q[7]
                                                       M_highscore_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.425ns (5.772ns logic, 6.653ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X17Y29.D1      net (fanout=7)        1.538   M_state_q_FSM_FFd1-In111
    SLICE_X17Y29.D       Tilo                  0.259   M_b_q[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y8.A4        net (fanout=5)        1.441   M_alu_b[4]
    DSP48_X0Y8.M0        Tdspdo_A_M            3.265   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.419ns (5.162ns logic, 7.257ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  7.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.390   M_highscore_q[7]
                                                       M_highscore_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.414ns (5.797ns logic, 6.617ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  7.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.412ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X12Y36.B1      net (fanout=7)        0.977   M_state_q_FSM_FFd1-In111
    SLICE_X12Y36.B       Tilo                  0.254   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=5)        1.389   M_alu_a[14]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.390   M_highscore_q[7]
                                                       M_highscore_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.412ns (5.768ns logic, 6.644ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.382   M_highscore_q[7]
                                                       M_highscore_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.406ns (5.789ns logic, 6.617ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  7.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.404ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X12Y36.B1      net (fanout=7)        0.977   M_state_q_FSM_FFd1-In111
    SLICE_X12Y36.B       Tilo                  0.254   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=5)        1.389   M_alu_a[14]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.382   M_highscore_q[7]
                                                       M_highscore_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.404ns (5.760ns logic, 6.644ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.401ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X17Y29.D1      net (fanout=7)        1.538   M_state_q_FSM_FFd1-In111
    SLICE_X17Y29.D       Tilo                  0.259   M_b_q[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y8.A4        net (fanout=5)        1.441   M_alu_b[4]
    DSP48_X0Y8.M0        Tdspdo_A_M            3.265   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.390   M_highscore_q[7]
                                                       M_highscore_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.401ns (5.144ns logic, 7.257ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  7.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.394ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X12Y36.B1      net (fanout=7)        0.977   M_state_q_FSM_FFd1-In111
    SLICE_X12Y36.B       Tilo                  0.254   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=5)        1.389   M_alu_a[14]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.394ns (5.786ns logic, 6.608ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  7.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.393ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X17Y29.D1      net (fanout=7)        1.538   M_state_q_FSM_FFd1-In111
    SLICE_X17Y29.D       Tilo                  0.259   M_b_q[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y8.A4        net (fanout=5)        1.441   M_alu_b[4]
    DSP48_X0Y8.M0        Tdspdo_A_M            3.265   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.382   M_highscore_q[7]
                                                       M_highscore_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.393ns (5.136ns logic, 7.257ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  7.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X15Y33.C2      net (fanout=13)       1.038   M_state_q_FSM_FFd1-In11
    SLICE_X15Y33.C       Tilo                  0.259   M_counter_q[2]
                                                       Mmux_M_alu_a101
    DSP48_X0Y8.B3        net (fanout=7)        1.468   M_alu_a[3]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.365   M_highscore_q[7]
                                                       M_highscore_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.389ns (5.772ns logic, 6.617ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  7.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.387ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X12Y36.B1      net (fanout=7)        0.977   M_state_q_FSM_FFd1-In111
    SLICE_X12Y36.B       Tilo                  0.254   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=5)        1.389   M_alu_a[14]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.365   M_highscore_q[7]
                                                       M_highscore_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.387ns (5.743ns logic, 6.644ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.383ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X17Y29.D1      net (fanout=7)        1.538   M_state_q_FSM_FFd1-In111
    SLICE_X17Y29.D       Tilo                  0.259   M_b_q[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y8.A4        net (fanout=5)        1.441   M_alu_b[4]
    DSP48_X0Y8.M0        Tdspdo_A_M            3.265   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.408   M_highscore_q[7]
                                                       M_highscore_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.383ns (5.162ns logic, 7.221ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  7.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_b_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.369ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.687 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X15Y35.A6      net (fanout=5)        1.217   n0008[0]
    SLICE_X15Y35.A       Tilo                  0.259   M_b_q[9]
                                                       _n0271_inv_rstpot
    SLICE_X17Y29.B5      net (fanout=16)       0.997   _n0271_inv_rstpot
    SLICE_X17Y29.CLK     Tas                   0.373   M_b_q[6]
                                                       M_b_q_5_dpot
                                                       M_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.369ns (5.799ns logic, 6.570ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  7.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.376ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X12Y36.B1      net (fanout=7)        0.977   M_state_q_FSM_FFd1-In111
    SLICE_X12Y36.B       Tilo                  0.254   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=5)        1.389   M_alu_a[14]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.390   M_highscore_q[7]
                                                       M_highscore_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.376ns (5.768ns logic, 6.608ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  7.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_highscore_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.376ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_highscore_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X17Y29.D1      net (fanout=7)        1.538   M_state_q_FSM_FFd1-In111
    SLICE_X17Y29.D       Tilo                  0.259   M_b_q[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y8.A4        net (fanout=5)        1.441   M_alu_b[4]
    DSP48_X0Y8.M0        Tdspdo_A_M            3.265   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.365   M_highscore_q[7]
                                                       M_highscore_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.376ns (5.119ns logic, 7.257ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  7.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_12 (FF)
  Destination:          M_b_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.364ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.687 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_12 to M_b_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_12
    SLICE_X14Y38.A1      net (fanout=2)        0.987   btn_add_input/M_ctr_q[12]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X17Y38.A1      net (fanout=6)        0.772   out2_1
    SLICE_X17Y38.A       Tilo                  0.259   out1_1
                                                       M_state_q_FSM_FFd1-In11_1
    SLICE_X12Y33.D2      net (fanout=13)       1.497   M_state_q_FSM_FFd1-In11
    SLICE_X12Y33.D       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y8.B6        net (fanout=5)        1.100   M_alu_a[6]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X15Y35.A6      net (fanout=5)        1.217   n0008[0]
    SLICE_X15Y35.A       Tilo                  0.259   M_b_q[9]
                                                       _n0271_inv_rstpot
    SLICE_X17Y29.A5      net (fanout=16)       0.992   _n0271_inv_rstpot
    SLICE_X17Y29.CLK     Tas                   0.373   M_b_q[6]
                                                       M_b_q_4_dpot
                                                       M_b_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.364ns (5.799ns logic, 6.565ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  7.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_add_input/M_ctr_q_13 (FF)
  Destination:          M_highscore_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.368ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_add_input/M_ctr_q_13 to M_highscore_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   btn_add_input/M_ctr_q[15]
                                                       btn_add_input/M_ctr_q_13
    SLICE_X14Y38.A2      net (fanout=2)        0.951   btn_add_input/M_ctr_q[13]
    SLICE_X14Y38.A       Tilo                  0.235   M_alu_b[0]
                                                       btn_add_input/out3
    SLICE_X14Y38.C4      net (fanout=6)        0.903   out2_1
    SLICE_X14Y38.C       Tilo                  0.235   M_alu_b[0]
                                                       M_state_q_FSM_FFd1-In11_2
    SLICE_X12Y36.B1      net (fanout=7)        0.977   M_state_q_FSM_FFd1-In111
    SLICE_X12Y36.B       Tilo                  0.254   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=5)        1.389   M_alu_a[14]
    DSP48_X0Y8.M0        Tdspdo_B_M            3.894   alu/multiplicationModule/Mmult_n0008
                                                       alu/multiplicationModule/Mmult_n0008
    SLICE_X14Y39.D3      net (fanout=5)        1.662   n0008[0]
    SLICE_X14Y39.D       Tilo                  0.235   _n0240_inv1_cepot_cepot
                                                       _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CE      net (fanout=4)        0.726   _n0240_inv1_cepot_cepot
    SLICE_X13Y36.CLK     Tceck                 0.382   M_highscore_q[7]
                                                       M_highscore_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.368ns (5.760ns logic, 6.608ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_start_input/M_sync_out/CLK
  Logical resource: btn_mode_input/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_start_input/M_sync_out/CLK
  Logical resource: btn_increase_input/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_start_input/M_sync_out/CLK
  Logical resource: btn_add_input/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_start_input/M_sync_out/CLK
  Logical resource: btn_start_input/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[3]/CLK
  Logical resource: btn_add_input/M_ctr_q_0/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[3]/CLK
  Logical resource: btn_add_input/M_ctr_q_1/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[3]/CLK
  Logical resource: btn_add_input/M_ctr_q_2/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[3]/CLK
  Logical resource: btn_add_input/M_ctr_q_3/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[7]/CLK
  Logical resource: btn_add_input/M_ctr_q_4/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[7]/CLK
  Logical resource: btn_add_input/M_ctr_q_5/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[7]/CLK
  Logical resource: btn_add_input/M_ctr_q_6/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[7]/CLK
  Logical resource: btn_add_input/M_ctr_q_7/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[11]/CLK
  Logical resource: btn_add_input/M_ctr_q_8/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[11]/CLK
  Logical resource: btn_add_input/M_ctr_q_9/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[11]/CLK
  Logical resource: btn_add_input/M_ctr_q_10/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[11]/CLK
  Logical resource: btn_add_input/M_ctr_q_11/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[15]/CLK
  Logical resource: btn_add_input/M_ctr_q_12/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[15]/CLK
  Logical resource: btn_add_input/M_ctr_q_13/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[15]/CLK
  Logical resource: btn_add_input/M_ctr_q_14/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[15]/CLK
  Logical resource: btn_add_input/M_ctr_q_15/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[19]/CLK
  Logical resource: btn_add_input/M_ctr_q_16/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[19]/CLK
  Logical resource: btn_add_input/M_ctr_q_17/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[19]/CLK
  Logical resource: btn_add_input/M_ctr_q_18/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_add_input/M_ctr_q[19]/CLK
  Logical resource: btn_add_input/M_ctr_q_19/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_start_input/M_ctr_q[3]/CLK
  Logical resource: btn_start_input/M_ctr_q_0/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_start_input/M_ctr_q[3]/CLK
  Logical resource: btn_start_input/M_ctr_q_1/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_start_input/M_ctr_q[3]/CLK
  Logical resource: btn_start_input/M_ctr_q_2/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_start_input/M_ctr_q[3]/CLK
  Logical resource: btn_start_input/M_ctr_q_3/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_start_input/M_ctr_q[7]/CLK
  Logical resource: btn_start_input/M_ctr_q_4/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.600|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 180659 paths, 0 nets, and 1690 connections

Design statistics:
   Minimum period:  12.600ns{1}   (Maximum frequency:  79.365MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 15:56:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



