Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 12 12:16:21 2023
| Host         : The_Ghost_TWO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_3_wrapper_timing_summary_routed.rpt -pb lab_3_wrapper_timing_summary_routed.pb -rpx lab_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.468        0.000                      0                 1897        0.062        0.000                      0                 1897        4.020        0.000                       0                   850  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.468        0.000                      0                 1395        0.069        0.000                      0                 1395        4.020        0.000                       0                   679  
clk_fpga_1         94.399        0.000                      0                  333        0.083        0.000                      0                  333       49.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          2.380        0.000                      0                   32        0.275        0.000                      0                   32  
clk_fpga_0    clk_fpga_1          1.060        0.000                      0                   71        0.062        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               1.808        0.000                      0                  169        0.209        0.000                      0                  169  
**async_default**  clk_fpga_1         clk_fpga_1              93.277        0.000                      0                    2        1.590        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 1.511ns (15.945%)  route 7.965ns (84.055%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.198     7.301    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.627 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           4.841    12.467    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X26Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.935    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.511ns (16.270%)  route 7.776ns (83.730%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.907     7.010    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.336 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[12]_INST_0/O
                         net (fo=1, routed)           4.942    12.278    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.770    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 1.511ns (16.370%)  route 7.719ns (83.630%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.868     6.971    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X27Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.297 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[13]_INST_0/O
                         net (fo=1, routed)           4.924    12.221    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.731    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 1.511ns (16.413%)  route 7.695ns (83.587%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.027     7.129    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.326     7.455 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           4.742    12.197    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X26Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.746    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 1.511ns (16.437%)  route 7.682ns (83.563%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.872     6.975    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X27Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.301 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[14]_INST_0/O
                         net (fo=1, routed)           4.883    12.184    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.745    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 1.511ns (16.090%)  route 7.880ns (83.910%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.694     6.797    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.123 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[9]_INST_0/O
                         net (fo=1, routed)           5.259    12.382    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.972    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 1.511ns (16.434%)  route 7.683ns (83.566%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.943     7.045    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.371 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           4.814    12.185    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.783    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 1.315ns (14.081%)  route 8.024ns (85.919%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.124     6.108 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.281     7.389    lab_3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X28Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.513 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           4.816    12.330    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.934    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 1.511ns (16.454%)  route 7.672ns (83.546%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.869     6.971    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y95         LUT4 (Prop_lut4_I3_O)        0.326     7.297 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           4.877    12.174    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.784    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 1.511ns (16.632%)  route 7.574ns (83.368%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.903     4.313    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.322     4.635 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.221    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.547 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.437     5.984    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I1_O)        0.118     6.102 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.068     7.170    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.496 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           4.580    12.076    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.731    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  0.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    lab_3_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  lab_3_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    lab_3_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab_3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    lab_3_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.559     0.895    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.149    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X34Y97         SRL16E                                       r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y97         SRL16E                                       r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.036    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.571     0.907    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y88         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.148     1.055 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.171    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y89         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.841     1.207    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.052    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.641     0.977    lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.174    lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X33Y101        FDRE                                         r  lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.912     1.278    lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.977    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.075     1.052    lab_3_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.059     1.110    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.076     0.987    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y88         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.113     1.164    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X30Y88         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.062     1.113    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.078     0.989    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.058     1.109    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.071     0.982    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.655     0.991    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.113     1.245    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.116    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.559     0.895    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.124     1.160    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X34Y98         SRL16E                                       r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X34Y98         SRL16E                                       r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.030    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y95    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y97    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y95    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y93    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y97    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y97    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y95    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y97    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y97    lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       94.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.399ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.642ns (18.511%)  route 2.826ns (81.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.932ns = ( 100.932 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          2.826     5.018    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/load
    SLICE_X30Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.142 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current[1]_i_1/O
                         net (fo=1, routed)           0.000     5.142    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/p_1_in[1]
    SLICE_X30Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.932   100.932    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[1]/C
                         clock pessimism              0.032   100.964    
                         clock uncertainty           -1.500    99.463    
    SLICE_X30Y92         FDCE (Setup_fdce_C_D)        0.077    99.540    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[1]
  -------------------------------------------------------------------
                         required time                         99.540    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 94.399    

Slack (MET) :             94.414ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.668ns (19.117%)  route 2.826ns (80.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.932ns = ( 100.932 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          2.826     5.018    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/load
    SLICE_X30Y92         LUT3 (Prop_lut3_I1_O)        0.150     5.168 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current[2]_i_1/O
                         net (fo=1, routed)           0.000     5.168    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/p_1_in[2]
    SLICE_X30Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.932   100.932    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[2]/C
                         clock pessimism              0.032   100.964    
                         clock uncertainty           -1.500    99.463    
    SLICE_X30Y92         FDCE (Setup_fdce_C_D)        0.118    99.581    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[2]
  -------------------------------------------------------------------
                         required time                         99.581    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 94.414    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 3.104ns (80.657%)  route 0.744ns (19.343%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 101.426 - 100.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.639     1.639    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     2.157 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[0]/Q
                         net (fo=3, routed)           0.744     2.900    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/Q[0]
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.024 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/S_carry_i_4/O
                         net (fo=1, routed)           0.000     3.024    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S[0]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.556 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry/CO[3]
                         net (fo=1, routed)           0.000     3.556    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.670    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__0_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.354 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.354    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.468 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7/CO[3]
                         net (fo=1, routed)           0.001     4.469    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.583    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.697    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.811    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.925    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__11_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.039    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__12_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.153    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__13_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.487 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__14/O[1]
                         net (fo=1, routed)           0.000     5.487    lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/O3[0]
    SLICE_X29Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.426   101.426    lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/clk
    SLICE_X29Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/Q_reg/C
                         clock pessimism              0.032   101.458    
                         clock uncertainty           -1.500    99.958    
    SLICE_X29Y106        FDCE (Setup_fdce_C_D)        0.062   100.020    lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/Q_reg
  -------------------------------------------------------------------
                         required time                        100.020    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.554ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[63].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 3.083ns (80.551%)  route 0.744ns (19.449%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 101.426 - 100.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.639     1.639    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     2.157 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[0]/Q
                         net (fo=3, routed)           0.744     2.900    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/Q[0]
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.024 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/S_carry_i_4/O
                         net (fo=1, routed)           0.000     3.024    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S[0]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.556 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry/CO[3]
                         net (fo=1, routed)           0.000     3.556    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.670    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__0_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.354 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.354    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.468 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7/CO[3]
                         net (fo=1, routed)           0.001     4.469    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.583    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.697    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.811    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.925    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__11_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.039    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__12_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.153    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__13_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.466 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__14/O[3]
                         net (fo=1, routed)           0.000     5.466    lab_3_i/Multiplyer_unit_0/U0/Product/L1[63].FF/O3[0]
    SLICE_X29Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[63].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.426   101.426    lab_3_i/Multiplyer_unit_0/U0/Product/L1[63].FF/clk
    SLICE_X29Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[63].FF/Q_reg/C
                         clock pessimism              0.032   101.458    
                         clock uncertainty           -1.500    99.958    
    SLICE_X29Y106        FDCE (Setup_fdce_C_D)        0.062   100.020    lab_3_i/Multiplyer_unit_0/U0/Product/L1[63].FF/Q_reg
  -------------------------------------------------------------------
                         required time                        100.020    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                 94.554    

Slack (MET) :             94.609ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.642ns (20.340%)  route 2.514ns (79.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 101.112 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          0.832     3.023    lab_3_i/Multiplyer_unit_0/U0/Controller/load
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.147 r  lab_3_i/Multiplyer_unit_0/U0/Controller/current[31]_i_1/O
                         net (fo=96, routed)          1.683     4.830    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/E[0]
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.112   101.112    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[10]/C
                         clock pessimism              0.032   101.144    
                         clock uncertainty           -1.500    99.644    
    SLICE_X28Y93         FDCE (Setup_fdce_C_CE)      -0.205    99.439    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[10]
  -------------------------------------------------------------------
                         required time                         99.439    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 94.609    

Slack (MET) :             94.609ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.642ns (20.340%)  route 2.514ns (79.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 101.112 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          0.832     3.023    lab_3_i/Multiplyer_unit_0/U0/Controller/load
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.147 r  lab_3_i/Multiplyer_unit_0/U0/Controller/current[31]_i_1/O
                         net (fo=96, routed)          1.683     4.830    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/E[0]
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.112   101.112    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[11]/C
                         clock pessimism              0.032   101.144    
                         clock uncertainty           -1.500    99.644    
    SLICE_X28Y93         FDCE (Setup_fdce_C_CE)      -0.205    99.439    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[11]
  -------------------------------------------------------------------
                         required time                         99.439    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 94.609    

Slack (MET) :             94.609ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.642ns (20.340%)  route 2.514ns (79.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 101.112 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          0.832     3.023    lab_3_i/Multiplyer_unit_0/U0/Controller/load
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.147 r  lab_3_i/Multiplyer_unit_0/U0/Controller/current[31]_i_1/O
                         net (fo=96, routed)          1.683     4.830    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/E[0]
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.112   101.112    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[12]/C
                         clock pessimism              0.032   101.144    
                         clock uncertainty           -1.500    99.644    
    SLICE_X28Y93         FDCE (Setup_fdce_C_CE)      -0.205    99.439    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[12]
  -------------------------------------------------------------------
                         required time                         99.439    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 94.609    

Slack (MET) :             94.609ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.642ns (20.340%)  route 2.514ns (79.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 101.112 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          0.832     3.023    lab_3_i/Multiplyer_unit_0/U0/Controller/load
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.147 r  lab_3_i/Multiplyer_unit_0/U0/Controller/current[31]_i_1/O
                         net (fo=96, routed)          1.683     4.830    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/E[0]
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.112   101.112    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]/C
                         clock pessimism              0.032   101.144    
                         clock uncertainty           -1.500    99.644    
    SLICE_X28Y93         FDCE (Setup_fdce_C_CE)      -0.205    99.439    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]
  -------------------------------------------------------------------
                         required time                         99.439    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 94.609    

Slack (MET) :             94.609ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.642ns (20.340%)  route 2.514ns (79.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 101.112 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          0.832     3.023    lab_3_i/Multiplyer_unit_0/U0/Controller/load
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.147 r  lab_3_i/Multiplyer_unit_0/U0/Controller/current[31]_i_1/O
                         net (fo=96, routed)          1.683     4.830    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/E[0]
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.112   101.112    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[8]/C
                         clock pessimism              0.032   101.144    
                         clock uncertainty           -1.500    99.644    
    SLICE_X28Y93         FDCE (Setup_fdce_C_CE)      -0.205    99.439    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[8]
  -------------------------------------------------------------------
                         required time                         99.439    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 94.609    

Slack (MET) :             94.609ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.642ns (20.340%)  route 2.514ns (79.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 101.112 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     2.191 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/Q
                         net (fo=98, routed)          0.832     3.023    lab_3_i/Multiplyer_unit_0/U0/Controller/load
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.147 r  lab_3_i/Multiplyer_unit_0/U0/Controller/current[31]_i_1/O
                         net (fo=96, routed)          1.683     4.830    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/E[0]
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.112   101.112    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[9]/C
                         clock pessimism              0.032   101.144    
                         clock uncertainty           -1.500    99.644    
    SLICE_X28Y93         FDCE (Setup_fdce_C_CE)      -0.205    99.439    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[9]
  -------------------------------------------------------------------
                         required time                         99.439    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 94.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.548ns (87.473%)  route 0.078ns (12.527%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.482     0.482    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.128     0.610 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/Q
                         net (fo=3, routed)           0.078     0.688    lab_3_i/Multiplyer_unit_0/U0/Accumulator/Q[14]
    SLICE_X29Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     0.859 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.859    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.898 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.898    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.937 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.937    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.976 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.976    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.015 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.015    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.054 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.055    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.109 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8/O[0]
                         net (fo=1, routed)           0.000     1.109    lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/O3[0]
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.934     0.934    lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/Q_reg/C
                         clock pessimism             -0.013     0.921    
    SLICE_X29Y100        FDCE (Hold_fdce_C_D)         0.105     1.026    lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.559ns (87.689%)  route 0.078ns (12.311%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.482     0.482    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.128     0.610 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/Q
                         net (fo=3, routed)           0.078     0.688    lab_3_i/Multiplyer_unit_0/U0/Accumulator/Q[14]
    SLICE_X29Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     0.859 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.859    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.898 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.898    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.937 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.937    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.976 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.976    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.015 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.015    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.054 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.055    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.120 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8/O[2]
                         net (fo=1, routed)           0.000     1.120    lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/O3[0]
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.934     0.934    lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/Q_reg/C
                         clock pessimism             -0.013     0.921    
    SLICE_X29Y100        FDCE (Hold_fdce_C_D)         0.105     1.026    lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[48].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.394ns (84.381%)  route 0.073ns (15.619%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.502     0.502    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y101        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     0.643 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[42]/Q
                         net (fo=3, routed)           0.073     0.716    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/Q[42]
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.761 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/S_carry__9_i_2/O
                         net (fo=1, routed)           0.000     0.761    lab_3_i/Multiplyer_unit_0/U0/Accumulator/Q_reg_8[2]
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.876 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9/CO[3]
                         net (fo=1, routed)           0.000     0.876    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.915 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10/CO[3]
                         net (fo=1, routed)           0.000     0.915    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.969 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__11/O[0]
                         net (fo=1, routed)           0.000     0.969    lab_3_i/Multiplyer_unit_0/U0/Product/L1[48].FF/O3[0]
    SLICE_X29Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[48].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.806     0.806    lab_3_i/Multiplyer_unit_0/U0/Product/L1[48].FF/clk
    SLICE_X29Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[48].FF/Q_reg/C
                         clock pessimism             -0.053     0.753    
    SLICE_X29Y103        FDCE (Hold_fdce_C_D)         0.105     0.858    lab_3_i/Multiplyer_unit_0/U0/Product/L1[48].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.584ns (88.154%)  route 0.078ns (11.846%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.482     0.482    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.128     0.610 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/Q
                         net (fo=3, routed)           0.078     0.688    lab_3_i/Multiplyer_unit_0/U0/Accumulator/Q[14]
    SLICE_X29Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     0.859 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.859    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.898 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.898    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.937 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.937    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.976 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.976    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.015 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.015    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.054 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.055    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.145 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8/O[1]
                         net (fo=1, routed)           0.000     1.145    lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/O3[0]
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.934     0.934    lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/Q_reg/C
                         clock pessimism             -0.013     0.921    
    SLICE_X29Y100        FDCE (Hold_fdce_C_D)         0.105     1.026    lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.584ns (88.154%)  route 0.078ns (11.846%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.482     0.482    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.128     0.610 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[14]/Q
                         net (fo=3, routed)           0.078     0.688    lab_3_i/Multiplyer_unit_0/U0/Accumulator/Q[14]
    SLICE_X29Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     0.859 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.859    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.898 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.898    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__3_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.937 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.937    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__4_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.976 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.976    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__5_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.015 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.015    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__6_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.054 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.055    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__7_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.145 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__8/O[3]
                         net (fo=1, routed)           0.000     1.145    lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/O3[0]
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.934     0.934    lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/Q_reg/C
                         clock pessimism             -0.013     0.921    
    SLICE_X29Y100        FDCE (Hold_fdce_C_D)         0.105     1.026    lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[50].FF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.405ns (84.740%)  route 0.073ns (15.260%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.502     0.502    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y101        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     0.643 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[42]/Q
                         net (fo=3, routed)           0.073     0.716    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/Q[42]
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.761 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/S_carry__9_i_2/O
                         net (fo=1, routed)           0.000     0.761    lab_3_i/Multiplyer_unit_0/U0/Accumulator/Q_reg_8[2]
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.876 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9/CO[3]
                         net (fo=1, routed)           0.000     0.876    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__9_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.915 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10/CO[3]
                         net (fo=1, routed)           0.000     0.915    lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__10_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.980 r  lab_3_i/Multiplyer_unit_0/U0/Accumulator/S_carry__11/O[2]
                         net (fo=1, routed)           0.000     0.980    lab_3_i/Multiplyer_unit_0/U0/Product/L1[50].FF/O3[0]
    SLICE_X29Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[50].FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.806     0.806    lab_3_i/Multiplyer_unit_0/U0/Product/L1[50].FF/clk
    SLICE_X29Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[50].FF/Q_reg/C
                         clock pessimism             -0.053     0.753    
    SLICE_X29Y103        FDCE (Hold_fdce_C_D)         0.105     0.858    lab_3_i/Multiplyer_unit_0/U0/Product/L1[50].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[24].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.838%)  route 0.165ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.513     0.513    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.164     0.677 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/Q
                         net (fo=64, routed)          0.165     0.842    lab_3_i/Multiplyer_unit_0/U0/Product/L1[24].FF/Q[0]
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[24].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.756     0.756    lab_3_i/Multiplyer_unit_0/U0/Product/L1[24].FF/clk
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[24].FF/Q_reg/C
                         clock pessimism             -0.013     0.743    
    SLICE_X29Y97         FDCE (Hold_fdce_C_CE)       -0.039     0.704    lab_3_i/Multiplyer_unit_0/U0/Product/L1[24].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[25].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.838%)  route 0.165ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.513     0.513    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.164     0.677 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/Q
                         net (fo=64, routed)          0.165     0.842    lab_3_i/Multiplyer_unit_0/U0/Product/L1[25].FF/Q[0]
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[25].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.756     0.756    lab_3_i/Multiplyer_unit_0/U0/Product/L1[25].FF/clk
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[25].FF/Q_reg/C
                         clock pessimism             -0.013     0.743    
    SLICE_X29Y97         FDCE (Hold_fdce_C_CE)       -0.039     0.704    lab_3_i/Multiplyer_unit_0/U0/Product/L1[25].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[26].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.838%)  route 0.165ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.513     0.513    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.164     0.677 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/Q
                         net (fo=64, routed)          0.165     0.842    lab_3_i/Multiplyer_unit_0/U0/Product/L1[26].FF/Q[0]
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[26].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.756     0.756    lab_3_i/Multiplyer_unit_0/U0/Product/L1[26].FF/clk
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[26].FF/Q_reg/C
                         clock pessimism             -0.013     0.743    
    SLICE_X29Y97         FDCE (Hold_fdce_C_CE)       -0.039     0.704    lab_3_i/Multiplyer_unit_0/U0/Product/L1[26].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Product/L1[27].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.838%)  route 0.165ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.513     0.513    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.164     0.677 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/Q
                         net (fo=64, routed)          0.165     0.842    lab_3_i/Multiplyer_unit_0/U0/Product/L1[27].FF/Q[0]
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[27].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.756     0.756    lab_3_i/Multiplyer_unit_0/U0/Product/L1[27].FF/clk
    SLICE_X29Y97         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[27].FF/Q_reg/C
                         clock pessimism             -0.013     0.743    
    SLICE_X29Y97         FDCE (Hold_fdce_C_CE)       -0.039     0.704    lab_3_i/Multiplyer_unit_0/U0/Product/L1[27].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y105  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y95   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y94   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y94   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y98   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y105  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y95   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y94   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y94   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y98   lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y105  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y105  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y106  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 0.580ns (8.503%)  route 6.241ns (91.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.970     1.970    lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     2.426 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[39].FF/Q_reg/Q
                         net (fo=2, routed)           1.550     3.976    lab_3_i/axi_regmap_0/U0/REG0_IN[7]
    SLICE_X28Y91         LUT4 (Prop_lut4_I2_O)        0.124     4.100 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           4.691     8.791    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -1.508    11.190    
    SLICE_X26Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    11.171    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         11.171    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.580ns (8.520%)  route 6.227ns (91.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.970     1.970    lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     2.426 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[36].FF/Q_reg/Q
                         net (fo=2, routed)           1.413     3.839    lab_3_i/axi_regmap_0/U0/REG0_IN[4]
    SLICE_X28Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.963 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           4.814     8.777    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -1.508    11.195    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    11.165    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 0.580ns (8.914%)  route 5.927ns (91.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.970     1.970    lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     2.426 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[38].FF/Q_reg/Q
                         net (fo=2, routed)           1.322     3.747    lab_3_i/axi_regmap_0/U0/REG0_IN[6]
    SLICE_X28Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.871 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           4.605     8.476    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -1.508    11.190    
    SLICE_X26Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    11.160    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[49].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.580ns (8.651%)  route 6.125ns (91.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.652     1.652    lab_3_i/Multiplyer_unit_0/U0/Product/L1[49].FF/clk
    SLICE_X29Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[49].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.456     2.108 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[49].FF/Q_reg/Q
                         net (fo=2, routed)           1.655     3.762    lab_3_i/axi_regmap_0/U0/REG0_IN[17]
    SLICE_X28Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.886 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           4.470     8.356    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -1.508    11.196    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    11.177    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[23].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.580ns (8.744%)  route 6.053ns (91.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.642     1.642    lab_3_i/Multiplyer_unit_0/U0/Product/L1[23].FF/clk
    SLICE_X29Y96         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[23].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_fdce_C_Q)         0.456     2.098 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[23].FF/Q_reg/Q
                         net (fo=2, routed)           1.473     3.571    lab_3_i/axi_regmap_0/U0/REG1_IN[23]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     3.695 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           4.580     8.275    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -1.508    11.192    
    SLICE_X26Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    11.148    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.580ns (9.174%)  route 5.742ns (90.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.970     1.970    lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/clk
    SLICE_X29Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     2.426 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[37].FF/Q_reg/Q
                         net (fo=2, routed)           1.196     3.622    lab_3_i/axi_regmap_0/U0/REG0_IN[5]
    SLICE_X28Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.746 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           4.546     8.292    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -1.508    11.195    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    11.176    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 0.580ns (8.832%)  route 5.987ns (91.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.667     1.667    lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/clk
    SLICE_X29Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.456     2.123 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[61].FF/Q_reg/Q
                         net (fo=2, routed)           1.245     3.369    lab_3_i/axi_regmap_0/U0/REG0_IN[29]
    SLICE_X27Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.493 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           4.742     8.235    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -1.508    11.193    
    SLICE_X26Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    11.163    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[44].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.580ns (8.464%)  route 6.273ns (91.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.321     1.321    lab_3_i/Multiplyer_unit_0/U0/Product/L1[44].FF/clk
    SLICE_X29Y102        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[44].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDCE (Prop_fdce_C_Q)         0.456     1.777 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[44].FF/Q_reg/Q
                         net (fo=2, routed)           1.330     3.107    lab_3_i/axi_regmap_0/U0/REG0_IN[12]
    SLICE_X28Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.231 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[12]_INST_0/O
                         net (fo=1, routed)           4.942     8.173    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -1.508    11.196    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    11.152    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[14].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 0.580ns (8.362%)  route 6.356ns (91.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.235     1.235    lab_3_i/Multiplyer_unit_0/U0/Product/L1[14].FF/clk
    SLICE_X29Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[14].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     1.691 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[14].FF/Q_reg/Q
                         net (fo=2, routed)           1.473     3.164    lab_3_i/axi_regmap_0/U0/REG1_IN[14]
    SLICE_X27Y94         LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[14]_INST_0/O
                         net (fo=1, routed)           4.883     8.171    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -1.508    11.192    
    SLICE_X26Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    11.162    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[62].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.667     1.667    lab_3_i/Multiplyer_unit_0/U0/Product/L1[62].FF/clk
    SLICE_X29Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[62].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.456     2.123 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[62].FF/Q_reg/Q
                         net (fo=2, routed)           1.519     3.643    lab_3_i/axi_regmap_0/U0/REG0_IN[30]
    SLICE_X28Y99         LUT4 (Prop_lut4_I2_O)        0.124     3.767 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           4.357     8.124    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -1.508    11.193    
    SLICE_X26Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    11.174    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         11.174    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  3.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[5].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.186ns (6.863%)  route 2.524ns (93.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.390     0.390    lab_3_i/Multiplyer_unit_0/U0/Product/L1[5].FF/clk
    SLICE_X29Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[5].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.531 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[5].FF/Q_reg/Q
                         net (fo=2, routed)           0.317     0.848    lab_3_i/axi_regmap_0/U0/REG1_IN[5]
    SLICE_X28Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.893 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           2.207     3.101    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            1.508     2.717    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     2.826    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[6].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.186ns (6.695%)  route 2.592ns (93.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.390     0.390    lab_3_i/Multiplyer_unit_0/U0/Product/L1[6].FF/clk
    SLICE_X29Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[6].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.531 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[6].FF/Q_reg/Q
                         net (fo=2, routed)           0.392     0.924    lab_3_i/axi_regmap_0/U0/REG1_IN[6]
    SLICE_X28Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.969 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           2.200     3.169    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            1.508     2.716    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.831    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[1].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.186ns (6.537%)  route 2.659ns (93.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.346     0.346    lab_3_i/Multiplyer_unit_0/U0/Product/L1[1].FF/clk
    SLICE_X29Y91         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[1].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.141     0.487 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[1].FF/Q_reg/Q
                         net (fo=2, routed)           0.410     0.897    lab_3_i/axi_regmap_0/U0/REG1_IN[1]
    SLICE_X28Y91         LUT4 (Prop_lut4_I0_O)        0.045     0.942 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           2.249     3.191    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            1.508     2.717    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.832    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.186ns (6.512%)  route 2.670ns (93.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.346     0.346    lab_3_i/Multiplyer_unit_0/U0/Product/L1[0].FF/clk
    SLICE_X29Y91         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.141     0.487 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[0].FF/Q_reg/Q
                         net (fo=2, routed)           0.400     0.887    lab_3_i/axi_regmap_0/U0/REG1_IN[0]
    SLICE_X29Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.932 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           2.270     3.202    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            1.508     2.717    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     2.834    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[7].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.186ns (6.605%)  route 2.630ns (93.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.390     0.390    lab_3_i/Multiplyer_unit_0/U0/Product/L1[7].FF/clk
    SLICE_X29Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[7].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.531 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[7].FF/Q_reg/Q
                         net (fo=2, routed)           0.311     0.842    lab_3_i/axi_regmap_0/U0/REG1_IN[7]
    SLICE_X28Y91         LUT4 (Prop_lut4_I0_O)        0.045     0.887 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           2.320     3.207    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            1.508     2.716    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     2.825    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[19].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.186ns (6.914%)  route 2.504ns (93.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.536     0.536    lab_3_i/Multiplyer_unit_0/U0/Product/L1[19].FF/clk
    SLICE_X29Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[19].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.141     0.677 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[19].FF/Q_reg/Q
                         net (fo=2, routed)           0.373     1.050    lab_3_i/axi_regmap_0/U0/REG1_IN[19]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.095 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           2.131     3.226    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X30Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.000     1.210    
                         clock uncertainty            1.508     2.718    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     2.835    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[4].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.186ns (6.541%)  route 2.657ns (93.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.390     0.390    lab_3_i/Multiplyer_unit_0/U0/Product/L1[4].FF/clk
    SLICE_X29Y92         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[4].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.531 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[4].FF/Q_reg/Q
                         net (fo=2, routed)           0.372     0.904    lab_3_i/axi_regmap_0/U0/REG1_IN[4]
    SLICE_X28Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.949 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           2.285     3.234    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            1.508     2.717    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.832    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[10].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.186ns (6.782%)  route 2.557ns (93.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.498     0.498    lab_3_i/Multiplyer_unit_0/U0/Product/L1[10].FF/clk
    SLICE_X29Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[10].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.141     0.639 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[10].FF/Q_reg/Q
                         net (fo=2, routed)           0.290     0.929    lab_3_i/axi_regmap_0/U0/REG1_IN[10]
    SLICE_X27Y93         LUT4 (Prop_lut4_I0_O)        0.045     0.974 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[10]_INST_0/O
                         net (fo=1, routed)           2.267     3.241    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            1.508     2.717    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     2.834    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[30].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.186ns (7.153%)  route 2.414ns (92.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.635     0.635    lab_3_i/Multiplyer_unit_0/U0/Product/L1[30].FF/clk
    SLICE_X29Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[30].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.141     0.776 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[30].FF/Q_reg/Q
                         net (fo=2, routed)           0.284     1.060    lab_3_i/axi_regmap_0/U0/REG1_IN[30]
    SLICE_X28Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.105 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           2.130     3.235    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.000     1.210    
                         clock uncertainty            1.508     2.718    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     2.827    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Product/L1[8].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.186ns (6.614%)  route 2.626ns (93.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.498     0.498    lab_3_i/Multiplyer_unit_0/U0/Product/L1[8].FF/clk
    SLICE_X29Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[8].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.141     0.639 r  lab_3_i/Multiplyer_unit_0/U0/Product/L1[8].FF/Q_reg/Q
                         net (fo=2, routed)           0.294     0.933    lab_3_i/axi_regmap_0/U0/REG1_IN[8]
    SLICE_X27Y93         LUT4 (Prop_lut4_I0_O)        0.045     0.978 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[8]_INST_0/O
                         net (fo=1, routed)           2.332     3.310    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            1.508     2.716    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.899    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.764ns  (logic 1.504ns (26.093%)  route 4.260ns (73.907%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 101.558 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         2.170    95.619    lab_3_i/Multiplyer_unit_0/U0/Controller/rst
    SLICE_X30Y104        LDCE (SetClr_ldce_CLR_Q)     0.898    96.517 f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC/Q
                         net (fo=4, routed)           0.925    97.443    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC_n_0
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.150    97.593 r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[0]_i_2/O
                         net (fo=1, routed)           1.164    98.757    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[0]_i_2_n_0
    SLICE_X32Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.558   101.558    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X32Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/C
                         clock pessimism              0.000   101.558    
                         clock uncertainty           -1.508   100.050    
    SLICE_X32Y105        FDCE (Setup_fdce_C_D)       -0.233    99.817    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         99.817    
                         arrival time                         -98.757    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        6.297ns  (logic 0.744ns (11.816%)  route 5.553ns (88.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 101.781 - 100.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 92.994 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    92.994    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y99         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    93.413 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][31]/Q
                         net (fo=1, routed)           5.553    98.966    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/A[31]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.325    99.291 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current[31]_i_1/O
                         net (fo=1, routed)           0.000    99.291    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/p_1_in[31]
    SLICE_X30Y99         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.781   101.781    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y99         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[31]/C
                         clock pessimism              0.000   101.781    
                         clock uncertainty           -1.508   100.274    
    SLICE_X30Y99         FDCE (Setup_fdce_C_D)        0.118   100.392    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[31]
  -------------------------------------------------------------------
                         required time                        100.392    
                         arrival time                         -99.291    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.515ns  (logic 1.478ns (26.799%)  route 4.037ns (73.201%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Path Skew:        -1.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 101.272 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         2.170    95.619    lab_3_i/Multiplyer_unit_0/U0/Controller/rst
    SLICE_X30Y104        LDCE (SetClr_ldce_CLR_Q)     0.898    96.517 f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC/Q
                         net (fo=4, routed)           0.925    97.443    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I1_O)        0.124    97.567 r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[1]_P_i_1/O
                         net (fo=3, routed)           0.942    98.508    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[1]
    SLICE_X31Y104        FDPE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.272   101.272    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X31Y104        FDPE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/C
                         clock pessimism              0.000   101.272    
                         clock uncertainty           -1.508    99.764    
    SLICE_X31Y104        FDPE (Setup_fdpe_C_D)       -0.067    99.697    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         99.697    
                         arrival time                         -98.508    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.227ns  (logic 1.478ns (28.279%)  route 3.749ns (71.721%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Path Skew:        -1.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 101.272 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         2.170    95.619    lab_3_i/Multiplyer_unit_0/U0/Controller/rst
    SLICE_X30Y104        LDCE (SetClr_ldce_CLR_Q)     0.898    96.517 f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC/Q
                         net (fo=4, routed)           0.646    97.164    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC_n_0
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.124    97.288 r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[0]_i_1/O
                         net (fo=2, routed)           0.932    98.220    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[0]_i_1_n_0
    SLICE_X31Y104        FDPE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.272   101.272    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X31Y104        FDPE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/C
                         clock pessimism              0.000   101.272    
                         clock uncertainty           -1.508    99.764    
    SLICE_X31Y104        FDPE (Setup_fdpe_C_CE)      -0.205    99.559    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         99.559    
                         arrival time                         -98.220    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.656ns  (logic 1.602ns (28.326%)  route 4.054ns (71.674%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         2.170    95.619    lab_3_i/Multiplyer_unit_0/U0/Controller/rst
    SLICE_X30Y104        LDCE (SetClr_ldce_CLR_Q)     0.898    96.517 f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC/Q
                         net (fo=4, routed)           0.925    97.443    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I1_O)        0.124    97.567 r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[1]_P_i_1/O
                         net (fo=3, routed)           0.958    98.525    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[1]
    SLICE_X30Y105        LUT5 (Prop_lut5_I2_O)        0.124    98.649 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_i_1/O
                         net (fo=1, routed)           0.000    98.649    lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.431   101.431    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg/C
                         clock pessimism              0.000   101.431    
                         clock uncertainty           -1.508    99.924    
    SLICE_X30Y105        FDRE (Setup_fdre_C_D)        0.077   100.001    lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_load_reg
  -------------------------------------------------------------------
                         required time                        100.001    
                         arrival time                         -98.649    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.655ns  (logic 1.602ns (28.328%)  route 4.053ns (71.672%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         2.170    95.619    lab_3_i/Multiplyer_unit_0/U0/Controller/rst
    SLICE_X30Y104        LDCE (SetClr_ldce_CLR_Q)     0.898    96.517 f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC/Q
                         net (fo=4, routed)           0.925    97.443    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I1_O)        0.124    97.567 r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[1]_P_i_1/O
                         net (fo=3, routed)           0.958    98.524    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[1]
    SLICE_X30Y105        LUT5 (Prop_lut5_I2_O)        0.124    98.648 r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_shift_i_1/O
                         net (fo=1, routed)           0.000    98.648    lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_shift_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.431   101.431    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X30Y105        FDRE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_shift_reg/C
                         clock pessimism              0.000   101.431    
                         clock uncertainty           -1.508    99.924    
    SLICE_X30Y105        FDRE (Setup_fdre_C_D)        0.081   100.005    lab_3_i/Multiplyer_unit_0/U0/Controller/LSR_shift_reg
  -------------------------------------------------------------------
                         required time                        100.005    
                         arrival time                         -98.648    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.478ns  (logic 1.478ns (26.979%)  route 4.000ns (73.021%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 101.558 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         2.170    95.619    lab_3_i/Multiplyer_unit_0/U0/Controller/rst
    SLICE_X30Y104        LDCE (SetClr_ldce_CLR_Q)     0.898    96.517 f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC/Q
                         net (fo=4, routed)           0.646    97.164    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_LDC_n_0
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.124    97.288 r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[0]_i_1/O
                         net (fo=2, routed)           1.184    98.471    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state[0]_i_1_n_0
    SLICE_X32Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.558   101.558    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X32Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/C
                         clock pessimism              0.000   101.558    
                         clock uncertainty           -1.508   100.050    
    SLICE_X32Y105        FDCE (Setup_fdce_C_CE)      -0.169    99.881    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         99.881    
                         arrival time                         -98.471    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.384ns  (logic 0.609ns (11.312%)  route 4.775ns (88.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 101.277 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y96         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    93.449 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][13]/Q
                         net (fo=1, routed)           4.775    98.224    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[13]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.153    98.377 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[13]_i_1/O
                         net (fo=1, routed)           0.000    98.377    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[13]_i_1_n_0
    SLICE_X28Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.277   101.277    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X28Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[13]/C
                         clock pessimism              0.000   101.277    
                         clock uncertainty           -1.508    99.769    
    SLICE_X28Y98         FDCE (Setup_fdce_C_D)        0.075    99.844    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[13]
  -------------------------------------------------------------------
                         required time                         99.844    
                         arrival time                         -98.377    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.366ns  (logic 0.804ns (14.982%)  route 4.562ns (85.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 101.270 - 100.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 92.994 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    92.994    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478    93.472 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/Q
                         net (fo=1, routed)           4.562    98.034    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[21]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.326    98.360 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[21]_i_1/O
                         net (fo=1, routed)           0.000    98.360    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[21]_i_1_n_0
    SLICE_X30Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.270   101.270    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[21]/C
                         clock pessimism              0.000   101.270    
                         clock uncertainty           -1.508    99.763    
    SLICE_X30Y98         FDCE (Setup_fdce_C_D)        0.118    99.881    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[21]
  -------------------------------------------------------------------
                         required time                         99.881    
                         arrival time                         -98.360    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        5.443ns  (logic 0.750ns (13.780%)  route 4.693ns (86.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 101.425 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    92.989    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y94         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.419    93.408 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/Q
                         net (fo=1, routed)           4.693    98.101    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[9]
    SLICE_X30Y94         LUT3 (Prop_lut3_I0_O)        0.331    98.432 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[9]_i_1/O
                         net (fo=1, routed)           0.000    98.432    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[9]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.425   101.425    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[9]/C
                         clock pessimism              0.000   101.425    
                         clock uncertainty           -1.508    99.917    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)        0.118   100.035    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[9]
  -------------------------------------------------------------------
                         required time                        100.035    
                         arrival time                         -98.432    
  -------------------------------------------------------------------
                         slack                                  1.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.186ns (12.536%)  route 1.298ns (87.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y98         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][26]/Q
                         net (fo=1, routed)           1.298     2.351    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/A[26]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.045     2.396 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current[26]_i_1/O
                         net (fo=1, routed)           0.000     2.396    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/p_1_in[26]
    SLICE_X30Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.706     0.706    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[26]/C
                         clock pessimism              0.000     0.706    
                         clock uncertainty            1.508     2.214    
    SLICE_X30Y98         FDCE (Hold_fdce_C_D)         0.120     2.334    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.227ns (16.292%)  route 1.166ns (83.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y96         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][1]/Q
                         net (fo=1, routed)           1.166     2.206    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[1]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.099     2.305 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.305    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[1]_i_1_n_0
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[1]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Hold_fdce_C_D)         0.131     2.232    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.226ns (16.245%)  route 1.165ns (83.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/Q
                         net (fo=1, routed)           1.165     2.205    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/A[19]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.098     2.303 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current[19]_i_1/O
                         net (fo=1, routed)           0.000     2.303    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/p_1_in[19]
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Hold_fdce_C_D)         0.121     2.222    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.226ns (13.866%)  route 1.404ns (86.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y94         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/Q
                         net (fo=1, routed)           1.404     2.440    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[7]
    SLICE_X30Y94         LUT3 (Prop_lut3_I0_O)        0.098     2.538 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[7]_i_1/O
                         net (fo=1, routed)           0.000     2.538    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[7]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.813     0.813    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[7]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            1.508     2.321    
    SLICE_X30Y94         FDCE (Hold_fdce_C_D)         0.131     2.452    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.249ns (17.523%)  route 1.172ns (82.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.607ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][23]/Q
                         net (fo=1, routed)           1.172     2.233    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[23]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.101     2.334 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[23]_i_1/O
                         net (fo=1, routed)           0.000     2.334    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[23]_i_1_n_0
    SLICE_X30Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.607     0.607    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[23]/C
                         clock pessimism              0.000     0.607    
                         clock uncertainty            1.508     2.115    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.131     2.246    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.226ns (16.672%)  route 1.130ns (83.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][7]/Q
                         net (fo=1, routed)           1.130     2.166    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/A[7]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.098     2.264 r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current[7]_i_1/O
                         net (fo=1, routed)           0.000     2.264    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/p_1_in[7]
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.566     0.566    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y93         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]/C
                         clock pessimism              0.000     0.566    
                         clock uncertainty            1.508     2.074    
    SLICE_X28Y93         FDCE (Hold_fdce_C_D)         0.092     2.166    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.208ns (13.548%)  route 1.327ns (86.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/Q
                         net (fo=1, routed)           1.327     2.404    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[17]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.044     2.448 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[17]_i_1/O
                         net (fo=1, routed)           0.000     2.448    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[17]_i_1_n_0
    SLICE_X30Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.706     0.706    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y98         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[17]/C
                         clock pessimism              0.000     0.706    
                         clock uncertainty            1.508     2.214    
    SLICE_X30Y98         FDCE (Hold_fdce_C_D)         0.131     2.345    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.806%)  route 1.161ns (86.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.607ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y100        FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][26]/Q
                         net (fo=1, routed)           1.161     2.297    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[26]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.342 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[26]_i_1/O
                         net (fo=1, routed)           0.000     2.342    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[26]_i_1_n_0
    SLICE_X30Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.607     0.607    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[26]/C
                         clock pessimism              0.000     0.607    
                         clock uncertainty            1.508     2.115    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.121     2.236    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.186ns (13.688%)  route 1.173ns (86.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.607ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y100        FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/Q
                         net (fo=1, routed)           1.173     2.309    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[29]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.354 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[29]_i_1/O
                         net (fo=1, routed)           0.000     2.354    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[29]_i_1_n_0
    SLICE_X30Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.607     0.607    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X30Y100        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[29]/C
                         clock pessimism              0.000     0.607    
                         clock uncertainty            1.508     2.115    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.131     2.246    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.186ns (13.679%)  route 1.174ns (86.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y94         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/Q
                         net (fo=1, routed)           1.174     2.223    lab_3_i/Multiplyer_unit_0/U0/Multiplier/B[2]
    SLICE_X28Y94         LUT3 (Prop_lut3_I0_O)        0.045     2.268 r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.268    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current[2]_i_1_n_0
    SLICE_X28Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.554     0.554    lab_3_i/Multiplyer_unit_0/U0/Multiplier/clk
    SLICE_X28Y94         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[2]/C
                         clock pessimism              0.000     0.554    
                         clock uncertainty            1.508     2.062    
    SLICE_X28Y94         FDCE (Hold_fdce_C_D)         0.092     2.154    lab_3_i/Multiplyer_unit_0/U0/Multiplier/current_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.718ns  (logic 0.456ns (9.665%)  route 4.262ns (90.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.262    97.711    lab_3_i/Multiplyer_unit_0/U0/Controller/rst
    SLICE_X31Y105        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.431   101.431    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X31Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_C/C
                         clock pessimism              0.000   101.431    
                         clock uncertainty           -1.508    99.924    
    SLICE_X31Y105        FDCE (Recov_fdce_C_CLR)     -0.405    99.519    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         99.519    
                         arrival time                         -97.711    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.718ns  (logic 0.456ns (9.665%)  route 4.262ns (90.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.262    97.711    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/rst
    SLICE_X31Y105        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.431   101.431    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X31Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
                         clock pessimism              0.000   101.431    
                         clock uncertainty           -1.508    99.924    
    SLICE_X31Y105        FDCE (Recov_fdce_C_CLR)     -0.405    99.519    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]
  -------------------------------------------------------------------
                         required time                         99.519    
                         arrival time                         -97.711    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 101.475 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.323    97.772    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/rst
    SLICE_X30Y106        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.475   101.475    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X30Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]/C
                         clock pessimism              0.000   101.475    
                         clock uncertainty           -1.508    99.967    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.361    99.606    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[2]
  -------------------------------------------------------------------
                         required time                         99.606    
                         arrival time                         -97.772    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 101.475 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.323    97.772    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/rst
    SLICE_X30Y106        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.475   101.475    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X30Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]/C
                         clock pessimism              0.000   101.475    
                         clock uncertainty           -1.508    99.967    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.361    99.606    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]
  -------------------------------------------------------------------
                         required time                         99.606    
                         arrival time                         -97.772    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 101.475 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.323    97.772    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/rst
    SLICE_X30Y106        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.475   101.475    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X30Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]/C
                         clock pessimism              0.000   101.475    
                         clock uncertainty           -1.508    99.967    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.319    99.648    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                         -97.772    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 101.475 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.323    97.772    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/rst
    SLICE_X30Y106        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.475   101.475    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X30Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]/C
                         clock pessimism              0.000   101.475    
                         clock uncertainty           -1.508    99.967    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.319    99.648    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[3]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                         -97.772    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 101.475 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.323    97.772    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/rst
    SLICE_X30Y106        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.475   101.475    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X30Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/C
                         clock pessimism              0.000   101.475    
                         clock uncertainty           -1.508    99.967    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.319    99.648    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                         -97.772    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.476ns  (logic 0.456ns (10.187%)  route 4.020ns (89.813%))
  Logic Levels:           0  
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 101.307 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.020    97.469    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X28Y104        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.307   101.307    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y104        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[52]/C
                         clock pessimism              0.000   101.307    
                         clock uncertainty           -1.508    99.800    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.405    99.395    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[52]
  -------------------------------------------------------------------
                         required time                         99.395    
                         arrival time                         -97.469    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[53]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.476ns  (logic 0.456ns (10.187%)  route 4.020ns (89.813%))
  Logic Levels:           0  
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 101.307 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.020    97.469    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X28Y104        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.307   101.307    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y104        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[53]/C
                         clock pessimism              0.000   101.307    
                         clock uncertainty           -1.508    99.800    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.405    99.395    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[53]
  -------------------------------------------------------------------
                         required time                         99.395    
                         arrival time                         -97.469    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.476ns  (logic 0.456ns (10.187%)  route 4.020ns (89.813%))
  Logic Levels:           0  
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 101.307 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 92.993 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    92.993    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456    93.449 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         4.020    97.469    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X28Y104        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.307   101.307    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X28Y104        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[54]/C
                         clock pessimism              0.000   101.307    
                         clock uncertainty           -1.508    99.800    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.405    99.395    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[54]
  -------------------------------------------------------------------
                         required time                         99.395    
                         arrival time                         -97.469    
  -------------------------------------------------------------------
                         slack                                  1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[48]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.141ns (9.276%)  route 1.379ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.379     2.432    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y103        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.782     0.782    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[48]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            1.508     2.290    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.223    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[49]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.141ns (9.276%)  route 1.379ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.379     2.432    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y103        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.782     0.782    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[49]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            1.508     2.290    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.223    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[50]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.141ns (9.276%)  route 1.379ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.379     2.432    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y103        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.782     0.782    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[50]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            1.508     2.290    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.223    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[51]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.141ns (9.276%)  route 1.379ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.379     2.432    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y103        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.782     0.782    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y103        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[51]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            1.508     2.290    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.223    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.141ns (9.977%)  route 1.272ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.272     2.325    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y95         FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[15]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.034    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.141ns (9.977%)  route 1.272ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.272     2.325    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y95         FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[17]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.034    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.141ns (9.977%)  route 1.272ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.272     2.325    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y95         FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.034    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.141ns (9.977%)  route 1.272ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.272     2.325    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y95         FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[20]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.034    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.141ns (9.977%)  route 1.272ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.272     2.325    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y95         FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[21]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.034    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.141ns (9.977%)  route 1.272ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         1.272     2.325    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/rst
    SLICE_X30Y95         FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.593     0.593    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/clk
    SLICE_X30Y95         FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[22]/C
                         clock pessimism              0.000     0.593    
                         clock uncertainty            1.508     2.101    
    SLICE_X30Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.034    lab_3_i/Multiplyer_unit_0/U0/Multiplicand/current_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       93.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.277ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.696ns (14.799%)  route 4.007ns (85.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 101.558 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X31Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.456     2.129 r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/Q
                         net (fo=7, routed)           1.062     3.191    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg__0[0]
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     3.315 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state[0]_i_4/O
                         net (fo=4, routed)           0.656     3.971    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]_0
    SLICE_X32Y105        LUT2 (Prop_lut2_I0_O)        0.116     4.087 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state[0]_i_3/O
                         net (fo=1, routed)           2.290     6.376    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]_0
    SLICE_X32Y105        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.558   101.558    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X32Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/C
                         clock pessimism              0.119   101.677    
                         clock uncertainty           -1.500   100.177    
    SLICE_X32Y105        FDCE (Recov_fdce_C_CLR)     -0.523    99.654    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         99.654    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                 93.277    

Slack (MET) :             93.976ns  (required time - arrival time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.704ns (18.134%)  route 3.178ns (81.866%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 101.272 - 100.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.673     1.673    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X31Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.456     2.129 r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[0]/Q
                         net (fo=7, routed)           1.062     3.191    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg__0[0]
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     3.315 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state[0]_i_4/O
                         net (fo=4, routed)           0.656     3.971    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]_0
    SLICE_X32Y105        LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.461     5.556    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P_0
    SLICE_X31Y104        FDPE                                         f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         1.272   101.272    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X31Y104        FDPE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/C
                         clock pessimism              0.119   101.391    
                         clock uncertainty           -1.500    99.891    
    SLICE_X31Y104        FDPE (Recov_fdpe_C_PRE)     -0.359    99.532    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         99.532    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                 93.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.254ns (18.115%)  route 1.148ns (81.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.728     0.728    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X30Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.164     0.892 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/Q
                         net (fo=2, routed)           0.125     1.017    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg__0[5]
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.062 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state[0]_i_4/O
                         net (fo=4, routed)           0.302     1.363    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]_0
    SLICE_X32Y105        LUT2 (Prop_lut2_I0_O)        0.045     1.408 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.722     2.130    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P_0
    SLICE_X31Y104        FDPE                                         f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.706     0.706    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X31Y104        FDPE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P/C
                         clock pessimism             -0.071     0.635    
    SLICE_X31Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     0.540    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.257ns (16.014%)  route 1.348ns (83.986%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.728     0.728    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/clk
    SLICE_X30Y106        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.164     0.892 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[5]/Q
                         net (fo=2, routed)           0.125     1.017    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg__0[5]
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.062 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state[0]_i_4/O
                         net (fo=4, routed)           0.302     1.363    lab_3_i/Multiplyer_unit_0/U0/Counter_unit/count_reg[4]_0
    SLICE_X32Y105        LUT2 (Prop_lut2_I0_O)        0.048     1.411 f  lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state[0]_i_3/O
                         net (fo=1, routed)           0.922     2.333    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]_0
    SLICE_X32Y105        FDCE                                         f  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=171, routed)         0.907     0.907    lab_3_i/Multiplyer_unit_0/U0/Controller/clk
    SLICE_X32Y105        FDCE                                         r  lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]/C
                         clock pessimism             -0.080     0.827    
    SLICE_X32Y105        FDCE (Remov_fdce_C_CLR)     -0.133     0.694    lab_3_i/Multiplyer_unit_0/U0/Controller/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.639    





