#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 27 16:46:41 2019
# Process ID: 9176
# Current directory: D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.runs/impl_1
# Command line: vivado.exe -log TDC_OVERLAY_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TDC_OVERLAY_wrapper.tcl -notrace
# Log file: D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.runs/impl_1/TDC_OVERLAY_wrapper.vdi
# Journal file: D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TDC_OVERLAY_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCH_IA_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.runs/impl_1/{D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.cache/ip} 
Command: link_design -top TDC_OVERLAY_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_processing_system7_0_0/TDC_OVERLAY_processing_system7_0_0.xdc] for cell 'TDC_OVERLAY_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_processing_system7_0_0/TDC_OVERLAY_processing_system7_0_0.xdc] for cell 'TDC_OVERLAY_i/processing_system7_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0_board.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0_board.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0_board.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0_board.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0_board.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0_board.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.980 ; gain = 547.629
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_1_0/TDC_OVERLAY_axi_gpio_1_0_board.xdc] for cell 'TDC_OVERLAY_i/data_rdy_int/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_1_0/TDC_OVERLAY_axi_gpio_1_0_board.xdc] for cell 'TDC_OVERLAY_i/data_rdy_int/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_1_0/TDC_OVERLAY_axi_gpio_1_0.xdc] for cell 'TDC_OVERLAY_i/data_rdy_int/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_1_0/TDC_OVERLAY_axi_gpio_1_0.xdc] for cell 'TDC_OVERLAY_i/data_rdy_int/U0'
Parsing XDC File [D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'TCH_TDC_OV_S_EDGE_DET_0_0' instantiated as 'TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0' [d:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/ipshared/ca44/src/TCH_TDC_OV.vhd:71]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1249.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1249.980 ; gain = 941.438
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0' of type 'TCH_TDC_OV_S_EDGE_DET_0_0' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1249.980 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 1 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 16:47:12 2019...
