// Seed: 2203157883
module module_0 (
    output uwire id_0,
    input uwire id_1
    , id_10,
    output wand id_2,
    output uwire id_3
    , id_11,
    input supply1 id_4,
    output wand id_5,
    input wand id_6,
    input tri0 id_7,
    input wand id_8
);
  wire id_12 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wand id_10,
    output logic id_11,
    input wire id_12
);
  wire id_14;
  always @* begin
    if (id_6 == id_3) id_11 <= "";
    else begin
      id_2 = id_6;
    end
  end
  assign id_7 = 1;
  module_0(
      id_2, id_12, id_0, id_7, id_5, id_2, id_6, id_5, id_9
  );
  wire id_15;
endmodule
