// Seed: 3033953253
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input supply1 module_0,
    input supply0 id_3,
    output wor id_4,
    input tri1 id_5,
    output supply0 id_6
);
  wire id_8;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri id_2,
    input wor id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wor id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12,
    output tri0 id_13
);
  wor id_15 = id_2;
  always @(1 or posedge 1) id_0 = 1'b0;
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_11, id_3, id_5, id_1, id_5, id_13
  );
  wire id_18;
endmodule
