// Seed: 601454051
module module_0 (
    input uwire id_0,
    input supply1 id_1
    , id_16,
    output supply0 id_2,
    input wand id_3,
    output wor id_4,
    output tri0 id_5,
    output wand id_6,
    input wire id_7,
    output wand id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    output wor id_14
);
  assign id_6 = id_12;
endmodule
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input wand id_7,
    input uwire id_8,
    output tri id_9,
    output wor id_10,
    input wor module_1,
    input uwire id_12,
    input wire id_13,
    output tri id_14,
    output tri id_15
);
  wire id_17;
  assign id_9 = (1);
  specify
    specparam id_18 = id_3;
    (id_19 => id_20) = (id_4 & 'b0 : id_5  : 1, id_11  : id_20  : 1);
    (id_21 => id_22) = (1, id_5 !== id_11);
    (id_23 => id_24) = 1;
    (id_25 => id_26) = (1 - 1  : 1'b0 : 1'h0);
  endspecify module_0(
      id_22,
      id_1,
      id_26,
      id_20,
      id_24,
      id_19,
      id_21,
      id_19,
      id_18,
      id_25,
      id_6,
      id_5,
      id_4,
      id_7,
      id_24
  );
endmodule
