

<!DOCTYPE html>
<html lang="zh-CN" data-default-color-scheme=auto>



<head>
  <meta charset="UTF-8">
  <link rel="apple-touch-icon" sizes="76x76" href="/img/fluid.png">
  <link rel="icon" href="/img/wallhaven-j5kjgy_1920x1080.png">
  <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=5.0, shrink-to-fit=no">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  
  <meta name="theme-color" content="#2f4154">
  <meta name="author" content="Jie">
  <meta name="keywords" content="">
  
    <meta name="description" content="Lecture1 Introduction介绍下常见的几个指令集 MIPS, Microprocessor without Interlocked Pipeline Stages, 一种精简指令集计算 (RISC) 架构, 广泛用于嵌入式系统和网络设备 x86, 复杂指令集计算 (CISC) 架构, 主要用于个人电脑和服务器, 支持丰富的指令集和高兼容性 Alpha, 由数字设备公司 (DEC)">
<meta property="og:type" content="article">
<meta property="og:title" content="VLSI-课程部分知识点">
<meta property="og:url" content="http://example.com/2024/10/21/VLSI-%E8%AF%BE%E7%A8%8B%E9%83%A8%E5%88%86%E7%9F%A5%E8%AF%86%E7%82%B9/index.html">
<meta property="og:site_name" content="Hexo">
<meta property="og:description" content="Lecture1 Introduction介绍下常见的几个指令集 MIPS, Microprocessor without Interlocked Pipeline Stages, 一种精简指令集计算 (RISC) 架构, 广泛用于嵌入式系统和网络设备 x86, 复杂指令集计算 (CISC) 架构, 主要用于个人电脑和服务器, 支持丰富的指令集和高兼容性 Alpha, 由数字设备公司 (DEC)">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/VLSI-why-get-pn-junction.png">
<meta property="og:image" content="http://example.com/img/VLSI-NMOS-side-view.png">
<meta property="og:image" content="http://example.com/img/VLSI-PMOS-side-view.png">
<meta property="og:image" content="http://example.com/img/VLSI-basic-logic-gate.jpg">
<meta property="og:image" content="http://example.com/img/VLSI-CMOS-Inverter.png">
<meta property="og:image" content="http://example.com/img/VLSI-PMOS-parallel.png">
<meta property="og:image" content="http://example.com/img/VLSI-PMOS-serial.png">
<meta property="og:image" content="http://example.com/img/VLSI-CMOS-NAND-Gate.png">
<meta property="og:image" content="http://example.com/img/VLSI-CMOS-NOR-Gate.png">
<meta property="og:image" content="http://example.com/img/VLSI-N-input-NAND-Gate.png">
<meta property="og:image" content="http://example.com/img/VLSI-photoresit-negative-one.png">
<meta property="og:image" content="http://example.com/img/VLSI-photoresit-positive.png">
<meta property="og:image" content="http://example.com/img/VLSI-inverter-cross-section.png">
<meta property="og:image" content="http://example.com/img/VLSI-feature-size.png">
<meta property="og:image" content="http://example.com/img/VLSI-die-cost.png">
<meta property="og:image" content="http://example.com/img/VLSI-basic-structure-of-CMOS-logic-circuit.png">
<meta property="og:image" content="http://example.com/img/VLSI-compound-gates-example-pull-down-first.jpg">
<meta property="og:image" content="http://example.com/img/VLSI-compound-gates-example-pull-up-implement.jpg">
<meta property="og:image" content="http://example.com/img/VLSI-compound-gates-example-O3AI.png">
<meta property="og:image" content="http://example.com/img/VLSI-why-NMOS-pass-strong-0.png">
<meta property="og:image" content="http://example.com/img/VLSI-why-PMOS-pass-strong-1.png">
<meta property="og:image" content="http://example.com/img/VLSI-pass-transistors.png">
<meta property="og:image" content="http://example.com/img/VLSI-tristates-diagram.png">
<meta property="og:image" content="http://example.com/img/VLSI-how-tristates-enable-circuit.png">
<meta property="og:image" content="http://example.com/img/VLSI-nonrestoring-tristate.png">
<meta property="og:image" content="http://example.com/img/VLSI-tristate-inverter.png">
<meta property="og:image" content="http://example.com/img/VLSI-multiplexer.png">
<meta property="og:image" content="http://example.com/img/VLSI-four-one-multiplexer.png">
<meta property="og:image" content="http://example.com/img/VLSI-D-latch-diagram.png">
<meta property="og:image" content="http://example.com/img/VLSI-D-Flip-flop.png">
<meta property="og:image" content="http://example.com/img/VLSI-how-to-draw-stick-diagram-first-line.png">
<meta property="og:image" content="http://example.com/img/VLSI-stick-diagram-example-second-step.png">
<meta property="og:image" content="http://example.com/img/VLSI-stick-diagram-add-label-for-source-and-drain.png">
<meta property="og:image" content="http://example.com/img/VLSI-stick-diagram-how-to-draw.png">
<meta property="og:image" content="http://example.com/img/VLSI-what-is-wiring-track.png">
<meta property="og:image" content="http://example.com/img/VLSI-NMOS-cutoff-mode.png">
<meta property="og:image" content="http://example.com/img/VLSI-NMOS-Linear.png">
<meta property="og:image" content="http://example.com/img/VLSI-NMOS-Saturation-mode.png">
<meta property="og:image" content="http://example.com/img/VLSI-nMOS-I-V-summary.png">
<meta property="og:image" content="http://example.com/img/VLSI-inverter-beta-ratio.png">
<meta property="og:image" content="http://example.com/img/VLSI-delay-definitions.png">
<meta property="og:image" content="http://example.com/img/VLSI-definition-of-propagation-delay.png">
<meta property="og:image" content="http://example.com/img/VLSI-what-is-contamination-delay.png">
<meta property="og:image" content="http://example.com/img/VLSI-how-to-calculate-elmore-delay.png">
<meta property="og:image" content="http://example.com/img/VLSI-how-to-computing-logical-effort.png">
<meta property="og:image" content="http://example.com/img/VLSI-logical-effort-of-common-gates.png">
<meta property="og:image" content="http://example.com/img/VLSI-how-to-calculate-parasitic-delay.png">
<meta property="og:image" content="http://example.com/img/VLSI-FO4-Inverter-diagram.png">
<meta property="og:image" content="http://example.com/img/VLSI-transistor-dimensions-representation.png">
<meta property="og:image" content="http://example.com/img/VLSI-what-is-a-channel.png">
<meta property="og:image" content="http://example.com/img/VLSI-logic-effort-example.jpg">
<meta property="og:image" content="http://example.com/img/VLSI-how-to-calc-gate-size.png">
<meta property="article:published_time" content="2024-10-21T02:22:55.000Z">
<meta property="article:modified_time" content="2025-01-01T11:49:51.395Z">
<meta property="article:author" content="Jie">
<meta name="twitter:card" content="summary_large_image">
<meta name="twitter:image" content="http://example.com/img/VLSI-why-get-pn-junction.png">
  
  
    <meta name="referrer" content="no-referrer-when-downgrade">
  
  
  <title>VLSI-课程部分知识点 - Hexo</title>

  <link  rel="stylesheet" href="https://lib.baomitu.com/twitter-bootstrap/4.6.1/css/bootstrap.min.css" />



  <link  rel="stylesheet" href="https://lib.baomitu.com/github-markdown-css/4.0.0/github-markdown.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/hint.css/2.7.0/hint.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.css" />



<!-- 主题依赖的图标库，不要自行修改 -->
<!-- Do not modify the link that theme dependent icons -->

<link rel="stylesheet" href="//at.alicdn.com/t/font_1749284_hj8rtnfg7um.css">



<link rel="stylesheet" href="//at.alicdn.com/t/font_1736178_lbnruvf0jn.css">


<link  rel="stylesheet" href="/css/main.css" />


  <link id="highlight-css" rel="stylesheet" href="/css/highlight.css" />
  
    <link id="highlight-css-dark" rel="stylesheet" href="/css/highlight-dark.css" />
  




  <script id="fluid-configs">
    var Fluid = window.Fluid || {};
    Fluid.ctx = Object.assign({}, Fluid.ctx)
    var CONFIG = {"hostname":"example.com","root":"/","version":"1.9.2","typing":{"enable":true,"typeSpeed":70,"cursorChar":"_","loop":false,"scope":[]},"anchorjs":{"enable":true,"element":"h1,h2,h3,h4,h5,h6","placement":"left","visible":"hover","icon":""},"progressbar":{"enable":true,"height_px":3,"color":"#29d","options":{"showSpinner":false,"trickleSpeed":100}},"code_language":{"enable":true,"default":"TEXT"},"copy_btn":true,"image_caption":{"enable":true},"image_zoom":{"enable":true,"img_url_replace":["",""]},"toc":{"enable":true,"placement":"right","headingSelector":"h1,h2,h3,h4,h5,h6","collapseDepth":0},"lazyload":{"enable":true,"loading_img":"/img/loading.gif","onlypost":false,"offset_factor":2},"web_analytics":{"enable":true,"follow_dnt":true,"baidu":null,"google":null,"gtag":null,"tencent":{"sid":null,"cid":null},"woyaola":null,"cnzz":null,"leancloud":{"app_id":null,"app_key":null,"server_url":null,"path":"window.location.pathname","ignore_local":false}},"search_path":"/local-search.xml"};

    if (CONFIG.web_analytics.follow_dnt) {
      var dntVal = navigator.doNotTrack || window.doNotTrack || navigator.msDoNotTrack;
      Fluid.ctx.dnt = dntVal && (dntVal.startsWith('1') || dntVal.startsWith('yes') || dntVal.startsWith('on'));
    }
  </script>
  <script  src="/js/utils.js" ></script>
  <script  src="/js/color-schema.js" ></script>
  

  

  

  

  

  

  

  



  
<meta name="generator" content="Hexo 6.2.0"></head>


<body>
  

  <header>
    

<div class="header-inner" style="height: 70vh;">
  <nav id="navbar" class="navbar fixed-top  navbar-expand-lg navbar-dark scrolling-navbar">
  <div class="container">
    <a class="navbar-brand" href="/">
      <strong>Jie</strong>
    </a>

    <button id="navbar-toggler-btn" class="navbar-toggler" type="button" data-toggle="collapse"
            data-target="#navbarSupportedContent"
            aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <div class="animated-icon"><span></span><span></span><span></span></div>
    </button>

    <!-- Collapsible content -->
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav ml-auto text-center">
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/">
                <i class="iconfont icon-home-fill"></i>
                首页
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/archives/">
                <i class="iconfont icon-archive-fill"></i>
                归档
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/categories/">
                <i class="iconfont icon-category-fill"></i>
                分类
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/tags/">
                <i class="iconfont icon-tags-fill"></i>
                标签
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/about/">
                <i class="iconfont icon-user-fill"></i>
                关于
              </a>
            </li>
          
        
        
          <li class="nav-item" id="search-btn">
            <a class="nav-link" target="_self" href="javascript:;" data-toggle="modal" data-target="#modalSearch" aria-label="Search">
              &nbsp;<i class="iconfont icon-search"></i>&nbsp;
            </a>
          </li>
          
        
        
          <li class="nav-item" id="color-toggle-btn">
            <a class="nav-link" target="_self" href="javascript:;" aria-label="Color Toggle">&nbsp;<i
                class="iconfont icon-dark" id="color-toggle-icon"></i>&nbsp;</a>
          </li>
        
      </ul>
    </div>
  </div>
</nav>

  

<div id="banner" class="banner" parallax=true
     style="background: url('/img/SteinsGate_all.png') no-repeat center center; background-size: cover;">
  <div class="full-bg-img">
    <div class="mask flex-center" style="background-color: rgba(0, 0, 0, 0.3)">
      <div class="banner-text text-center fade-in-up">
        <div class="h2">
          
            <span id="subtitle" data-typed-text="VLSI-课程部分知识点"></span>
          
        </div>

        
          
  <div class="mt-3">
    
    
      <span class="post-meta">
        <i class="iconfont icon-date-fill" aria-hidden="true"></i>
        <time datetime="2024-10-21 10:22" pubdate>
          2024年10月21日 上午
        </time>
      </span>
    
  </div>

  <div class="mt-1">
    
      <span class="post-meta mr-2">
        <i class="iconfont icon-chart"></i>
        
          14k 字
        
      </span>
    

    
      <span class="post-meta mr-2">
        <i class="iconfont icon-clock-fill"></i>
        
        
        
          115 分钟
        
      </span>
    

    
    
  </div>


        
      </div>

      
    </div>
  </div>
</div>

</div>

  </header>

  <main>
    
      

<div class="container-fluid nopadding-x">
  <div class="row nomargin-x">
    <div class="side-col d-none d-lg-block col-lg-2">
      

    </div>

    <div class="col-lg-8 nopadding-x-md">
      <div class="container nopadding-x-md" id="board-ctn">
        <div id="board">
          <article class="post-content mx-auto">
            <!-- SEO header -->
            <h1 style="display: none">VLSI-课程部分知识点</h1>
            
            
              <div class="markdown-body">
                
                <h1 id="Lecture1-Introduction"><a href="#Lecture1-Introduction" class="headerlink" title="Lecture1 Introduction"></a>Lecture1 Introduction</h1><h2 id="介绍下常见的几个指令集"><a href="#介绍下常见的几个指令集" class="headerlink" title="介绍下常见的几个指令集"></a>介绍下常见的几个指令集</h2><ul>
<li>MIPS, Microprocessor without Interlocked Pipeline Stages, 一种精简指令集计算 (RISC) 架构, 广泛用于嵌入式系统和网络设备</li>
<li>x86, 复杂指令集计算 (CISC) 架构, 主要用于个人电脑和服务器, 支持丰富的指令集和高兼容性</li>
<li>Alpha, 由数字设备公司 (DEC) 开发的RISC架构, 以其高性能和64位支持著称, 但已不再更新</li>
<li>PIC, Peripheral Interface Controller, 一种微控制器架构, 主要用于嵌入式应用, 具有低功耗和高效率的特点</li>
<li>ARM, Advanced RISC Machine, 一种流行的RISC架构, 以其高能效和小尺寸而闻名, 广泛用于移动设备和嵌入式系统</li>
</ul>
<h2 id="Pipline"><a href="#Pipline" class="headerlink" title="Pipline"></a>Pipline</h2><p>在现代处理器中，指令通常被拆解为多个步骤 (如取指, 译码, 执行, 写回), 这些步骤被视为流水线中的不同阶段, 多个指令在不同阶段同时执行, 以提高处理效率. 这类似于工厂的生产线, 每个阶段并行工作, 提高指令吞吐量.</p>
<p>举个例子, 假设对一个指令的处理分 5 个阶段:</p>
<ul>
<li>IF (Instruction Fetch): 取指令</li>
<li>ID (Instruction Decode): 译码并读取寄存器</li>
<li>EX (Execute): 执行运算或内存地址计算</li>
<li>MEM (Memory Access): 访问数据存储器（如加载或存储数据）</li>
<li>WB (Write Back): 将结果写回寄存器</li>
</ul>
<p>一段指令如下:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><code class="hljs assembly">ADD R1, R2, R3    ; R1 = R2 + R3<br>SUB R4, R1, R5    ; R4 = R1 - R5<br>LOAD R6, 0(R7)    ; R6 = Memory[R7 + 0]<br>STORE R6, 4(R7)   ; Memory[R7 + 4] = R6<br></code></pre></td></tr></table></figure>

<p>如果没有流水线, 则是串行执行, 一个指令处理完之后, 再处理下一个指令, 那么这几条指令的耗时为:</p>
<figure class="highlight makefile"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs makefile"><span class="hljs-section">ADD: 5个周期 (IF → ID → EX → MEM → WB)</span><br><span class="hljs-section">SUB: 5个周期</span><br><span class="hljs-section">LOAD: 5个周期</span><br><span class="hljs-section">STORE: 5个周期</span><br><span class="hljs-section">总耗时: 20个周期</span><br></code></pre></td></tr></table></figure>

<p>而如果是流水线执行, 在 <code>ADD</code> 指令从 <code>IF</code> 到 <code>ID</code> 之后, <code>SUB</code> 指令就会开始 <code>IF</code> 阶段的处理, 总的可以描述为:</p>
<table>
<thead>
<tr>
<th>周期</th>
<th>ADD</th>
<th>SUB</th>
<th>LOAD</th>
<th>STORE</th>
</tr>
</thead>
<tbody><tr>
<td>1</td>
<td>IF(ADD)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ID(ADD)</td>
<td>IF(SUB)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>EX(ADD)</td>
<td>ID(SUB)</td>
<td>IF(LOAD)</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>MEM(ADD)</td>
<td>EX(SUB)</td>
<td>ID(LOAD)</td>
<td>IF(STORE)</td>
</tr>
<tr>
<td>5</td>
<td>WB(ADD)</td>
<td>MEM(SUB)</td>
<td>EX(LOAD)</td>
<td>ID(STORE)</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>WB(SUB)</td>
<td>MEM(LOAD)</td>
<td>EX(STORE)</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td>WB(LOAD)</td>
<td>MEM(STORE)</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td>WB(STORE)</td>
</tr>
</tbody></table>
<p>此时总耗时为 <code>8</code> 个周期, 效率高很多.</p>
<h2 id="流水线数据依赖和互锁"><a href="#流水线数据依赖和互锁" class="headerlink" title="流水线数据依赖和互锁"></a>流水线数据依赖和互锁</h2><p>流水线中的一条指令的执行结果被后续指令需要, 因此, 后续指令需要等待前面指令执行结束之后才能进行后续操作.</p>
<p>举个例子:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><code class="hljs assembly">ADD R1, R2, R3   ; R1 = R2 + R3<br>SUB R4, R1, R5   ; R4 = R1 - R5<br></code></pre></td></tr></table></figure>
<p>在这个例子中, 第二条指令依赖于第一条指令的结果 (R1), 因此第二条指令不能在第一条指令完成之前执行.</p>
<p>互锁流水线阶段, interlocked pipeline stages, 指处理器会自动暂停后续指令, 直到依赖的数据准备好. 这种互锁机制通过硬件实现, 可以避免手动插入等待的指令, 从而简化编程.</p>
<p>而无互锁的流水线, 虽然减少了硬件复杂度, 但是会增加程序员和编译器的负担.</p>
<h2 id="掺杂的目的"><a href="#掺杂的目的" class="headerlink" title="掺杂的目的"></a>掺杂的目的</h2><p>形成 PN Junction, 让电流单向流动:<br><img src="/../img/VLSI-why-get-pn-junction.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="NMOS-和-PMOS"><a href="#NMOS-和-PMOS" class="headerlink" title="NMOS 和 PMOS"></a>NMOS 和 PMOS</h2><p>NMOS 截面图和符号:<br><img src="/../img/VLSI-NMOS-side-view.png" srcset="/img/loading.gif" lazyload></p>
<p>PMOS 截面图和符号:</p>
<p><img src="/../img/VLSI-PMOS-side-view.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="NMOS-和-PMOS-的真值表"><a href="#NMOS-和-PMOS-的真值表" class="headerlink" title="NMOS 和 PMOS 的真值表"></a>NMOS 和 PMOS 的真值表</h2><table>
<thead>
<tr>
<th>Input</th>
<th>NMOS</th>
<th>PMOS</th>
</tr>
</thead>
<tbody><tr>
<td>0</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>1</td>
<td>ON</td>
<td>OFF</td>
</tr>
</tbody></table>
<p>此时已经可以把两者当作 switch 了.</p>
<h2 id="开关功率计算"><a href="#开关功率计算" class="headerlink" title="开关功率计算"></a>开关功率计算</h2><p>$$<br>\displaylines<br>{<br>\begin{aligned}<br>P_{switching} &#x3D; C V_{DD}^2 f_{sw}<br>\end{aligned}<br>}<br>$$</p>
<ul>
<li>$P_{switching}$ 指开关功耗</li>
<li>$C$, 指逻辑门的输入电容, 开关时, 这个电容需要充电和放电, 从而消耗能量</li>
<li>$V_{DD}$, 供电电压, 表示电路所使用的电源电压. 更高的电压会增加电容充电时的能量</li>
<li>$f_{sw}$, 开关频率, 表示电路在单位时间内切换的次数. 频率越高, 开关次数越多, 功耗也就越大</li>
</ul>
<h2 id="基本逻辑门符号"><a href="#基本逻辑门符号" class="headerlink" title="基本逻辑门符号"></a>基本逻辑门符号</h2><p><img src="/../img/VLSI-basic-logic-gate.jpg" srcset="/img/loading.gif" lazyload></p>
<h2 id="CMOS-Inverter"><a href="#CMOS-Inverter" class="headerlink" title="CMOS Inverter"></a>CMOS Inverter</h2><p><img src="/../img/VLSI-CMOS-Inverter.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="PMOS-NMOS-排列的作用"><a href="#PMOS-NMOS-排列的作用" class="headerlink" title="PMOS, NMOS 排列的作用"></a>PMOS, NMOS 排列的作用</h2><ul>
<li><p>PMOS 并联: 任意一个导通, 电路就会导通, 只有所有 PMOS 都关闭, 才会输出低电平<br><img src="/../img/VLSI-PMOS-parallel.png" srcset="/img/loading.gif" lazyload></p>
</li>
<li><p>PMOS 串联: 任意一个关闭, 电路就会关闭, 只有所有 PMOS 都导通, 才会输出高电平<br><img src="/../img/VLSI-PMOS-serial.png" srcset="/img/loading.gif" lazyload></p>
</li>
</ul>
<p>同理 NMOS 的, 也就是串联和并联的原理.</p>
<h2 id="CMOS-NAND"><a href="#CMOS-NAND" class="headerlink" title="CMOS NAND"></a>CMOS NAND</h2><p>有 0 就有 1:<br><img src="/../img/VLSI-CMOS-NAND-Gate.png" srcset="/img/loading.gif" lazyload></p>
<p>PMOS 并联, NMOS 串联.</p>
<h2 id="CMOS-NOR"><a href="#CMOS-NOR" class="headerlink" title="CMOS NOR"></a>CMOS NOR</h2><p>有 1 就有 0:<br><img src="/../img/VLSI-CMOS-NOR-Gate.png" srcset="/img/loading.gif" lazyload></p>
<p>PMOS 串联, NMOS 并联</p>
<h2 id="N-input-NAND-Gate"><a href="#N-input-NAND-Gate" class="headerlink" title="N-input NAND Gate"></a>N-input NAND Gate</h2><p>其实就是 N 个 PMOS 并联以及 N 各 NMOS 串联, 如 3-input NAND Gate:</p>
<p><img src="/../img/VLSI-N-input-NAND-Gate.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="UV-light-和-EUV"><a href="#UV-light-和-EUV" class="headerlink" title="UV light 和 EUV"></a>UV light 和 EUV</h2><p>UV 指 Ultraviolet light, 即紫外线, 波长比可见光中的紫光短.</p>
<p>EUV 指 Extreme Ultraviolet light, 波长极短的紫外光, 能量更高. 能够实现更高的分辨率和更精细的加工.</p>
<h2 id="Photoresit"><a href="#Photoresit" class="headerlink" title="Photoresit"></a>Photoresit</h2><p>分两种:</p>
<ul>
<li><code>negative</code>, 光照的部分 harden<br><img src="/../img/VLSI-photoresit-negative-one.png" srcset="/img/loading.gif" lazyload></li>
<li><code>positive</code>, 没被光照的部分 harden<br><img src="/../img/VLSI-photoresit-positive.png" srcset="/img/loading.gif" lazyload></li>
</ul>
<h2 id="well-和-tap"><a href="#well-和-tap" class="headerlink" title="well 和 tap"></a>well 和 tap</h2><p>well 指掺杂的区域, tap 指接地点.</p>
<p>well-tap 指连接到 n-well 或 p-well 的接地点.</p>
<p>substrate tap 指基底的接地点.</p>
<h2 id="Inverter-Cross-section"><a href="#Inverter-Cross-section" class="headerlink" title="Inverter Cross-section"></a>Inverter Cross-section</h2><p><img src="/../img/VLSI-inverter-cross-section.png" srcset="/img/loading.gif" lazyload></p>
<ul>
<li>$SiO_2$, 用于栅极和衬底之间以及两个 MOS 之间, 用于阻止电流流动</li>
<li>Polysilicon, 用作栅极材料, 在高温下与其他材料良好结合, 适合用于后续的金属接触</li>
<li>Metal, 金属层用于连接电路中的不同部分, 提供电流路径</li>
</ul>
<p>注意: Substrate must be tied to GND and n-well to $V_{DD}$:</p>
<ul>
<li>Substrate 连接到 GND 是为了提供一个稳定的电压参考点. 通过将衬底连接到地, 可以减少噪声并提高电路的稳定性</li>
<li>N-well 连接到 VDD 可以防止在 n-well 和衬底之间形成 parasitic diode (寄生二极管)</li>
</ul>
<p>Parasitic diode 是指在半导体器件中, 由于材料的性质和结构的布局而意外形成的二极管.</p>
<h2 id="Layout"><a href="#Layout" class="headerlink" title="Layout"></a>Layout</h2><p>Feature size 是指电路中最小的可制造结构的尺寸, 一般不涉及直接的数学公式, 而是依赖于制造工艺, 设计规则和设备的特性.</p>
<p>计算为:</p>
<figure class="highlight mipsasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs mipsasm">f = <span class="hljs-keyword">distance </span><span class="hljs-keyword">between </span>source <span class="hljs-keyword">and </span>drain - Set <span class="hljs-keyword">by </span>minimum width of polysilicon<br></code></pre></td></tr></table></figure>

<p><img src="/../img/VLSI-feature-size.png" srcset="/img/loading.gif" lazyload></p>
<p>Transistor dimensions 指 $Width&#x2F;Length$.</p>
<h1 id="Lecture2-Circuits-amp-Layout"><a href="#Lecture2-Circuits-amp-Layout" class="headerlink" title="Lecture2 Circuits &amp; Layout"></a>Lecture2 Circuits &amp; Layout</h1><h2 id="NRE-costs-和-Recurrent-costs"><a href="#NRE-costs-和-Recurrent-costs" class="headerlink" title="NRE costs 和 Recurrent costs"></a>NRE costs 和 Recurrent costs</h2><p>NRE costs 指是在产品开发阶段产生的一次性工程费用. 这些费用在产品的整个生命周期内只发生一次, 主要包括设计, 研发, 原型制作, 测试和验证等活动的成本. 这些成本不会随着每个产品的生产重复发生, 因此称为 “非重复性工程成本”.</p>
<p>Recurrent costs 指在产品生命周期内会定期或持续发生的费用. 这些成本通常与产品的生产, 运营, 维护和支持相关, 且会随着生产数量或时间周期的增加而增加.</p>
<h2 id="Die-cost"><a href="#Die-cost" class="headerlink" title="Die cost"></a>Die cost</h2><p>Die Cost (芯片单元成本) 是指从一片**硅晶圆 (wafer) 中制造出的单个裸片 (die)**的平均成本. 这是芯片制造中的一个关键指标, 直接影响半导体产品的最终价格.</p>
<p><img src="/../img/VLSI-die-cost.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="Yield"><a href="#Yield" class="headerlink" title="Yield"></a>Yield</h2><p>Yield, 指良率, 表示在整个制造过程中生产出合格产品的比例. 计算为:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>Y &#x3D; \frac{No.\ of\ good\ chips\ per\ wafer}{Total\ number\ of\ chips\ per\ wafer} \times 100%<br>\end{aligned}<br>}<br>$$</p>
<p>Die cost 可以计算为:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>Die\ cost &#x3D; \frac{Wafer\ cost}{Dies\ per\ wafer \times Die\ yield}<br>\end{aligned}<br>}<br>$$</p>
<h2 id="Complementary-CMOS"><a href="#Complementary-CMOS" class="headerlink" title="Complementary CMOS"></a>Complementary CMOS</h2><p>CMOS 逻辑电路的一般结构是:</p>
<p><img src="/../img/VLSI-basic-structure-of-CMOS-logic-circuit.png" srcset="/img/loading.gif" lazyload></p>
<p>这里由 PMOS 构成的称 Pull-up network, 因为电路输出 “高电平” 时, PMOS 是导通的.</p>
<p>而由 NMOS 构成的称 Pull-down network, 因为电路输出 “低电平” 时, NMOS 是导通的.</p>
<h2 id="Conduction-Complement"><a href="#Conduction-Complement" class="headerlink" title="Conduction Complement"></a>Conduction Complement</h2><p>指, Pull-up network 和 Pull-down network 是互补的:</p>
<ul>
<li>如果 pull-up network 中 MOS 为 parallel, 那么 pull-down network 中 MOS 为 serial</li>
<li>如果 pull-up network 中 MOS 为 serial, 那么 pull-down network 中 MOS 为 parallel</li>
</ul>
<h2 id="Compound-Gates"><a href="#Compound-Gates" class="headerlink" title="Compound Gates"></a>Compound Gates</h2><p>Compound gates, 复合门电路, 指由多种基本逻辑门 (如与门, 或门, 非门等) 组合而成的逻辑电路. 这些电路可以实现更复杂的逻辑功能.</p>
<p>示例, 绘制:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>Y &#x3D; \overline{AB + C}<br>\end{aligned}<br>}<br>$$</p>
<p>分别从 Pull-up network 和 Pull-down network 入手, 需要先画 Pull-down network:<br><img src="/../img/VLSI-compound-gates-example-pull-down-first.jpg" srcset="/img/loading.gif" lazyload></p>
<p>根据前面 Pull-up network 和 Pull-down network 互补, 画出 Pull-up network (把串联改并联, 把并联改串联):<br><img src="/../img/VLSI-compound-gates-example-pull-up-implement.jpg" srcset="/img/loading.gif" lazyload></p>
<p>另一个示例, 绘制:<br><img src="/../img/VLSI-compound-gates-example-O3AI.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="Signal-Strength"><a href="#Signal-Strength" class="headerlink" title="Signal Strength"></a>Signal Strength</h2><p>Signal Strength 指 how close the signal approximates ideal voltage source.</p>
<ul>
<li>$V_{DD}$ 是 strongest 1</li>
<li>GND 是 strongest 0</li>
</ul>
<p>NMOS 能够传递 strong 0, 即连接到 GND 时, 能够有效将输出拉低到 $0V$.</p>
<p>如果 NMOS 连接到 $V_{DD}$ 输出的高电平会变小:<br><img src="/../img/VLSI-why-NMOS-pass-strong-0.png" srcset="/img/loading.gif" lazyload></p>
<p>PMOS 能够传递 string 1, 即连接到 $V_{DD}$ 时, 能够有效将输出拉高.</p>
<p>如果 PMOS 连接到 GND, 输出低电平会变大:<br><img src="/../img/VLSI-why-PMOS-pass-strong-1.png" srcset="/img/loading.gif" lazyload></p>
<p>汇总如下:</p>
<p><img src="/../img/VLSI-pass-transistors.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="Tristates"><a href="#Tristates" class="headerlink" title="Tristates"></a>Tristates</h2><p>Tristates buffer 是一种特殊的逻辑电路, 除了具有普通缓冲器的功能外, 还能在其输出端产生三种状态:</p>
<ul>
<li>高电平, 1</li>
<li>低电平, 0</li>
<li>高阻态, Z</li>
</ul>
<p><img src="/../img/VLSI-tristates-diagram.png" srcset="/img/loading.gif" lazyload></p>
<ul>
<li>当 Enable 使能时, 此时根据输入信号来输出相应的高电平或低电平</li>
<li>当使能信号被禁用时, 三态缓冲器不再对输入信号做出响应, 此时称 “高阻态” (相当于电路断开)<br><img src="/../img/VLSI-how-tristates-enable-circuit.png" srcset="/img/loading.gif" lazyload></li>
</ul>
<p>三态缓冲器广泛应用于总线系统中, 多个设备可以共享同一数据线. 通过控制使能信号, 只有一个设备能够向总线发送数据, 而其他设备则处于高阻态.</p>
<h3 id="Nonrestoring-Tristate"><a href="#Nonrestoring-Tristate" class="headerlink" title="Nonrestoring Tristate"></a>Nonrestoring Tristate</h3><p>Nonrestoring Tristate 指一种特殊的 tristate bufferm 其输出在特定情况下不恢复到逻辑高或逻辑低的状态, 而是保持在高阻态或某种其他状态.</p>
<p><img src="/../img/VLSI-nonrestoring-tristate.png" srcset="/img/loading.gif" lazyload></p>
<h3 id="Tristate-Inverter"><a href="#Tristate-Inverter" class="headerlink" title="Tristate Inverter"></a>Tristate Inverter</h3><p><img src="/../img/VLSI-tristate-inverter.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="Multiplexer"><a href="#Multiplexer" class="headerlink" title="Multiplexer"></a>Multiplexer</h2><p>如 2:1 multiplexer, 从两个输入中选一个输出:</p>
<p><img src="/../img/VLSI-multiplexer.png" srcset="/img/loading.gif" lazyload></p>
<p>用一个 Select 信号选择要输出哪个输入信号.</p>
<p>4:1 multiplexer, 从四个输入里选一个输出:</p>
<p><img src="/../img/VLSI-four-one-multiplexer.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="Sequential-circuits"><a href="#Sequential-circuits" class="headerlink" title="Sequential circuits"></a>Sequential circuits</h2><p>对于 Combinatianl circuits 而言, 输出只取决于当前层级的输入.</p>
<p>而 Sequential circuits 相比而言, 有多层级和 memory, 当前的输出取决于当前输入和之前的输入.</p>
<h2 id="D-Latch"><a href="#D-Latch" class="headerlink" title="D Latch"></a>D Latch</h2><p>D, 指 Data, Latch, 锁定. D Latch 是一种存储元件, 也可以称为数据锁存器. 与 D-Flip-Flop 类似, D Latch 也可以存储一个二进制状态, 并且可以根据时钟信号的变化来控制状态的保持或转移.</p>
<p><img src="/../img/VLSI-D-latch-diagram.png" srcset="/img/loading.gif" lazyload></p>
<ul>
<li>当 CLK 为 1 时将 D 输出到 Q</li>
<li>当 CLK 为 0 时保持当前输出</li>
</ul>
<h2 id="D-Flip-flop"><a href="#D-Flip-flop" class="headerlink" title="D Flip-flop"></a>D Flip-flop</h2><p>D Flip-flop 也用于数据锁存.</p>
<p><img src="/../img/VLSI-D-Flip-flop.png" srcset="/img/loading.gif" lazyload></p>
<p>其只有在 CLK 的上升沿, 把 D 输出到 Q, 其他时候保持输出状态.</p>
<h2 id="Stick-Diagrams"><a href="#Stick-Diagrams" class="headerlink" title="Stick Diagrams"></a>Stick Diagrams</h2><p><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1BE411o7NQ/?spm_id_from=333.337.search-card.all.click&vd_source=bc8ddbb1a08707dc809c3fd9bb85290d">参考视频</a></p>
<p>Stick Diagrams 是一种用于表示集成电路 (IC) 布局的简化图形工具, 它用简单的线条和符号来表示晶体管, 连接线和接触点, 而不涉及具体的几何尺寸或比例.</p>
<p>绘制步骤:</p>
<ol>
<li>首先得到表达式, 需要注意顶上的 bar, 比如 $\overline{A + B}$</li>
<li>根据表达式画出 static cmos, 如果表达式能简化, 就先简化<br>看到一个表达式时需要注意:<br><img src="/../img/VLSI-how-to-draw-stick-diagram-first-line.png" srcset="/img/loading.gif" lazyload></li>
</ol>
<ul>
<li>绘制 NMOS 部分时 (pull-down network):<ul>
<li>$+$ 代表 parallel</li>
<li>$\cdot$ 代表 series</li>
</ul>
</li>
<li>绘制 PMOS 部分时 (pull-up network):<ul>
<li>$\cdot$ 代表 parallel</li>
<li>$+$ 代表 series<br><img src="/../img/VLSI-stick-diagram-example-second-step.png" srcset="/img/loading.gif" lazyload><br>标记出 MOS 的 source 和 drain 之后, 就可以绘制:<br><img src="/../img/VLSI-stick-diagram-add-label-for-source-and-drain.png" srcset="/img/loading.gif" lazyload></li>
</ul>
</li>
</ul>
<ol start="3">
<li>绘制 stick diagram, 一个 stick diagram 需要包含:</li>
</ol>
<ul>
<li>$V_{DD}$, 一条水平线表示</li>
<li>GND, 一条水平线表示</li>
<li>NMOS diffusion, 一条水平线表示</li>
<li>PMOS diffusion, 一条水平线表示</li>
<li>Polysilicon, 一条垂直线表示, 在上面标出 gate 输入 (每有一个输入就有一个 polysilicon bar). Polysilicon bar 与 NMOS&#x2F;PMOS diffusion 的交点就是 static circuit 中 MOS 的位置, 此时需要确定两侧哪一边是 source, 哪一边是 drain</li>
<li>Connection, 比如 NMOS&#x2F;PMOS diffuciont 连向 $V_{DD}$ 或 GND, 用 cross 表示<br><img src="/../img/VLSI-stick-diagram-how-to-draw.png" srcset="/img/loading.gif" lazyload><br>(注意每个部分的颜色)</li>
</ul>
<h3 id="Wiring-Tracks"><a href="#Wiring-Tracks" class="headerlink" title="Wiring Tracks"></a>Wiring Tracks</h3><p>一条线宽度是 $4\lambda$, 线与线之间的距离也算做 $4\lambda$, 而这个 $4\lambda$ 大小的 space 就是 wiring track.<br><img src="/../img/VLSI-what-is-wiring-track.png" srcset="/img/loading.gif" lazyload></p>
<h3 id="Area-Estimation"><a href="#Area-Estimation" class="headerlink" title="Area Estimation"></a>Area Estimation</h3><p>暂时没看懂怎么搞的.</p>
<h1 id="Lecture3-CMOS-Transistor-Theory"><a href="#Lecture3-CMOS-Transistor-Theory" class="headerlink" title="Lecture3 CMOS Transistor Theory"></a>Lecture3 CMOS Transistor Theory</h1><h2 id="Diode"><a href="#Diode" class="headerlink" title="Diode"></a>Diode</h2><p>计算流经 diode 的电流:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>I_D &#x3D; I_S (e^{V_D&#x2F;\phi_T} - 1)<br>\end{aligned}<br>}<br>$$</p>
<h2 id="Junction-Capacitance"><a href="#Junction-Capacitance" class="headerlink" title="Junction Capacitance"></a>Junction Capacitance</h2><p>JUnction Capacitance 由两部分组成:</p>
<ul>
<li>Depletion Capacitance, $C_j$, 耗尽层电容, 当 PN 结外加反向偏置电压时, 耗尽层宽度增加, 电荷分布变化, 形成电容效应</li>
<li>Diffusion Capacitance, $C_d$, 扩散电容, 当 PN 结正向偏置时, 少数载流子注入到对方区域, 形成电荷存储效应</li>
</ul>
<p>结电容会限制二极管的高频性能, 因为电容会对快速变化的信号产生响应.</p>
<h2 id="NMOS-Cutoff"><a href="#NMOS-Cutoff" class="headerlink" title="NMOS Cutoff"></a>NMOS Cutoff</h2><p><img src="/../img/VLSI-NMOS-cutoff-mode.png" srcset="/img/loading.gif" lazyload></p>
<p>此时 $I_{ds}$ 始终为 0.</p>
<h2 id="NMOS-Linear"><a href="#NMOS-Linear" class="headerlink" title="NMOS Linear"></a>NMOS Linear</h2><p><img src="/../img/VLSI-NMOS-Linear.png" srcset="/img/loading.gif" lazyload></p>
<p>此时 $I_{ds}$ 随 $V_{ds}$ 增大而增大.</p>
<h2 id="NMOS-Saturation"><a href="#NMOS-Saturation" class="headerlink" title="NMOS Saturation"></a>NMOS Saturation</h2><p><img src="/../img/VLSI-NMOS-Saturation-mode.png" srcset="/img/loading.gif" lazyload></p>
<p>此时 $I_{ds}$ 不再随 $V_{ds}$ 变化.</p>
<h2 id="NMOS-I-V"><a href="#NMOS-I-V" class="headerlink" title="NMOS I-V"></a>NMOS I-V</h2><p><img src="/../img/VLSI-nMOS-I-V-summary.png" srcset="/img/loading.gif" lazyload></p>
<h1 id="Lec4-Nonideal-Transistor-Theory"><a href="#Lec4-Nonideal-Transistor-Theory" class="headerlink" title="Lec4 Nonideal Transistor Theory"></a>Lec4 Nonideal Transistor Theory</h1><h1 id="Lec5-DC-and-Transient-Response"><a href="#Lec5-DC-and-Transient-Response" class="headerlink" title="Lec5 DC and Transient Response"></a>Lec5 DC and Transient Response</h1><h2 id="Beta-Ratio"><a href="#Beta-Ratio" class="headerlink" title="Beta Ratio"></a>Beta Ratio</h2><p>如果 $\beta_p &#x2F; \beta_n &#x3D; 1$, 那么 $V_{inv} &#x3D; V_{DD} &#x2F; 2$.</p>
<p><img src="/../img/VLSI-inverter-beta-ratio.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="Noise-Margins"><a href="#Noise-Margins" class="headerlink" title="Noise Margins"></a>Noise Margins</h2><p>$$<br>\displaylines<br>{<br>\begin{aligned}<br>NM_L &#x3D; V_{IL} - V_{OL} \newline~ \newline<br>NM_H &#x3D; V_{OH} - V_{IH}<br>\end{aligned}<br>}<br>$$</p>
<ul>
<li>$NM_L$ 指 Low noise margin</li>
<li>$NM_H$ 指 High noise margin</li>
<li>V_{IL} 指 maximum Low input voltage</li>
<li>V_{IH} 指 minimum High input voltage</li>
<li>V_{OL} 指 maximum Low output voltage</li>
<li>V_{OH} 指 minimum High output voltage</li>
</ul>
<h2 id="Delay-Definitions"><a href="#Delay-Definitions" class="headerlink" title="Delay Definitions"></a>Delay Definitions</h2><p>有这些类型的 delay 需要考虑:</p>
<p><img src="/../img/VLSI-delay-definitions.png" srcset="/img/loading.gif" lazyload></p>
<h3 id="Propagation-Delay"><a href="#Propagation-Delay" class="headerlink" title="Propagation Delay"></a>Propagation Delay</h3><p>Propagation delay 指, 有效输入到开始有有效输出 (输出稳定时) 之间的时间</p>
<p><img src="/../img/VLSI-definition-of-propagation-delay.png" srcset="/img/loading.gif" lazyload></p>
<p>若要减小 propagation delay, 需要:</p>
<ul>
<li>keep capacitances low</li>
<li>keep transistors fast</li>
</ul>
<h3 id="Contamination-Delay"><a href="#Contamination-Delay" class="headerlink" title="Contamination Delay"></a>Contamination Delay</h3><p>Contamination delay 指, 当输入已经改变, 但输出仍保持 old value 的时间.</p>
<p><img src="/../img/VLSI-what-is-contamination-delay.png" srcset="/img/loading.gif" lazyload></p>
<h2 id="Delay-Estimation"><a href="#Delay-Estimation" class="headerlink" title="Delay Estimation"></a>Delay Estimation</h2><p>用 RC delay models, 假设:</p>
<ul>
<li><code>C</code> 大小为 total capacitance on output node</li>
<li><code>R</code> 为 effective resistance, 把 transistor 视为 resistor</li>
<li>$t_{pd} &#x3D; RC$</li>
</ul>
<p>R 的计算为:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>R \approx \frac{1}{\beta (V_{gs} - V_t)} &#x3D; \frac{1}{\mu C_{ox}} \frac{L}{W} \frac{1}{(V_{gs} - V_t)}<br>\end{aligned}<br>}<br>$$</p>
<h2 id="Elmore-Delay"><a href="#Elmore-Delay" class="headerlink" title="Elmore Delay"></a>Elmore Delay</h2><p>不把 transistor 视为 resistor, 把 Pullup 或 Pulldown network 视为 RC ladder, 此时计算 delay:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>t_{pd} &#x3D; \sum_{nodes\ i} R_{i-to-source}C_i<br>\end{aligned}<br>}<br>$$</p>
<p><img src="/../img/VLSI-how-to-calculate-elmore-delay.png" srcset="/img/loading.gif" lazyload></p>
<h1 id="Lec6-Logical-Effort"><a href="#Lec6-Logical-Effort" class="headerlink" title="Lec6 Logical Effort"></a>Lec6 Logical Effort</h1><h2 id="Delay-in-a-Logic-Gate"><a href="#Delay-in-a-Logic-Gate" class="headerlink" title="Delay in a Logic Gate"></a>Delay in a Logic Gate</h2><p>Delay 由两部分组成:</p>
<figure class="highlight ini"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs ini"><span class="hljs-attr">d</span> = f + p<br></code></pre></td></tr></table></figure>
<ul>
<li><code>f</code> 指 effort delay, 有 $f &#x3D; gh$<ul>
<li><code>g</code> 指 logical effort, $g &#x3D; C_{in}&#x2F;C_{inv}$</li>
<li><code>h</code> 指 electrical effort, $h &#x3D; C_{out}&#x2F;C_{in}$</li>
</ul>
</li>
<li><code>p</code> 指 parasitic delay, 由 internal parasitic capacitance 导致</li>
</ul>
<p>有:</p>
<figure class="highlight ini"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs ini"><span class="hljs-attr">d</span> = gh + p<br></code></pre></td></tr></table></figure>

<h3 id="计算-Logical-Effort"><a href="#计算-Logical-Effort" class="headerlink" title="计算 Logical Effort"></a>计算 Logical Effort</h3><p>$$<br>\displaylines<br>{<br>\begin{aligned}<br>g &#x3D; \frac{C_{in}}{C_{inv}}<br>\end{aligned}<br>}<br>$$</p>
<p><img src="/../img/VLSI-how-to-computing-logical-effort.png" srcset="/img/loading.gif" lazyload></p>
<p>$C_{in}$ 的值为一个 NMOS 宽度加上一个 PMOS 宽度.</p>
<p>计算 logical effort 的公式表:<br><img src="/../img/VLSI-logical-effort-of-common-gates.png" srcset="/img/loading.gif" lazyload></p>
<h3 id="计算-Parasitic-delay"><a href="#计算-Parasitic-delay" class="headerlink" title="计算 Parasitic delay"></a>计算 Parasitic delay</h3><p>公式表为:<br><img src="/../img/VLSI-how-to-calculate-parasitic-delay.png" srcset="/img/loading.gif" lazyload></p>
<h3 id="FO4-Inverter"><a href="#FO4-Inverter" class="headerlink" title="FO4 Inverter"></a>FO4 Inverter</h3><p>FO4 (fanout-of-4) inverter, 指一个反相器 (Inverter) 驱动四个相同反相器的负载.</p>
<p><img src="/../img/VLSI-FO4-Inverter-diagram.png" srcset="/img/loading.gif" lazyload></p>
<p>$$<br>\displaylines<br>{<br>\begin{aligned}<br>FO4\ Delay &#x3D; g \cdot h + p \newline~ \newline<br>g &#x3D; 1, h &#x3D; 4, p &#x3D; 1 \newline~ \newline<br>FO4\ Delay &#x3D; 5<br>\end{aligned}<br>}<br>$$</p>
<h2 id="Multistage-Logic-Networks"><a href="#Multistage-Logic-Networks" class="headerlink" title="Multistage Logic Networks"></a>Multistage Logic Networks</h2><p>此时几个参数:</p>
<ul>
<li>Path Logical Effort: $G &#x3D; \prod g_i$</li>
<li>Path Electrical Effort: $H &#x3D; \frac{C_{out-path}}{C_{in-path}}$</li>
<li>Path Effort: $F &#x3D; \prod f_i &#x3D; \prod g_i h_i$</li>
</ul>
<h1 id="考点解析"><a href="#考点解析" class="headerlink" title="考点解析"></a>考点解析</h1><h2 id="Stick-diagram"><a href="#Stick-diagram" class="headerlink" title="Stick diagram"></a>Stick diagram</h2><p>当两个 MOS 并联时, 注意连接两个 drain 或 source.</p>
<h2 id="Size-CMOS-transistor"><a href="#Size-CMOS-transistor" class="headerlink" title="Size CMOS transistor"></a>Size CMOS transistor</h2><p>Size CMOS transistor 是为了让 $R_p &#x3D; R_n$, 即 P 和 N channel 的阻值相等.</p>
<p>需要用到的公式如下:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>R \approx \frac{1}{\beta (V_{gs} - V_t)} &#x3D; \frac{1}{\mu C_{ox}} \frac{L}{W} \frac{1}{V_{gs} V_t}<br>\end{aligned}<br>}<br>$$</p>
<p>可以看出, CMOS transistor 的宽度 W 和长度 L 会影响 R 的取值.</p>
<p>如果有 $\mu_n &#x3D; r \cdot \mu_p$, r 取 <code>2</code> 或 <code>3</code>. 即相同 size 下, PMOS 的阻值是 NMOS 的 r 倍. (从上面的公式看出来的)</p>
<p>Schemetic 中标记 transistor dimension 示例如下:</p>
<p><img src="/../img/VLSI-transistor-dimensions-representation.png" srcset="/img/loading.gif" lazyload></p>
<ul>
<li>$8&#x2F;2$ 是 $Width&#x2F;Length$, 没写单位就表示 “1 unit”.</li>
<li>题中求最小, 就找最小整数</li>
<li>单位宽度时, 阻值为 $R_n$, 那么宽度为 2 时, 阻值就该是 $R_n&#x2F;2$</li>
<li>也要注意串联和并联</li>
<li>调整 size 似乎一般只改变 width</li>
<li>$\gamma &#x3D; 2$, 则有 $C_p &#x3D; 2C_n$</li>
<li>要让每一个 channel 的相等, 一个边就是一个 channel<br><img src="/../img/VLSI-what-is-a-channel.png" srcset="/img/loading.gif" lazyload></li>
<li>$W_{ni} &#x3D; 1, W_{pi} &#x3D; 2$ 意味着 $\mu_n &#x3D; 2\mu_p$</li>
</ul>
<p>有 $W_p &#x3D; 2W_n$ 等价于 $C_p &#x3D; 2C_n$.</p>
<h2 id="CMOS-Inverter-Gate"><a href="#CMOS-Inverter-Gate" class="headerlink" title="CMOS Inverter Gate"></a>CMOS Inverter Gate</h2><p>CMOS 中常见的参数含义:</p>
<ul>
<li>$\mu_n$, 电子迁移率, 表示在电场作用下, 电子在半导体材料中的移动速度</li>
<li>$\mu_p$, 空穴迁移率, 表示在电场作用下, 空穴在半导体材料中的移动速度</li>
<li>$C_{ox}$, 栅氧化层电容, 表示栅极与沟道之间的单位面积电容, <code>ox</code> 是 oxide 的意思</li>
<li>$V_{T0,n}$, NMOS 的阈值电压, 表示 NMOS 晶体管开始导通所需的栅源电压 $V_{GS}$</li>
<li>$V_{T0,p}$, PMOS 的阈值电压, 表示 PMOS 晶体管开始导通所需的栅源电压 $V_{GS}$</li>
</ul>
<h2 id="已知-Delay-计算-frequency"><a href="#已知-Delay-计算-frequency" class="headerlink" title="已知 Delay 计算 frequency"></a>已知 Delay 计算 frequency</h2><p>一个 Stage 的 Delay 是 $D$, 有 $2N$ 个 stages, 则 frequency 可以计算为: $F &#x3D; \frac{1}{2N \times D}$</p>
<p>对于 N-stage ring oscillator 而言, 其有 $2N$ 个 stage delays.</p>
<h2 id="Logic-effort"><a href="#Logic-effort" class="headerlink" title="Logic effort"></a>Logic effort</h2><p>$$<br>\displaylines<br>{<br>\begin{aligned}<br>g &#x3D; \frac{逻辑门的输入电容}{反相器的输入电容}<br>\end{aligned}<br>}<br>$$</p>
<h2 id="Electrical-effort"><a href="#Electrical-effort" class="headerlink" title="Electrical effort"></a>Electrical effort</h2><p>$$<br>\displaylines<br>{<br>\begin{aligned}<br>h &#x3D; \frac{C_{out}}{C_{in}}<br>\end{aligned}<br>}<br>$$</p>
<h2 id="FO4-inverter-的-Parasitic-Delay"><a href="#FO4-inverter-的-Parasitic-Delay" class="headerlink" title="FO4 inverter 的 Parasitic Delay"></a>FO4 inverter 的 Parasitic Delay</h2><p>FO4 反相器是指一个反相器驱动四个相同反相器的负载. 尽管负载增加了, 但 Parasitic Delay 主要与反相器内部的寄生电容和电阻有关, 而不直接依赖于负载. 因此 parasitic delay 还是 1.</p>
<h2 id="Multistage-logic-network"><a href="#Multistage-logic-network" class="headerlink" title="Multistage logic network"></a>Multistage logic network</h2><p>多级电路, 其 logit effort 称 Path Logic Effort, $G$:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>G &#x3D; \prod g_i<br>\end{aligned}<br>}<br>$$</p>
<p>其 electrical effort 称 Path electrical effort, $H$:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>H &#x3D; \frac{C_{out-path}}{C_{in-path}}<br>\end{aligned}<br>}<br>$$</p>
<p>如果没有 branch, 那么总 effort 称 Path effort, $F$:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>F &#x3D; \prod f_i &#x3D; \prod g_i h_i<br>\end{aligned}<br>}<br>$$</p>
<p>主要还是算一条 Path, 有 branch 的就多算一个 branch effort.</p>
<p>示例:<br><img src="/../img/VLSI-logic-effort-example.jpg" srcset="/img/loading.gif" lazyload></p>
<p>$C_{in}$ 的计算方法:<br><img src="/../img/VLSI-how-to-calc-gate-size.png" srcset="/img/loading.gif" lazyload></p>
<p>之后就可以用 $C_{in}$ (似乎就是 Gate size) 来得到 PMOS 和 NMOS 的宽度.</p>
<p>算最小延迟:<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>D &#x3D; N F^{\frac{1}{N}} + P<br>\end{aligned}<br>}<br>$$</p>
<h2 id="Power"><a href="#Power" class="headerlink" title="Power"></a>Power</h2><p>计算瞬时功率 (Instantaneous Power):<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>P(t) &#x3D; V(t) \times I(t)<br>\end{aligned}<br>}<br>$$</p>
<p>计算能量 (Energy):<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>E &#x3D; \int_{t_1}^{t_2} P(t) dt<br>\end{aligned}<br>}<br>$$</p>
<p>计算平均功率 (Average Power):<br>$$<br>\displaylines<br>{<br>\begin{aligned}<br>P_{avg} &#x3D; \frac{1}{T} \int_0^T P(t) dt<br>\end{aligned}<br>}<br>$$</p>
<h1 id="期末考点整理"><a href="#期末考点整理" class="headerlink" title="期末考点整理"></a>期末考点整理</h1><p>Q1, Q2 考得比较固定. 大概率有原题.</p>
<h2 id="202104"><a href="#202104" class="headerlink" title="202104"></a>202104</h2><h3 id="Q1"><a href="#Q1" class="headerlink" title="Q1"></a>Q1</h3><ul>
<li>解释 Fabrication sequence of CMOS devices</li>
<li>画出 4-input NAND gate, 需要选定 width 以达到 $\mu_n &#x3D; 2 \cdot \mu_p$, 计算出 logit effort</li>
<li>通过 $\mu_n$ (mobility of electron) 和 $C_{ox}$ (capacitance per unit area of the gate oxide) 计算 threshold voltage  $V_t$</li>
<li>transistor 工作的 mode 判断</li>
<li>lowering $V_{DD}$ 以及 scale $V_t$ 对 dynamic power consumption 以及 static power consumption 的影响</li>
<li>根据设计图, 判断 delay 大小, 如何计算 delay 大小</li>
<li>input capacitances 和 delay 的关系</li>
</ul>
<h3 id="Q2"><a href="#Q2" class="headerlink" title="Q2"></a>Q2</h3><ul>
<li>绘制 static CMOS inverter, 有 $\mu_n &#x3D; 3 \cdot \mu_p$, $V_{inv} &#x3D; 0.5 V_{DD}$</li>
<li>已知 capacitance, $V_{DD}$ 以及频率, 计算 inverter 消耗的 power</li>
<li>根据表达式绘制 transistor-level schematic circuit, 如 $F&#x3D;ABD+CD$</li>
<li>绘制 $\overline{F}$ 的 stick diagram, 包括 merged active and bulk connections</li>
<li>如何 size the transistor 来满足 inverter’s output characteristics</li>
<li>Estimate the area of the $\overline{F}$ layout fron the stick diagram</li>
</ul>
<h3 id="Q3"><a href="#Q3" class="headerlink" title="Q3"></a>Q3</h3><ul>
<li>电路的名称</li>
<li>已知 channel-length modulation ($\lambda$), 计算 transfer function</li>
<li>解释, 为什么当  load capacitance 增大时 Miller effect vanishes</li>
<li>辨识出 coupling types, 考虑 AC 和 DC signals</li>
</ul>
<h3 id="Q4"><a href="#Q4" class="headerlink" title="Q4"></a>Q4</h3><ul>
<li>电路的名称</li>
<li>绘制出 stick layout diagram</li>
<li>用 one metal layer 绘制出 source-drain interconnections between the transistors</li>
<li>解释, 为什么 pad and pin selections 在 analog layout design 中很重要</li>
</ul>
<h2 id="202112"><a href="#202112" class="headerlink" title="202112"></a>202112</h2><h3 id="Q1-1"><a href="#Q1-1" class="headerlink" title="Q1"></a>Q1</h3><ul>
<li>写出 delay 的表达式, 已知 path electrical effort 计算 delay value</li>
<li>利用 transfer curve 计算 noise margins</li>
<li>已知 caoacitance 以及频率, 计算 power</li>
<li>vertical views of the CMOS inverter</li>
<li>解释, 为什么 p-substrate 和 n-well 需要分别连接 GND 和 $V_{DD}$</li>
<li>根据示意图以及 threshold voltages, 给出 output voltage 的表达式</li>
<li>找到满足指定 $V_{th}$ 的 $W&#x2F;L$</li>
<li>什么 input voltage 会让 inverter 输出 maximum current</li>
</ul>
<h3 id="Q2-1"><a href="#Q2-1" class="headerlink" title="Q2"></a>Q2</h3><ul>
<li>用指定 input static gate 根据公式画出 transistor-level schematic circuit diagram</li>
<li>绘制 stick diagram</li>
<li>size the transistors 来满足 inverter’s output characteristics</li>
<li>Estimate the area of the Y layout from the stick diagram</li>
</ul>
<h3 id="Q3-1"><a href="#Q3-1" class="headerlink" title="Q3"></a>Q3</h3><ul>
<li>已知 width 和 length 求 capacitance</li>
<li>算 electrostatic potential in the substrate region</li>
<li>算 The electrostatic potential in oxide-semiconductor interface</li>
<li>算 The depletion layer width</li>
<li>算 The charge contained in the depletion region and the inverted region under the gate</li>
<li>算 body effect coefficient</li>
<li>算 oxide thickness</li>
<li>画处于 triode region 的 schematic diagram</li>
<li>对比 IV-characteristics</li>
</ul>
<h3 id="Q4-1"><a href="#Q4-1" class="headerlink" title="Q4"></a>Q4</h3><ul>
<li>算 sheet resistance</li>
<li>算 skin depth</li>
<li>画出 equivalent circuit</li>
<li>用 Elmore delay model 写出 expressions</li>
<li>Estimate the energy per unit length to send a bit of information</li>
<li>Determine the power consumed by the layer of metal and discuss its implications</li>
</ul>
<h2 id="202212"><a href="#202212" class="headerlink" title="202212"></a>202212</h2><h3 id="Q1-2"><a href="#Q1-2" class="headerlink" title="Q1"></a>Q1</h3><ul>
<li>算 gate-to-source capacitance</li>
<li>如何减小 MOSFET’s transconductance $g_m$</li>
<li>证明一个公式 $2 \pi f_T &#x3D; …$</li>
<li>如何增大 $f_T$ of MOSFET</li>
<li>得出 6-input AND gate 的 delay expression 并计算 delay value</li>
<li>根据 layout 画出 circuit diagram, 根据 stick diagram 估计 are of the Y layout</li>
<li>计算 threshold voltage value</li>
<li>得出 operation mode</li>
<li>找出满足指定 $V_{th}$ 值的 $W&#x2F;L$</li>
<li>what input voltage will the inverter draw the maximum current</li>
</ul>
<h3 id="Q2-2"><a href="#Q2-2" class="headerlink" title="Q2"></a>Q2</h3><ul>
<li>根据 function 画出 transistor-level schematic circuit diagram</li>
<li>Draw a stick diagram for the circuit Y</li>
<li>size the transistors to match the inverter’s output characteristics</li>
<li>Estimate the area of the Y layout from the stick diagram</li>
</ul>
<h3 id="Q3-2"><a href="#Q3-2" class="headerlink" title="Q3"></a>Q3</h3><ul>
<li>Draw the complete small signal model with capacitances for a MOSFET</li>
<li>用 Miller theorem 得到 equivalent input capacitance</li>
<li>Draw the equivalent circuit after applying the Miller theorem</li>
<li>Which technique can be used to find the poles of the transfer function</li>
<li>画图解释 Bode’s rule</li>
<li>differential voltage gain 的表达式</li>
<li>Draw the cross-section of an enhancement p-type MOSFET</li>
</ul>
<h3 id="Q4-2"><a href="#Q4-2" class="headerlink" title="Q4"></a>Q4</h3><ul>
<li>Draw the small signal models for an NMOS and PMOS device</li>
<li>What factors affect the gain of a CMOS amplifier</li>
<li>What is the purpose of using Source follower as a buffer</li>
</ul>
<h2 id="202312"><a href="#202312" class="headerlink" title="202312"></a>202312</h2><h3 id="Q1-3"><a href="#Q1-3" class="headerlink" title="Q1"></a>Q1</h3><ul>
<li>计算 midpoint voltage $V_x$ 以及 output voltage $V_{out}$</li>
<li>估计 delay</li>
<li>根据 stick diagram 写出 logical function</li>
<li>画出 side view (cross-section)</li>
<li>什么是 body effect, 其与 threshold voltage 的关系</li>
<li>symmetric</li>
<li>beta ratio, switching threshold</li>
<li>relative device width</li>
</ul>
<h3 id="Q2-3"><a href="#Q2-3" class="headerlink" title="Q2"></a>Q2</h3><ul>
<li>根据 function 画出 transistor-level schematic circuit diagram</li>
<li>画出 stick diagram</li>
<li>Correctly size the transistors</li>
<li>Estimate the area of the Y layout</li>
</ul>
<h3 id="Q3-3"><a href="#Q3-3" class="headerlink" title="Q3"></a>Q3</h3><ul>
<li>计算 $V_{GS}$</li>
<li>计算 $V_{DS}$</li>
<li>Draw the small signal model of the device</li>
<li>design a current source</li>
</ul>
<h3 id="Q4-3"><a href="#Q4-3" class="headerlink" title="Q4"></a>Q4</h3><ul>
<li>What is the resulting voltage gain</li>
<li>increasing the output impedance</li>
<li>create a simplified telescopic cascade</li>
<li>List the factors that influence the gain of a CMOS amplifier</li>
<li>CTAT, PTAT</li>
<li>Explain Bode’s rule with the help of a diagram</li>
</ul>
<h1 id="复习部分注意"><a href="#复习部分注意" class="headerlink" title="复习部分注意"></a>复习部分注意</h1><ul>
<li>跳过了 CMOS Fabrication 的内容</li>
<li>Inverter Mask Set 部分没看懂</li>
<li>需要注意 Area Estimation 是怎么算的</li>
<li>Lec3, 4 基本全跳过了</li>
<li>Lec5 很多没看懂</li>
<li>PPT 里的 examle 大概率会考到</li>
<li>Lec6 里的 Multistage 没记</li>
</ul>

                
              </div>
            
            <hr/>
            <div>
              <div class="post-metas my-3">
  
    <div class="post-meta mr-3 d-flex align-items-center">
      <i class="iconfont icon-category"></i>
      

<span class="category-chains">
  
  
    
      <span class="category-chain">
        
  <a href="/categories/VLSI/" class="category-chain-item">VLSI</a>
  
  

      </span>
    
  
</span>

    </div>
  
  
</div>


              
  

  <div class="license-box my-3">
    <div class="license-title">
      <div>VLSI-课程部分知识点</div>
      <div>http://example.com/2024/10/21/VLSI-课程部分知识点/</div>
    </div>
    <div class="license-meta">
      
        <div class="license-meta-item">
          <div>作者</div>
          <div>Jie</div>
        </div>
      
      
        <div class="license-meta-item license-meta-date">
          <div>发布于</div>
          <div>2024年10月21日</div>
        </div>
      
      
      <div class="license-meta-item">
        <div>许可协议</div>
        <div>
          
            
            
              <a target="_blank" href="https://creativecommons.org/licenses/by/4.0/">
              <span class="hint--top hint--rounded" aria-label="BY - 署名">
                <i class="iconfont icon-by"></i>
              </span>
              </a>
            
          
        </div>
      </div>
    </div>
    <div class="license-icon iconfont"></div>
  </div>



              
                <div class="post-prevnext my-3">
                  <article class="post-prev col-6">
                    
                    
                      <a href="/2024/10/22/Vagrant-%E5%9F%BA%E6%9C%AC%E4%BD%BF%E7%94%A8/" title="Vagrant-基本使用">
                        <i class="iconfont icon-arrowleft"></i>
                        <span class="hidden-mobile">Vagrant-基本使用</span>
                        <span class="visible-mobile">上一篇</span>
                      </a>
                    
                  </article>
                  <article class="post-next col-6">
                    
                    
                      <a href="/2024/10/19/Linux-%E6%A8%A1%E6%8B%9F-I2C-%E9%80%9A%E4%BF%A1/" title="Linux-模拟-I2C-通信">
                        <span class="hidden-mobile">Linux-模拟-I2C-通信</span>
                        <span class="visible-mobile">下一篇</span>
                        <i class="iconfont icon-arrowright"></i>
                      </a>
                    
                  </article>
                </div>
              
            </div>

            
  <article id="comments" lazyload>
    
  <script type="text/javascript">
    Fluid.utils.loadComments('#comments', function() {
      var light = 'github-light';
      var dark = 'github-dark';
      var schema = document.documentElement.getAttribute('data-user-color-scheme');
      if (schema === 'dark') {
        schema = dark;
      } else {
        schema = light;
      }
      window.UtterancesThemeLight = light;
      window.UtterancesThemeDark = dark;
      var s = document.createElement('script');
      s.setAttribute('src', 'https://utteranc.es/client.js');
      s.setAttribute('repo', 'zKurisu/comments-utterances');
      s.setAttribute('issue-term', 'pathname');
      
      s.setAttribute('label', 'utterances');
      
      s.setAttribute('theme', schema);
      s.setAttribute('crossorigin', 'anonymous');
      document.getElementById('comments').appendChild(s);
    })
  </script>
  <noscript>Please enable JavaScript to view the comments</noscript>


  </article>


          </article>
        </div>
      </div>
    </div>

    <div class="side-col d-none d-lg-block col-lg-2">
      
  <aside class="sidebar" style="margin-left: -1rem">
    <div id="toc">
  <p class="toc-header"><i class="iconfont icon-list"></i>&nbsp;目录</p>
  <div class="toc-body" id="toc-body"></div>
</div>



  </aside>


    </div>
  </div>
</div>





  



  



  



  



  


  
  









    

    
      <a id="scroll-top-button" aria-label="TOP" href="#" role="button">
        <i class="iconfont icon-arrowup" aria-hidden="true"></i>
      </a>
    

    
      <div class="modal fade" id="modalSearch" tabindex="-1" role="dialog" aria-labelledby="ModalLabel"
     aria-hidden="true">
  <div class="modal-dialog modal-dialog-scrollable modal-lg" role="document">
    <div class="modal-content">
      <div class="modal-header text-center">
        <h4 class="modal-title w-100 font-weight-bold">搜索</h4>
        <button type="button" id="local-search-close" class="close" data-dismiss="modal" aria-label="Close">
          <span aria-hidden="true">&times;</span>
        </button>
      </div>
      <div class="modal-body mx-3">
        <div class="md-form mb-5">
          <input type="text" id="local-search-input" class="form-control validate">
          <label data-error="x" data-success="v" for="local-search-input">关键词</label>
        </div>
        <div class="list-group" id="local-search-result"></div>
      </div>
    </div>
  </div>
</div>

    

    
  </main>

  <footer>
    <div class="footer-inner">
  
    <div class="footer-content">
       <a href="https://hexo.io" target="_blank" rel="nofollow noopener"><span>Jie</span></a> <i class="iconfont icon-love"></i> <a href="https://github.com/fluid-dev/hexo-theme-fluid" target="_blank" rel="nofollow noopener"><span>Orkarin</span></a> 
    </div>
  
  
    <div class="statistics">
  
  

  
    
      <span id="busuanzi_container_site_pv" style="display: none">
        总访问量 
        <span id="busuanzi_value_site_pv"></span>
         次
      </span>
    
    
      <span id="busuanzi_container_site_uv" style="display: none">
        总访客数 
        <span id="busuanzi_value_site_uv"></span>
         人
      </span>
    
    
  
</div>

  
  
  
</div>

  </footer>

  <!-- Scripts -->
  
  <script  src="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.js" ></script>
  <link  rel="stylesheet" href="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.css" />

  <script>
    NProgress.configure({"showSpinner":false,"trickleSpeed":100})
    NProgress.start()
    window.addEventListener('load', function() {
      NProgress.done();
    })
  </script>


<script  src="https://lib.baomitu.com/jquery/3.6.0/jquery.min.js" ></script>
<script  src="https://lib.baomitu.com/twitter-bootstrap/4.6.1/js/bootstrap.min.js" ></script>
<script  src="/js/events.js" ></script>
<script  src="/js/plugins.js" ></script>


  <script  src="https://lib.baomitu.com/typed.js/2.0.12/typed.min.js" ></script>
  <script>
    (function (window, document) {
      var typing = Fluid.plugins.typing;
      var subtitle = document.getElementById('subtitle');
      if (!subtitle || !typing) {
        return;
      }
      var text = subtitle.getAttribute('data-typed-text');
      
        typing(text);
      
    })(window, document);
  </script>




  
    <script  src="/js/img-lazyload.js" ></script>
  




  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/tocbot/4.18.2/tocbot.min.js', function() {
    var toc = jQuery('#toc');
    if (toc.length === 0 || !window.tocbot) { return; }
    var boardCtn = jQuery('#board-ctn');
    var boardTop = boardCtn.offset().top;

    window.tocbot.init({
      tocSelector     : '#toc-body',
      contentSelector : '.markdown-body',
      headingSelector : CONFIG.toc.headingSelector || 'h1,h2,h3,h4,h5,h6',
      linkClass       : 'tocbot-link',
      activeLinkClass : 'tocbot-active-link',
      listClass       : 'tocbot-list',
      isCollapsedClass: 'tocbot-is-collapsed',
      collapsibleClass: 'tocbot-is-collapsible',
      collapseDepth   : CONFIG.toc.collapseDepth || 0,
      scrollSmooth    : true,
      headingsOffset  : -boardTop
    });
    if (toc.find('.toc-list-item').length > 0) {
      toc.css('visibility', 'visible');
    }
  });
</script>


  <script src=https://lib.baomitu.com/clipboard.js/2.0.10/clipboard.min.js></script>

  <script>Fluid.plugins.codeWidget();</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/anchor-js/4.3.1/anchor.min.js', function() {
    window.anchors.options = {
      placement: CONFIG.anchorjs.placement,
      visible  : CONFIG.anchorjs.visible
    };
    if (CONFIG.anchorjs.icon) {
      window.anchors.options.icon = CONFIG.anchorjs.icon;
    }
    var el = (CONFIG.anchorjs.element || 'h1,h2,h3,h4,h5,h6').split(',');
    var res = [];
    for (var item of el) {
      res.push('.markdown-body > ' + item.trim());
    }
    if (CONFIG.anchorjs.placement === 'left') {
      window.anchors.options.class = 'anchorjs-link-left';
    }
    window.anchors.add(res.join(', '));
  });
</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.js', function() {
    Fluid.plugins.fancyBox();
  });
</script>


  <script>Fluid.plugins.imageCaption();</script>

  
      <script>
        if (!window.MathJax) {
          window.MathJax = {
            tex    : {
              inlineMath: { '[+]': [['$', '$']] }
            },
            loader : {
              load: ['ui/lazy']
            },
            options: {
              renderActions: {
                insertedScript: [200, () => {
                  document.querySelectorAll('mjx-container').forEach(node => {
                    let target = node.parentNode;
                    if (target.nodeName.toLowerCase() === 'li') {
                      target.parentNode.classList.add('has-jax');
                    }
                  });
                }, '', false]
              }
            }
          };
        } else {
          MathJax.startup.document.state(0);
          MathJax.texReset();
          MathJax.typeset();
          MathJax.typesetPromise();
        }
      </script>
    

  <script  src="https://lib.baomitu.com/mathjax/3.2.1/es5/tex-mml-chtml.js" ></script>

  <script  src="/js/local-search.js" ></script>

  <script defer src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" ></script>





<!-- 主题的启动项，将它保持在最底部 -->
<!-- the boot of the theme, keep it at the bottom -->
<script  src="/js/boot.js" ></script>


  

  <noscript>
    <div class="noscript-warning">博客在允许 JavaScript 运行的环境下浏览效果更佳</div>
  </noscript>
</body>
</html>
