#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 17 17:21:54 2021
# Process ID: 26872
# Current directory: C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28620 C:\Users\86198\Desktop\数字电路实验\Lab10\fpgaol_uart.srcs\sources_1\ip\fifo_32x8bit_0\fifo_32x8bit_0.dcp
# Log file: C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/vivado.log
# Journal file: C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp
Command: open_checkpoint C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1017.770 ; gain = 0.000
WARNING: [Vivado 12-8410] Design file 'C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp' has failed integrity check (2).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1041.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4397] Generator change detected checking ShapeConfig Enum. shapeDB will be regenerated.
Parsing XDC File [C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0/fifo_32x8bit_0_early.xdc]
Finished Parsing XDC File [C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0/fifo_32x8bit_0_early.xdc]
WARNING: [Designutils 20-3624] Found incompatible version of design analysis file contained in checkpoint C:/Users/86198/Desktop/数字电路实验/Lab10/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp. Use a design checkpoint generated with latest release.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1164.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.695 ; gain = 288.926
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 17 17:38:10 2021...
