// Seed: 2348951604
module module_0;
  wire id_2;
  assign module_1.id_2 = 0;
  assign id_2 = id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(1 & id_2 == 1'b0), .id_4(id_1 == (id_2 - id_1) | id_2)
  );
  bufif0 primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
