@W: BN137 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\testagl30k\ringosc_version0_2_glitcher\smartgen\ctrlringosc\ctrlringosc.vhd":32:4:32:13|Found combinational loop during mapping at net RingOscillator_0.Y
@W: MT462 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\testagl30k\ringosc_version0_2_glitcher\smartgen\common\vhdl\flashfreeze_filter.vhd":64:3:64:23|Net fffffff_0.fffffff_wrapper_inst.U0.Primary_Filter_Instance.clock_to_user_logic_temp appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\testagl30k\ringosc_version0_2_glitcher\component\work\ringoscillator\ringoscillator.vhd":291:0:291:6|Net RingOscillator_0.AO14_15_Y appears to be an unidentified clock source. Assuming default frequency. 
@W: BN137 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\testagl30k\ringosc_version0_2_glitcher\smartgen\ctrlringosc\ctrlringosc.vhd":32:4:32:13|Found combinational loop during mapping at net RingOscillator_0.CTRLRINGoSC_0.Y
@W: MT420 |Found inferred clock ringO_cnt|CLK_OUT_net_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_OUT_net_0"
