
---------- Begin Simulation Statistics ----------
final_tick                               1727408689173                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202572                       # Simulator instruction rate (inst/s)
host_mem_usage                                3643228                       # Number of bytes of host memory used
host_op_rate                                   380988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23297.93                       # Real time elapsed on the host
host_tick_rate                               39185473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4719516754                       # Number of instructions simulated
sim_ops                                    8876227447                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.912940                       # Number of seconds simulated
sim_ticks                                912940479666                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          148563296                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect            36308                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect         7574399                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       249690068                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits        105334835                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     148563296                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses       43228461                       # Number of indirect misses.
system.cpu00.branchPred.lookups             249690068                       # Number of BP lookups
system.cpu00.branchPred.usedRAS              48490238                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted        52850                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads              1566089470                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              628605193                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts         7574926                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                178225077                       # Number of branches committed
system.cpu00.commit.bw_lim_events           171895273                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls       3281670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts     714831484                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          886720937                       # Number of instructions committed
system.cpu00.commit.committedOps           2252666332                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples   2651927599                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.849445                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.119122                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0   2037387261     76.83%     76.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1    280162554     10.56%     87.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     33635185      1.27%     88.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     72074403      2.72%     91.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      3988537      0.15%     91.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5     19153258      0.72%     92.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6     33290319      1.26%     93.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       340809      0.01%     93.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8    171895273      6.48%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total   2651927599                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                 17680628                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls           33670678                       # Number of function calls committed.
system.cpu00.commit.int_insts              2223647185                       # Number of committed integer instructions.
system.cpu00.commit.loads                   312224316                       # Number of loads committed
system.cpu00.commit.membars                    103978                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass     26215281      1.16%      1.16% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu     1608920386     71.42%     72.59% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          8209      0.00%     72.59% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv      142618295      6.33%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd         8214      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu       1572878      0.07%     78.99% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     78.99% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt        524292      0.02%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc        57488      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            6      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead     305414761     13.56%     92.57% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite    152341285      6.76%     99.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead      6809555      0.30%     99.64% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite      8175682      0.36%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      2252666332                       # Class of committed instruction
system.cpu00.commit.refs                    472741283                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 886720937                       # Number of Instructions Simulated
system.cpu00.committedOps                  2252666332                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.091799                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.091799                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles          2239415277                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           3025348511                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles               99554201                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               256162653                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles              7578680                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles           138825759                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 349484997                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                    17878374                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                 182998998                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                    14378016                       # TLB misses on write requests
system.cpu00.fetch.Branches                 249690068                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               117671887                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                  2616134185                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes               46523                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         3205                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1298297060                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles               3800                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles         2793                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles         5146                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles              15157360                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.TlbCycles                       11                       # Number of cycles fetch has spent waiting for tlb
system.cpu00.fetch.branchRate                0.091076                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        117808750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches        153825073                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.473561                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples       2741536570                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.230126                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.734618                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0             2238050996     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                9475992      0.35%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               30293867      1.10%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               22398448      0.82%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               14791733      0.54%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5               40672267      1.48%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               41222540      1.50%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               31732085      1.16%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              312898642     11.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total         2741536570                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                14114086                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                9506429                       # number of floating regfile writes
system.cpu00.idleCycles                         26432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts            7618128                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              197895256                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   1.031498                       # Inst execution rate
system.cpu00.iew.exec_refs                  816077179                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                182998637                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles             924240501                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           386709582                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts          3183374                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts           39550                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts          198106433                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        2967488852                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           633078542                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts          371629                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          2827917160                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents             12802207                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents           143816012                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles              7578680                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles           188554567                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked     87879643                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads      123092062                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses         1139                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation         4023                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads     74485268                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores     37589466                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents         4023                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect      4751514                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      2866614                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              4094510684                       # num instructions consuming a value
system.cpu00.iew.wb_count                  2543730195                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.445696                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1824906129                       # num instructions producing a value
system.cpu00.iew.wb_rate                     0.927839                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   2543783658                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             5182504032                       # number of integer regfile reads
system.cpu00.int_regfile_writes            2452115127                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.323436                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.323436                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass        26251835      0.93%      0.93% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          1832635466     64.80%     65.72% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               8747      0.00%     65.73% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv           151021947      5.34%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd              8369      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu            1572882      0.06%     71.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt             524292      0.02%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc             57594      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                8      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             1      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             3      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            4      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            3      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          587149030     20.76%     91.90% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite         174850750      6.18%     98.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead      45962146      1.63%     99.71% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite      8245710      0.29%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           2828288787                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses              68193020                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads         125101709                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses     17728773                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes         17867576                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                  53887908                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.019053                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu              21556163     40.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead             18556629     34.44%     74.44% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite             2485629      4.61%     79.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead        11229869     20.84%     99.89% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite          59618      0.11%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           2787731840                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       8327006336                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   2526001422                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      3664447793                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               2964177716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              2828288787                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded           3311136                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined     714822520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued          105991                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved        29464                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined   1761566844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples   2741536570                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.031644                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.776874                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0        1736015381     63.32%     63.32% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1         344638793     12.57%     75.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2         192444347      7.02%     82.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3         142278283      5.19%     88.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4         159510517      5.82%     93.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          58191878      2.12%     96.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          50722416      1.85%     97.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          23289143      0.85%     98.74% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          34445812      1.26%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total    2741536570                       # Number of insts issued each cycle
system.cpu00.iq.rate                         1.031634                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 117672532                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         672                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads        16841514                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       36447252                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          386709582                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores         198106433                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads            1135532037                       # number of misc regfile reads
system.cpu00.numCycles                     2741563002                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles            1358905207                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          2757190425                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents            435457721                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              147257325                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents            138307865                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents           118455295                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          8944374133                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           3005284253                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        3734607856                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               325517346                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents            296924736                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles              7578680                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles           902129861                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps              977417442                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups        14163733                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups     5749494239                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles       148151                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts             1400                       # count of serializing insts renamed
system.cpu00.rename.skidInsts               876673549                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts         1400                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 5447528478                       # The number of ROB reads
system.cpu00.rob.rob_writes                6024614864                       # The number of ROB writes
system.cpu00.timesIdled                           361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                1061                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups            1709116                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect               50                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect             261                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted         2181342                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits          1220741                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups       1709116                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses         488375                       # Number of indirect misses.
system.cpu01.branchPred.lookups               2181342                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   702                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads                10897516                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                7321823                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             838                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                  2179386                       # Number of branches committed
system.cpu01.commit.bw_lim_events              134831                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts         10064                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts            9335536                       # Number of instructions committed
system.cpu01.commit.committedOps             16753972                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples     34589504                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.484366                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.403231                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     29689190     85.83%     85.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1313003      3.80%     89.63% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          745      0.00%     89.63% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      1505404      4.35%     93.98% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       949128      2.74%     96.73% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       400528      1.16%     97.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       131258      0.38%     98.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       465417      1.35%     99.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       134831      0.39%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     34589504                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                598                       # Number of function calls committed.
system.cpu01.commit.int_insts                13174767                       # Number of committed integer instructions.
system.cpu01.commit.loads                     1487186                       # Number of loads committed
system.cpu01.commit.membars                      1122                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass          562      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       13166680     78.59%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult             1      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            1      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu       1572878      9.39%     87.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     87.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt        524292      3.13%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        962889      5.75%     96.86% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         2347      0.01%     96.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead       524297      3.13%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        16753972                       # Class of committed instruction
system.cpu01.commit.refs                      1489541                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                   9335536                       # Number of Instructions Simulated
system.cpu01.committedOps                    16753972                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             3.706184                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       3.706184                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles            30012005                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts             16767529                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles                1382504                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                 2799339                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                  844                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles              396798                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                   1487751                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                        1618                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                      2592                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu01.fetch.Branches                   2181342                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                 1771478                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                    32811204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          258                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                      9344839                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               1214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         3704                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  1688                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.063046                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles          1774266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches          1221443                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.270088                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples         34591490                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.484819                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.696802                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               31195659     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 622599      1.80%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    929      0.00%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 688428      1.99%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 400260      1.16%     95.13% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                 263660      0.76%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    501      0.00%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 197106      0.57%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1222348      3.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           34591490                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                 5767271                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                3145858                       # number of floating regfile writes
system.cpu01.idleCycles                          7721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                940                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches                2179852                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   0.628500                       # Inst execution rate
system.cpu01.iew.exec_refs                    6475778                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                     2591                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles              28810579                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts             1488449                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              637                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts               3035                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts          16764360                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts             6473187                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             565                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts            21745593                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                  607                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                  844                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               67082                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked      1050657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1106                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads         1263                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores          680                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          855                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect           85                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers                18177671                       # num instructions consuming a value
system.cpu01.iew.wb_count                    16759290                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.723683                       # average fanout of values written-back
system.cpu01.iew.wb_producers                13154863                       # num instructions producing a value
system.cpu01.iew.wb_rate                     0.484384                       # insts written-back per cycle
system.cpu01.iew.wb_sent                     16759937                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads               24649584                       # number of integer regfile reads
system.cpu01.int_regfile_writes              10473096                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.269819                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.269819                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass            1351      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            13171655     60.57%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                  3      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                  14      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                24      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu            1572878      7.23%     67.81% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     67.81% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt             524292      2.41%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 6      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                8      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             968244      4.45%     74.67% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              2630      0.01%     74.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead       5505044     25.32%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             21746158                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses               8912995                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads          17039562                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes          3145987                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                    788827                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.036274                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1060      0.13%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  776      0.10%      0.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 561      0.07%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead          786430     99.70%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses             13620639                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads         61833225                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses     13613477                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes        13628761                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                 16762513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued                21746158                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded              1847                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined         10387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued             154                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved          160                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined        14077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples     34591490                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.628656                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.756288                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          29320725     84.76%     84.76% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            889503      2.57%     87.33% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           1313403      3.80%     91.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            133888      0.39%     91.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            460321      1.33%     92.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            597924      1.73%     94.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            395038      1.14%     95.72% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7           1218451      3.52%     99.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            262237      0.76%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      34591490                       # Number of insts issued each cycle
system.cpu01.iq.rate                         0.628516                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                   1772088                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         624                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads            6272                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2606                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads            1488449                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              3035                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads              10835407                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                       34599211                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean   276506488062                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::stdev  352527998656.242432                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value   2769267627                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value 674290679355                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  897889224987                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED 829519464186                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                 5144498151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles              29214220                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps            20935065                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents               729905                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles                1515018                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups            37211365                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts             16766185                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands          20947784                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles                 2997776                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                  844                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles              861834                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                  12719                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups         5767550                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups       14689213                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles         1798                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                 1987347                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                   51218657                       # The number of ROB reads
system.cpu01.rob.rob_writes                  33530060                       # The number of ROB writes
system.cpu01.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups            1808883                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect               47                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             271                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted         2279681                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits          1269947                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups       1808883                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses         538936                       # Number of indirect misses.
system.cpu02.branchPred.lookups               2279681                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                   815                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads                11386329                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                7615116                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts            1194                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                  2276915                       # Number of branches committed
system.cpu02.commit.bw_lim_events              135578                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls          1702                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts         12965                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts            9676875                       # Number of instructions committed
system.cpu02.commit.committedOps             17339861                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples     34586365                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.501350                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.415132                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     29439394     85.12%     85.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1412467      4.08%     89.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          734      0.00%     89.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      1604922      4.64%     93.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       998885      2.89%     96.73% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       399172      1.15%     97.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       131355      0.38%     98.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       463858      1.34%     99.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       135578      0.39%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     34586365                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                606                       # Number of function calls committed.
system.cpu02.commit.int_insts                13711906                       # Number of committed integer instructions.
system.cpu02.commit.loads                     1535983                       # Number of loads committed
system.cpu02.commit.membars                      1132                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass          563      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       13703752     79.03%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             1      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            1      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu       1572878      9.07%     88.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     88.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt        524292      3.02%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       1011686      5.83%     96.96% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2366      0.01%     96.98% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead       524297      3.02%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        17339861                       # Class of committed instruction
system.cpu02.commit.refs                      1538357                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                   9676875                       # Number of Instructions Simulated
system.cpu02.committedOps                    17339861                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             3.574918                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       3.574918                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles            29759769                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts             17357451                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles                1483950                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                 2947364                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                 1227                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles              396895                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                   1536880                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                        1638                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                      2528                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu02.fetch.Branches                   2279681                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                 1871278                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                    32706661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          262                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                      9688446                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles               1282                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         6153                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  2454                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.065898                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles          1873620                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches          1270762                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.280061                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples         34589205                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.501911                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.722659                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               31045265     89.75%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 672398      1.94%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    933      0.00%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 738416      2.13%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 398661      1.15%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                 264472      0.76%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    554      0.00%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 197181      0.57%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1271325      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           34589205                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu02.idleCycles                          4826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts               1321                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches                2277734                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   0.645632                       # Inst execution rate
system.cpu02.iew.exec_refs                    6525467                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                     2528                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles              28550319                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts             1537637                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts              676                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts               2967                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts          17353983                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts             6522939                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             649                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts            22335025                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                  574                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                 1227                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               67046                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked      1050901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1178                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads         1654                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores          593                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect         1214                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect          107                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers                18715985                       # num instructions consuming a value
system.cpu02.iew.wb_count                    17347577                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.726453                       # average fanout of values written-back
system.cpu02.iew.wb_producers                13596277                       # num instructions producing a value
system.cpu02.iew.wb_rate                     0.501462                       # insts written-back per cycle
system.cpu02.iew.wb_sent                     17348606                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads               25237898                       # number of integer regfile reads
system.cpu02.int_regfile_writes              10914618                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.279727                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.279727                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass            1719      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            13711113     61.39%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  3      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                23      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu            1572878      7.04%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt             524292      2.35%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 4      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                8      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1018053      4.56%     75.34% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              2548      0.01%     75.35% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead       5505017     24.65%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             22335674                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses               8912968                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads          17039506                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                    790435                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.035389                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2588      0.33%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  853      0.11%      0.44% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 562      0.07%      0.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead          786432     99.49%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses             14211422                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads         63011781                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses     14201766                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes        14222142                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                 17352019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued                22335674                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              1964                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined         14121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued             299                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved          262                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined        17745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples     34589205                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.645741                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.773434                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          29120271     84.19%     84.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            939767      2.72%     86.91% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           1412971      4.09%     90.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            133993      0.39%     91.38% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            460388      1.33%     92.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            596353      1.72%     94.43% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            395856      1.14%     95.58% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7           1267315      3.66%     99.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            262291      0.76%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      34589205                       # Number of insts issued each cycle
system.cpu02.iq.rate                         0.645651                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                   1872247                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         983                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads            6532                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2541                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads            1537637                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              2967                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads              11081034                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                       34594031                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean   276506395821                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::stdev  352528131817.713318                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value   2769132096                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value 674290754613                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  897889501710                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED 829519187463                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                 5144503738                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles              28961886                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps            21667176                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents               729850                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles                1616511                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents                 136                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups            38535941                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts             17355950                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands          21684046                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles                 3145852                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                 1227                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles              861896                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                  16870                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups       15277688                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1833                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                 1987623                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                   51803418                       # The number of ROB reads
system.cpu02.rob.rob_writes                  34708494                       # The number of ROB writes
system.cpu02.timesIdled                            57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups            1846709                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               45                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             266                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted         2314953                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits          1287599                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups       1846709                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses         559110                       # Number of indirect misses.
system.cpu03.branchPred.lookups               2314953                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   775                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads                11563669                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                7721560                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts            1176                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                  2312427                       # Number of branches committed
system.cpu03.commit.bw_lim_events              135469                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls          1696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts         12391                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts            9801158                       # Number of instructions committed
system.cpu03.commit.committedOps             17552772                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples     34580994                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.507584                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.418417                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     29336585     84.83%     84.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1453761      4.20%     89.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          726      0.00%     89.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      1646178      4.76%     93.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4      1019525      2.95%     96.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       396387      1.15%     97.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       131303      0.38%     98.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       461060      1.33%     99.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       135469      0.39%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     34580994                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                596                       # Number of function calls committed.
system.cpu03.commit.int_insts                13907046                       # Number of committed integer instructions.
system.cpu03.commit.loads                     1553708                       # Number of loads committed
system.cpu03.commit.membars                      1128                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       13898960     79.18%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             1      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            1      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu       1572878      8.96%     88.15% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     88.15% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt        524292      2.99%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       1029411      5.86%     97.00% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2346      0.01%     97.01% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead       524297      2.99%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        17552772                       # Class of committed instruction
system.cpu03.commit.refs                      1556062                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                   9801158                       # Number of Instructions Simulated
system.cpu03.committedOps                    17552772                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             3.529079                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       3.529079                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles            29657082                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts             17569389                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles                1525128                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                 3003447                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                 1201                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles              396850                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                   1554529                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                        1628                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                      2540                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu03.fetch.Branches                   2314953                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                 1912473                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                    32660174                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          288                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                      9812073                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               1305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         6001                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  2402                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.066927                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles          1914739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches          1288374                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.283676                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples         34583708                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.508113                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.731772                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               30983848     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 693008      2.00%     91.59% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    949      0.00%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 758991      2.19%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 395890      1.14%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                 264314      0.76%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    538      0.00%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 197170      0.57%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1289000      3.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           34583708                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                 5767278                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                3145864                       # number of floating regfile writes
system.cpu03.idleCycles                          5354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts               1289                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches                2313150                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   0.651857                       # Inst execution rate
system.cpu03.iew.exec_refs                    6542837                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                     2540                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles              28447680                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts             1555263                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts              665                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts               2979                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts          17566195                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts             6540297                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             608                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts            22547129                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                  597                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                 1201                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked      1050838                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1148                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads         1555                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores          625                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect         1198                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect           91                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers                18907861                       # num instructions consuming a value
system.cpu03.iew.wb_count                    17560012                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.727504                       # average fanout of values written-back
system.cpu03.iew.wb_producers                13755548                       # num instructions producing a value
system.cpu03.iew.wb_rate                     0.507675                       # insts written-back per cycle
system.cpu03.iew.wb_sent                     17561019                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads               25449944                       # number of integer regfile reads
system.cpu03.int_regfile_writes              11073913                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.283360                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.283360                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass            1692      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            13905817     61.67%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  3      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                  14      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                24      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu            1572878      6.98%     68.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     68.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt             524292      2.33%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 6      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                8      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1035706      4.59%     75.57% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              2567      0.01%     75.59% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead       5504722     24.41%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             22547737                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses               8912617                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads          17038865                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses      3145818                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes          3146001                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                    790046                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.035039                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  2239      0.28%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  872      0.11%      0.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 564      0.07%      0.47% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead          786371     99.53%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses             14423474                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads         63430632                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses     14414194                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes        14433627                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                 17564262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued                22547737                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded              1933                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined         13422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued             269                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined        17109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples     34583708                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.651976                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.779277                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          29038271     83.97%     83.97% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            960250      2.78%     86.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           1454297      4.21%     90.95% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            133934      0.39%     91.33% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            460312      1.33%     92.67% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            593631      1.72%     94.38% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            395694      1.14%     95.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7           1285028      3.72%     99.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8            262291      0.76%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      34583708                       # Number of insts issued each cycle
system.cpu03.iq.rate                         0.651875                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                   1913429                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         970                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads            6420                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2521                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads            1555263                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              2979                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads              11169228                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                       34589062                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean   276506355639                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::stdev  352528206501.135925                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value   2769057837                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value 674290805562                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  897889622256                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED 829519066917                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                 5144508930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles              28859254                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps            21933414                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents               729784                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles                1657670                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents                 105                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups            39013602                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts             17568031                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands          21949383                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles                 3201930                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                 1201                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles              861798                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                  15969                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups         5767591                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups       15489995                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         1855                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                 1987342                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                   52010519                       # The number of ROB reads
system.cpu03.rob.rob_writes                  35133042                       # The number of ROB writes
system.cpu03.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups            1863740                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect               39                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             237                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted         2329574                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits          1294969                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups       1863740                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses         568771                       # Number of indirect misses.
system.cpu04.branchPred.lookups               2329574                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   668                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads                11639919                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                7767190                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts            1051                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                  2327799                       # Number of branches committed
system.cpu04.commit.bw_lim_events              134894                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls          1700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts          8852                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts            9855003                       # Number of instructions committed
system.cpu04.commit.committedOps             17644828                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples     34573773                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.510353                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.419314                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     29282920     84.70%     84.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1474389      4.26%     88.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          707      0.00%     88.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1666977      4.82%     93.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4      1029797      2.98%     96.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       393628      1.14%     97.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       131613      0.38%     98.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       458848      1.33%     99.61% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       134894      0.39%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     34573773                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                589                       # Number of function calls committed.
system.cpu04.commit.int_insts                13991409                       # Number of committed integer instructions.
system.cpu04.commit.loads                     1561388                       # Number of loads committed
system.cpu04.commit.membars                      1130                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu       13983327     79.25%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             3      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            1      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu       1572878      8.91%     88.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     88.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt        524292      2.97%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            4      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            6      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1037091      5.88%     97.02% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2353      0.01%     97.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead       524297      2.97%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        17644828                       # Class of committed instruction
system.cpu04.commit.refs                      1563749                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                   9855003                       # Number of Instructions Simulated
system.cpu04.committedOps                    17644828                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             3.509173                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       3.509173                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles            29603478                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts             17656973                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles                1545981                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                 3029022                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                 1061                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles              396313                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                   1561916                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                        1622                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                      2519                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu04.fetch.Branches                   2329574                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                 1932744                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                    32630715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          324                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                      9862900                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               1683                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         6765                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  2122                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.067362                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles          1935307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches          1295637                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.285196                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples         34575855                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.510734                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.735573                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               30951516     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 703356      2.03%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    884      0.00%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 768855      2.22%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 393031      1.14%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                 264025      0.76%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    493      0.00%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 197402      0.57%     96.25% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                1296293      3.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           34575855                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu04.idleCycles                          7053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts               1151                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches                2328271                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   0.654301                       # Inst execution rate
system.cpu04.iew.exec_refs                    6541131                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                     2519                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles              28402441                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts             1562426                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts              641                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts               2837                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts          17654347                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts             6538612                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             500                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts            22627640                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                  594                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                 1061                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               66767                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked      1049909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads           1114                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads         1038                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores          476                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect         1077                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers                18988826                       # num instructions consuming a value
system.cpu04.iew.wb_count                    17649819                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.727992                       # average fanout of values written-back
system.cpu04.iew.wb_producers                13823710                       # num instructions producing a value
system.cpu04.iew.wb_rate                     0.510362                       # insts written-back per cycle
system.cpu04.iew.wb_sent                     17650699                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads               25522011                       # number of integer regfile reads
system.cpu04.int_regfile_writes              11141015                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.284967                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.284967                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass            1563      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            13988109     61.82%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  5      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                23      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu            1572878      6.95%     68.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     68.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt             524292      2.32%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 4      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                8      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1042206      4.61%     75.70% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              2549      0.01%     75.71% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead       5496488     24.29%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             22628140                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses               8902744                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads          17020752                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                    787848                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.034817                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1804      0.23%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  751      0.10%      0.32% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 555      0.07%      0.39% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead          784738     99.61%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses             14511681                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads         63599405                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses     14504008                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes        14517887                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                 17652488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued                22628140                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded              1859                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined          9518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued             174                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined        11727                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples     34575855                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.654449                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.781414                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          28998119     83.87%     83.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            968915      2.80%     86.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           1475032      4.27%     90.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            133586      0.39%     91.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            458844      1.33%     92.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            591840      1.71%     94.36% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            395041      1.14%     95.50% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7           1292243      3.74%     99.24% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8            262235      0.76%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      34575855                       # Number of insts issued each cycle
system.cpu04.iq.rate                         0.654316                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                   1933602                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         872                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads            6233                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2431                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads            1562426                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              2837                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads              11197567                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                       34582908                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean   276506503158                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::stdev  352528007518.449951                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value   2769267294                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value 674290701999                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  897889179699                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED 829519509474                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                 5144514455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles              28806111                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps            22048555                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents               728689                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles                1678467                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents                  66                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups            39211509                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts             17655854                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands          22059792                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles                 3227424                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                 1061                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles              860475                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                  11237                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups       15576897                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         2317                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                 1985110                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                   52092455                       # The number of ROB reads
system.cpu04.rob.rob_writes                  35309441                       # The number of ROB writes
system.cpu04.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups            1845708                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect               50                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             282                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted         2309417                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits          1284759                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups       1845708                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses         560949                       # Number of indirect misses.
system.cpu05.branchPred.lookups               2309417                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   738                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          172                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads                11536613                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                7705357                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts            1413                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                  2307070                       # Number of branches committed
system.cpu05.commit.bw_lim_events              134995                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls          1690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts         12078                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts            9782402                       # Number of instructions committed
system.cpu05.commit.committedOps             17520236                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples     34569267                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.506815                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.415849                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     29322370     84.82%     84.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1458938      4.22%     89.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          733      0.00%     89.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      1651392      4.78%     93.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4      1022110      2.96%     96.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       391268      1.13%     97.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       131311      0.38%     98.29% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       456150      1.32%     99.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       134995      0.39%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     34569267                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                594                       # Number of function calls committed.
system.cpu05.commit.int_insts                13877186                       # Number of committed integer instructions.
system.cpu05.commit.loads                     1551015                       # Number of loads committed
system.cpu05.commit.membars                      1124                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       13869126     79.16%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             1      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            1      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu       1572878      8.98%     88.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     88.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt        524292      2.99%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1026718      5.86%     96.99% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2338      0.01%     97.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead       524297      2.99%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        17520236                       # Class of committed instruction
system.cpu05.commit.refs                      1553361                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                   9782402                       # Number of Instructions Simulated
system.cpu05.committedOps                    17520236                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             3.534740                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       3.534740                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles            29641936                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts             17536411                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles                1531129                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                 3000864                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                 1429                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles              396774                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                   1551741                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                        1622                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                      2537                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu05.fetch.Branches                   2309417                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                 1917508                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                    32641883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  73                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          322                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                      9792874                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               1477                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         7466                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  2858                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.066788                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles          1919555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches          1285497                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.283209                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples         34572132                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.507319                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.730353                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               30975310     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 695590      2.01%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    932      0.00%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 761422      2.20%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 390901      1.13%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                 263933      0.76%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    529      0.00%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 197183      0.57%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1286332      3.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           34572132                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                3145853                       # number of floating regfile writes
system.cpu05.idleCycles                          6113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts               1535                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches                2307703                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   0.651063                       # Inst execution rate
system.cpu05.iew.exec_refs                    6538466                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                     2537                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles              28435624                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts             1552463                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              650                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts               2972                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts          17533064                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts             6535929                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             648                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts            22512603                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                  591                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                 1429                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               67016                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked      1050594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1120                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads         1448                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores          626                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect         1437                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect           98                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers                18872411                       # num instructions consuming a value
system.cpu05.iew.wb_count                    17526875                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.727560                       # average fanout of values written-back
system.cpu05.iew.wb_producers                13730813                       # num instructions producing a value
system.cpu05.iew.wb_rate                     0.506876                       # insts written-back per cycle
system.cpu05.iew.wb_sent                     17528099                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads               25414074                       # number of integer regfile reads
system.cpu05.int_regfile_writes              11048901                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.282906                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.282906                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass            1929      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            13875473     61.63%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  3      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                23      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu            1572878      6.99%     68.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     68.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt             524292      2.33%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 4      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                8      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1032498      4.59%     75.54% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              2565      0.01%     75.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead       5503561     24.45%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             22513251                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses               8911202                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads          17036281                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses      3145808                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes          3145981                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                    789033                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.035047                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1530      0.19%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  825      0.10%      0.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 553      0.07%      0.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead          786125     99.63%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses             14389153                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads         63351628                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses     14381067                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes        14399916                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                 17531178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued                22513251                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded              1886                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined         12827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued             242                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined        16024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples     34572132                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.651196                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.777846                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          29027369     83.96%     83.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            962814      2.78%     86.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           1459418      4.22%     90.97% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            133868      0.39%     91.36% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            460076      1.33%     92.69% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            588736      1.70%     94.39% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            395233      1.14%     95.53% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7           1282329      3.71%     99.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            262289      0.76%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      34572132                       # Number of insts issued each cycle
system.cpu05.iq.rate                         0.651081                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                   1918685                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                        1191                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads            6312                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2523                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads            1552463                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              2972                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads              11153915                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                       34578245                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean   276506484732                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::stdev  352528210201.893860                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value   2769085143                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value 674290910457                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  897889234977                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED 829519454196                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                 5144519665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles              28844548                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps            21892867                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents               729583                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles                1663658                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents                  75                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups            38939145                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts             17535021                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands          21907923                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles                 3199326                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles                 1429                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles              861530                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                  15056                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups         5767565                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups       15457003                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles         1641                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                 1986933                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                   51966469                       # The number of ROB reads
system.cpu05.rob.rob_writes                  35067495                       # The number of ROB writes
system.cpu05.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups            1975634                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect               46                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             269                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted         2216906                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits          1238591                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups       1975634                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses         737043                       # Number of indirect misses.
system.cpu06.branchPred.lookups               2216906                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   792                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads                11073008                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                7427196                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts            1238                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                  2214271                       # Number of branches committed
system.cpu06.commit.bw_lim_events              135432                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls          1697                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts         13033                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts            9457621                       # Number of instructions committed
system.cpu06.commit.committedOps             16963683                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples     34566047                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.490761                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.403558                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     29543680     85.47%     85.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1371190      3.97%     89.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          732      0.00%     89.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      1563580      4.52%     93.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       978246      2.83%     96.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       388623      1.12%     97.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       131214      0.38%     98.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       453350      1.31%     99.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       135432      0.39%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     34566047                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                596                       # Number of function calls committed.
system.cpu06.commit.int_insts                13367034                       # Number of committed integer instructions.
system.cpu06.commit.loads                     1504631                       # Number of loads committed
system.cpu06.commit.membars                      1128                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       13358946     78.75%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             1      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            1      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu       1572878      9.27%     88.03% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     88.03% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt        524292      3.09%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            4      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            6      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        980334      5.78%     96.90% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2349      0.01%     96.91% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead       524297      3.09%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        16963683                       # Class of committed instruction
system.cpu06.commit.refs                      1506988                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                   9457621                       # Number of Instructions Simulated
system.cpu06.committedOps                    16963683                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             3.655685                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       3.655685                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles            29863847                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts             16981135                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles                1442822                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                 2864121                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                 1266                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles              396867                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                   1505509                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                        1623                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                      2564                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu06.fetch.Branches                   2216906                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                 1829883                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                    32727287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          286                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                      9469026                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         6620                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  2532                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.064120                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles          1832096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches          1239383                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.273876                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples         34568923                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.491317                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.706151                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               31108361     89.99%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 651705      1.89%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    943      0.00%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 717708      2.08%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 388310      1.12%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                 264183      0.76%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    549      0.00%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 197169      0.57%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1239995      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           34568923                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu06.idleCycles                          5164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts               1347                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches                2215046                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   0.635124                       # Inst execution rate
system.cpu06.iew.exec_refs                    6494107                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                     2564                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles              28652559                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts             1506300                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts              671                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts              23                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts               3034                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts          16977861                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts             6491543                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             610                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts            21958826                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                  597                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                 1266                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               67060                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked      1050886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads           1157                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads         1669                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores          677                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect         1254                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect           93                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers                18360470                       # num instructions consuming a value
system.cpu06.iew.wb_count                    16971370                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.725145                       # average fanout of values written-back
system.cpu06.iew.wb_producers                13314001                       # num instructions producing a value
system.cpu06.iew.wb_rate                     0.490870                       # insts written-back per cycle
system.cpu06.iew.wb_sent                     16972439                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads               24862012                       # number of integer regfile reads
system.cpu06.int_regfile_writes              10632419                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.273547                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.273547                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass            1747      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            13366201     60.87%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  3      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                23      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu            1572878      7.16%     68.04% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     68.04% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt             524292      2.39%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 4      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                8      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             986648      4.49%     74.92% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              2589      0.01%     74.93% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead       5505028     25.07%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             21959436                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses               8912979                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads          17039527                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                    789830                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.035968                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1967      0.25%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  866      0.11%      0.36% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 564      0.07%      0.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead          786433     99.57%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses             13834540                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads         62238375                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses     13825559                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes        13846072                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                 16975910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued                21959436                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded              1951                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined         14177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued             277                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved          254                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined        17986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples     34568923                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.635236                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.761540                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          29203963     84.48%     84.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            919095      2.66%     87.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           1371716      3.97%     91.11% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            133935      0.39%     91.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            460387      1.33%     92.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            585978      1.70%     94.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            395576      1.14%     95.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7           1235974      3.58%     99.24% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8            262299      0.76%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      34568923                       # Number of insts issued each cycle
system.cpu06.iq.rate                         0.635141                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                   1830900                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                        1031                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads            6467                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2571                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads            1506300                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              3034                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads              10924315                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                       34574087                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean   276506380947                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::stdev  352528240717.346313                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value   2769007887                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value 674290855512                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  897889546332                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED 829519142841                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                 5144524055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles              29065777                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps            21197086                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents               729840                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles                1575381                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents                 125                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups            37690187                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts             16979701                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands          21213782                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles                 3062591                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                 1266                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles              861880                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                  16696                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups       14902099                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         2028                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                 1987500                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                   51407149                       # The number of ROB reads
system.cpu06.rob.rob_writes                  33956310                       # The number of ROB writes
system.cpu06.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups            1820177                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect               39                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted         2279306                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits          1269821                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups       1820177                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses         550356                       # Number of indirect misses.
system.cpu07.branchPred.lookups               2279306                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   689                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads                11387835                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                7616045                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts            1163                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                  2277305                       # Number of branches committed
system.cpu07.commit.bw_lim_events              135179                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls          1696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts         10096                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts            9678235                       # Number of instructions committed
system.cpu07.commit.committedOps             17341708                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples     34560549                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.501778                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.410495                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     29373477     84.99%     84.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1438930      4.16%     89.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          712      0.00%     89.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      1631386      4.72%     93.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4      1012130      2.93%     96.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       386324      1.12%     97.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       131253      0.38%     98.30% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       451158      1.31%     99.61% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       135179      0.39%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     34560549                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                588                       # Number of function calls committed.
system.cpu07.commit.int_insts                13713531                       # Number of committed integer instructions.
system.cpu07.commit.loads                     1536131                       # Number of loads committed
system.cpu07.commit.membars                      1128                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu       13705485     79.03%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             1      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            1      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu       1572878      9.07%     88.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     88.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt        524292      3.02%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       1011834      5.83%     96.96% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2334      0.01%     96.98% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead       524297      3.02%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        17341708                       # Class of committed instruction
system.cpu07.commit.refs                      1538473                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                   9678235                       # Number of Instructions Simulated
system.cpu07.committedOps                    17341708                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             3.571744                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       3.571744                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles            29694412                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts             17355417                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles                1510013                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                 2960441                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                 1176                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles              396852                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                   1536754                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                        1629                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                      2506                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu07.fetch.Branches                   2279306                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                 1897234                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                    32654417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          353                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                      9687121                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         6297                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  2352                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.065937                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles          1899371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches          1270510                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.280232                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples         34562894                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.502204                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.722442                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               31006266     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 685557      1.98%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    898      0.00%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 751400      2.17%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 385999      1.12%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                 263998      0.76%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    506      0.00%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 197113      0.57%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                1271157      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           34562894                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                3145853                       # number of floating regfile writes
system.cpu07.idleCycles                          5283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts               1274                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches                2277865                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   0.646097                       # Inst execution rate
system.cpu07.iew.exec_refs                    6524750                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                     2506                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles              28488401                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts             1537282                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts              639                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts               2870                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts          17352707                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts             6522244                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             561                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts            22334403                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                  593                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                 1176                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               67068                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked      1050679                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads           1108                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads         1151                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores          528                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect         1189                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect           85                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers                18702819                       # num instructions consuming a value
system.cpu07.iew.wb_count                    17347610                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.726962                       # average fanout of values written-back
system.cpu07.iew.wb_producers                13596234                       # num instructions producing a value
system.cpu07.iew.wb_rate                     0.501838                       # insts written-back per cycle
system.cpu07.iew.wb_sent                     17348614                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads               25237274                       # number of integer regfile reads
system.cpu07.int_regfile_writes              10914401                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.279975                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.279975                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass            1678      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            13711186     61.39%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  3      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                23      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu            1572878      7.04%     68.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     68.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt             524292      2.35%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 4      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                8      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1017356      4.55%     75.34% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              2537      0.01%     75.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead       5504984     24.65%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             22334964                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses               8912918                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads          17039418                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses      3145806                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes          3145977                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                    789429                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.035345                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1642      0.21%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  813      0.10%      0.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 554      0.07%      0.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead          786420     99.62%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses             14209797                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads         62983068                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses     14201804                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes        14217729                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                 17350854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued                22334964                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded              1853                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined         10998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued             235                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined        13406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples     34562894                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.646212                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.772285                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          29067923     84.10%     84.10% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            952740      2.76%     86.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           1439393      4.16%     91.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            133804      0.39%     91.41% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            460268      1.33%     92.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            583661      1.69%     94.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            395352      1.14%     95.57% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7           1267487      3.67%     99.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8            262266      0.76%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      34562894                       # Number of insts issued each cycle
system.cpu07.iq.rate                         0.646113                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                   1898201                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         981                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads            6249                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2474                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads            1537282                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              2870                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads              11080467                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                       34568177                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean   276506490837                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::stdev  352528132167.752808                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value   2769160068                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value 674290830870                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  897889216662                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED 829519472511                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                 5144529508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles              28896939                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps            21669707                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents               729868                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles                1642508                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents                  68                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups            38532881                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts             17354296                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands          21682703                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles                 3158952                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                 1176                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles              861857                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                  12996                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups       15275427                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         1462                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                 1987409                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                   51777031                       # The number of ROB reads
system.cpu07.rob.rob_writes                  34705955                       # The number of ROB writes
system.cpu07.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups            2070582                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect               56                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect             288                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted         2306740                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits          1283400                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups       2070582                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         787182                       # Number of indirect misses.
system.cpu08.branchPred.lookups               2306740                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   757                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          177                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads                11522893                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                7697124                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts            1434                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                  2304416                       # Number of branches committed
system.cpu08.commit.bw_lim_events              135049                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts         12402                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts            9773138                       # Number of instructions committed
system.cpu08.commit.committedOps             17504441                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples     34555269                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.506564                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.412626                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     29290578     84.76%     84.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1472582      4.26%     89.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          745      0.00%     89.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      1664979      4.82%     93.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4      1028918      2.98%     96.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       383095      1.11%     97.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       131368      0.38%     98.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       447955      1.30%     99.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       135049      0.39%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     34555269                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                602                       # Number of function calls committed.
system.cpu08.commit.int_insts                13862727                       # Number of committed integer instructions.
system.cpu08.commit.loads                     1549709                       # Number of loads committed
system.cpu08.commit.membars                      1122                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass          562      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       13854621     79.15%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             1      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            1      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu       1572878      8.99%     88.14% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     88.14% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt        524292      3.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       1025412      5.86%     96.99% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2352      0.01%     97.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead       524297      3.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        17504441                       # Class of committed instruction
system.cpu08.commit.refs                      1552069                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                   9773138                       # Number of Instructions Simulated
system.cpu08.committedOps                    17504441                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             3.536546                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       3.536546                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles            29609889                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts             17520843                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles                1544976                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                 3005140                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                 1447                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles              396743                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                   1550424                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                        1629                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                      2610                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu08.fetch.Branches                   2306740                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                 1931258                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                    32613444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          376                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                      9783910                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               1559                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         7844                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  2894                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.066740                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles          1933525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches          1284157                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.283073                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples         34558195                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.507077                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.729606                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               30957149     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 702417      2.03%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    929      0.00%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 768266      2.22%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 382663      1.11%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                 263991      0.76%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    537      0.00%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 197190      0.57%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                1285053      3.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           34558195                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                3145853                       # number of floating regfile writes
system.cpu08.idleCycles                          4957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts               1545                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches                2305009                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   0.650877                       # Inst execution rate
system.cpu08.iew.exec_refs                    6537017                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                     2610                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles              28402876                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts             1551233                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts              651                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts               3117                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts          17517324                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts             6534407                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             644                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts            22496363                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  609                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                 1447                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles               67010                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked      1050609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1135                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads         1524                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores          757                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect         1447                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect           98                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers                18849577                       # num instructions consuming a value
system.cpu08.iew.wb_count                    17510874                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.727797                       # average fanout of values written-back
system.cpu08.iew.wb_producers                13718673                       # num instructions producing a value
system.cpu08.iew.wb_rate                     0.506634                       # insts written-back per cycle
system.cpu08.iew.wb_sent                     17512124                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads               25397873                       # number of integer regfile reads
system.cpu08.int_regfile_writes              11036928                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.282762                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.282762                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass            1953      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            13860661     61.61%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                23      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu            1572878      6.99%     68.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     68.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt             524292      2.33%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 4      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                8      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1031093      4.58%     75.53% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              2646      0.01%     75.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead       5503429     24.46%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             22497007                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses               8911053                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads          17036000                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses      3145808                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes          3145977                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                    789150                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.035078                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1694      0.21%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  789      0.10%      0.31% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 559      0.07%      0.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead          786108     99.61%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses             14373151                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads         63305515                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses     14365066                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes        14384236                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                 17515431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued                22497007                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded              1893                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined         12882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued             156                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved          206                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined        16938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples     34558195                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.650989                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.776615                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          29002443     83.92%     83.92% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            969643      2.81%     86.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           1473096      4.26%     90.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            133893      0.39%     91.38% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            460054      1.33%     92.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            580556      1.68%     94.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            395335      1.14%     95.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7           1280913      3.71%     99.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8            262262      0.76%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      34558195                       # Number of insts issued each cycle
system.cpu08.iq.rate                         0.650896                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                   1932448                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                        1204                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads            6368                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2618                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads            1551233                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              3117                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads              11147061                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                       34563152                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean   276506365296                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::stdev  352528131890.680481                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value   2769112449                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value 674290727307                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  897889593285                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED 829519095888                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                 5144534676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles              28812122                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps            21873060                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents               729633                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles                1677520                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents                  81                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups            38904274                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts             17519349                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands          21888091                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles                 3203561                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                 1447                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles              861582                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                  15031                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups       15442098                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         1963                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                 1986887                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                   51936985                       # The number of ROB reads
system.cpu08.rob.rob_writes                  35036614                       # The number of ROB writes
system.cpu08.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups            1933931                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect               37                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted         2167849                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits          1214074                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups       1933931                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         719857                       # Number of indirect misses.
system.cpu09.branchPred.lookups               2167849                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   668                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted          150                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads                10830597                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                7281717                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts            1227                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                  2165872                       # Number of branches committed
system.cpu09.commit.bw_lim_events              135356                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls          1684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts          9905                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts            9288207                       # Number of instructions committed
system.cpu09.commit.committedOps             16673428                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples     34550008                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.482588                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.394733                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     29625585     85.75%     85.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1338104      3.87%     89.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          701      0.00%     89.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      1530581      4.43%     94.05% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       961725      2.78%     96.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       380929      1.10%     97.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       131403      0.38%     98.32% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       445624      1.29%     99.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       135356      0.39%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     34550008                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                583                       # Number of function calls committed.
system.cpu09.commit.int_insts                13100959                       # Number of committed integer instructions.
system.cpu09.commit.loads                     1480386                       # Number of loads committed
system.cpu09.commit.membars                      1120                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass          558      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       13092968     78.53%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             1      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            1      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu       1572878      9.43%     87.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     87.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt        524292      3.14%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        956089      5.73%     96.84% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2319      0.01%     96.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead       524297      3.14%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        16673428                       # Class of committed instruction
system.cpu09.commit.refs                      1482713                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                   9288207                       # Number of Instructions Simulated
system.cpu09.committedOps                    16673428                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             3.720651                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       3.720651                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles            29945954                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts             16686885                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles                1409712                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                 2798686                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                 1239                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles              396803                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                   1480967                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                        1614                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                      2507                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu09.fetch.Branches                   2167849                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                 1796398                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                    32744171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          308                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                      9296980                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               1389                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         6608                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  2478                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.062730                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles          1798679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches          1214742                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.269024                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples         34552394                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.483012                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.693083                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               31157652     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 635165      1.84%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    899      0.00%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 700966      2.03%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 380323      1.10%     95.15% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                 264312      0.76%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    504      0.00%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 197110      0.57%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1215463      3.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           34552394                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu09.idleCycles                          5782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts               1337                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches                2166418                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   0.626946                       # Inst execution rate
system.cpu09.iew.exec_refs                    6469078                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                     2507                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles              28742146                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts             1481526                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts              631                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts               2847                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts          16684140                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts             6466571                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             539                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts            21666098                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  594                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                 1239                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles               67068                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      1050688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1101                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads         1140                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores          520                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect         1261                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers                18084723                       # num instructions consuming a value
system.cpu09.iew.wb_count                    16679166                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.724092                       # average fanout of values written-back
system.cpu09.iew.wb_producers                13095004                       # num instructions producing a value
system.cpu09.iew.wb_rate                     0.482640                       # insts written-back per cycle
system.cpu09.iew.wb_sent                     16680232                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads               24568639                       # number of integer regfile reads
system.cpu09.int_regfile_writes              10413128                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.268770                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.268770                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass            1748      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            13098459     60.45%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                23      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu            1572878      7.26%     67.72% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     67.72% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt             524292      2.42%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 4      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                8      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead             961603      4.44%     74.58% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              2535      0.01%     74.59% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead       5505067     25.41%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             21666637                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses               8913014                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads          17039599                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses      3145807                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                    790167                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.036469                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2377      0.30%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  802      0.10%      0.40% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 557      0.07%      0.47% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead          786431     99.53%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses             13542042                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads         61636433                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses     13533359                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes        13548887                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                 16682309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued                21666637                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded              1831                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined         10711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued             197                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined        12671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples     34552394                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.627066                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.752299                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          29269612     84.71%     84.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            902430      2.61%     87.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1338567      3.87%     91.20% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            133793      0.39%     91.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            460286      1.33%     92.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            577967      1.67%     94.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            395715      1.15%     95.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7           1211767      3.51%     99.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8            262257      0.76%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      34552394                       # Number of insts issued each cycle
system.cpu09.iq.rate                         0.626961                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                   1797430                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                        1046                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads            6192                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2478                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads            1481526                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              2847                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads              10801869                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                       34558176                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean   276506345094                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::stdev  352528419035.971985                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value   2768836392                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value 674291021679                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  897889653891                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED 829519035282                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                 5144540481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles              29147771                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps            20834321                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents               729822                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles                1542197                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents                  74                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups            37027319                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts             16685723                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands          20846855                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles                 2997157                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                 1239                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles              861803                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                  12534                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups       14606262                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         2227                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                 1987292                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                   51097855                       # The number of ROB reads
system.cpu09.rob.rob_writes                  33369052                       # The number of ROB writes
system.cpu09.timesIdled                            56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups            1677537                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect             214                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted         2129163                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits          1194807                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups       1677537                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         482730                       # Number of indirect misses.
system.cpu10.branchPred.lookups               2129163                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   649                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads                10638924                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                7166598                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts            1115                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                  2127654                       # Number of branches committed
system.cpu10.commit.bw_lim_events              134980                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls          1672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts          7782                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts            9154443                       # Number of instructions committed
system.cpu10.commit.committedOps             16443609                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples     34545054                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.476005                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.388704                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     29707301     86.00%     86.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1305760      3.78%     89.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          677      0.00%     89.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      1498318      4.34%     94.11% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       945580      2.74%     96.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       378220      1.09%     97.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       131245      0.38%     98.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       442973      1.28%     99.61% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       134980      0.39%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     34545054                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                577                       # Number of function calls committed.
system.cpu10.commit.int_insts                12890238                       # Number of committed integer instructions.
system.cpu10.commit.loads                     1461250                       # Number of loads committed
system.cpu10.commit.membars                      1112                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       12882303     78.34%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             1      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            1      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu       1572878      9.57%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt        524292      3.19%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        936953      5.70%     96.80% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2303      0.01%     96.81% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead       524297      3.19%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        16443609                       # Class of committed instruction
system.cpu10.commit.refs                      1463561                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                   9154443                       # Number of Instructions Simulated
system.cpu10.committedOps                    16443609                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             3.774423                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       3.774423                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles            30028596                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts             16454223                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles                1376663                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                 2743939                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                 1123                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles              396743                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                   1461696                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                        1614                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                      2444                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu10.fetch.Branches                   2129163                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                 1764019                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                    32772237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          251                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                      9161243                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               1281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         5944                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  2246                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.061621                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles          1766228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches          1195456                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.265138                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples         34547064                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.476336                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.682601                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               31207202     90.33%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 619011      1.79%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    894      0.00%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 684812      1.98%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 377815      1.09%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                 263702      0.76%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    469      0.00%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 197080      0.57%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                1196079      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           34547064                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu10.idleCycles                          5677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts               1211                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches                2128042                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   0.620332                       # Inst execution rate
system.cpu10.iew.exec_refs                    6449424                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                     2444                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles              28826559                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts             1462124                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts              619                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts               2738                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts          16451794                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts             6446980                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             476                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts            21434167                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  569                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                 1123                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               67043                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked      1050581                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads           1099                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads          874                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect         1148                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers                17869489                       # num instructions consuming a value
system.cpu10.iew.wb_count                    16447716                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.723098                       # average fanout of values written-back
system.cpu10.iew.wb_producers                12921385                       # num instructions producing a value
system.cpu10.iew.wb_rate                     0.476018                       # insts written-back per cycle
system.cpu10.iew.wb_sent                     16448684                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads               24337156                       # number of integer regfile reads
system.cpu10.int_regfile_writes              10239352                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.264941                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.264941                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass            1621      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            12886267     60.12%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                23      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu            1572878      7.34%     67.46% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     67.46% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt             524292      2.45%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 4      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                8      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead             941995      4.39%     74.31% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              2472      0.01%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead       5505063     25.68%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             21434643                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses               8913016                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads          17039597                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses      3145807                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes          3145969                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                    789050                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.036812                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1316      0.17%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  751      0.10%      0.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 546      0.07%      0.33% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead          786437     99.67%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses             13309056                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads         61165932                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses     13301909                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes        13314011                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                 16450001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued                21434643                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded              1793                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined          8184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued             129                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined         9857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples     34547064                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.620448                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.745110                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          29335392     84.91%     84.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            886114      2.56%     87.48% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1306191      3.78%     91.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            133758      0.39%     91.65% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            460204      1.33%     92.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            575430      1.67%     94.65% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            395145      1.14%     95.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7           1192603      3.45%     99.24% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8            262227      0.76%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      34547064                       # Number of insts issued each cycle
system.cpu10.iq.rate                         0.620346                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                   1764957                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         952                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads            6117                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2376                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads            1462124                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              2738                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads              10705320                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                       34552741                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   276506386941                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  352528319154.507751                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value   2768898663                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value 674290934433                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  897889528350                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED 829519160823                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                 5144545729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles              29231361                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps            20547226                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents               729735                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles                1509113                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups            36505473                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts             16453182                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands          20556758                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles                 2942397                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                 1123                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles              861661                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                   9532                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups         5767524                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups       14373837                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         1409                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                 1986963                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                   50861400                       # The number of ROB reads
system.cpu10.rob.rob_writes                  32904792                       # The number of ROB writes
system.cpu10.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups            1665887                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect               52                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect             289                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted         2115611                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits          1187812                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups       1665887                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         478075                       # Number of indirect misses.
system.cpu11.branchPred.lookups               2115611                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                   732                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          173                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads                10567411                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                7123835                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts            1381                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                  2113248                       # Number of branches committed
system.cpu11.commit.bw_lim_events              134779                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls          1684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts         12246                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts            9104033                       # Number of instructions committed
system.cpu11.commit.committedOps             16357305                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples     34539970                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.473576                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.386101                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     29731759     86.08%     86.08% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1295696      3.75%     89.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          738      0.00%     89.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      1488106      4.31%     94.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       940500      2.72%     96.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       375829      1.09%     97.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       131503      0.38%     98.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       441060      1.28%     99.61% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       134779      0.39%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     34539970                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                598                       # Number of function calls committed.
system.cpu11.commit.int_insts                12811170                       # Number of committed integer instructions.
system.cpu11.commit.loads                     1454108                       # Number of loads committed
system.cpu11.commit.membars                      1120                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       12803098     78.27%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             1      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            1      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu       1572878      9.62%     87.89% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     87.89% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt        524292      3.21%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        929811      5.68%     96.78% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2342      0.01%     96.79% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead       524297      3.21%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        16357305                       # Class of committed instruction
system.cpu11.commit.refs                      1456458                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                   9104033                       # Number of Instructions Simulated
system.cpu11.committedOps                    16357305                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             3.794756                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       3.794756                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles            30051187                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts             16373684                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles                1368034                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                 2725331                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 1394                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles              396846                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                   1454802                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                        1628                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                      2575                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu11.fetch.Branches                   2115611                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                 1754287                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                    32775892                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          228                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                      9114788                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         7154                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  2788                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.061238                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles          1756665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches          1188544                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.263833                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples         34542792                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.474094                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.679072                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               31221324     90.38%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 613969      1.78%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    923      0.00%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 679858      1.97%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 375675      1.09%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                 263912      0.76%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    521      0.00%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 197121      0.57%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                1189489      3.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           34542792                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                 5767261                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu11.idleCycles                          4792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts               1497                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches                2113870                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   0.618016                       # Inst execution rate
system.cpu11.iew.exec_refs                    6442966                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                     2575                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles              28846997                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts             1455558                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts              650                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts              28                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts               3064                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts          16370113                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts             6440391                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             656                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts            21350961                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                  605                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 1394                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles               67069                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked      1050728                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1120                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads         1450                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores          714                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect         1399                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect           98                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers                17790842                       # num instructions consuming a value
system.cpu11.iew.wb_count                    16363923                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.722752                       # average fanout of values written-back
system.cpu11.iew.wb_producers                12858369                       # num instructions producing a value
system.cpu11.iew.wb_rate                     0.473663                       # insts written-back per cycle
system.cpu11.iew.wb_sent                     16365110                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads               24254047                       # number of integer regfile reads
system.cpu11.int_regfile_writes              10176676                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.263522                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.263522                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass            1899      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            12809370     59.99%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                23      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu            1572878      7.37%     67.37% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     67.37% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt             524292      2.46%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 4      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                8      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead             935471      4.38%     74.20% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              2607      0.01%     74.22% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead       5505046     25.78%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             21351617                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses               8912991                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads          17039554                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses      3145806                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                    789286                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.036966                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1514      0.19%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  787      0.10%      0.29% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 555      0.07%      0.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead          786430     99.64%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses             13226013                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads         60995931                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses     13218117                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes        13236960                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                 16368227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued                21351617                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded              1886                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined         12807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued             173                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved          202                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined        16297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples     34542792                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.618121                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.742438                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          29354619     84.98%     84.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            881395      2.55%     87.53% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1296162      3.75%     91.28% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            133910      0.39%     91.67% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            460322      1.33%     93.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            573370      1.66%     94.66% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            395324      1.14%     95.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7           1185434      3.43%     99.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8            262256      0.76%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      34542792                       # Number of insts issued each cycle
system.cpu11.iq.rate                         0.618035                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                   1755425                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                        1152                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads            6323                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2567                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads            1455558                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              3064                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads              10670744                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                       34547584                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   276506472300                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  352528184617.467407                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value   2769127434                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value 674290879155                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  897889272273                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED 829519416900                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                 5144550199                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles              29253848                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps            20439195                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents               729828                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles                1500579                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents                  74                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups            36323232                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts             16372149                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands          20454374                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles                 2923788                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 1394                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles              861797                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                  15179                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups       14294673                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         1386                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                 1987310                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                   50774638                       # The number of ROB reads
system.cpu11.rob.rob_writes                  32741927                       # The number of ROB writes
system.cpu11.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups            1680353                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect               45                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect             261                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted         2127468                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits          1193817                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups       1680353                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         486536                       # Number of indirect misses.
system.cpu12.branchPred.lookups               2127468                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                   690                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads                10628488                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                7160346                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts            1148                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                  2125527                       # Number of branches committed
system.cpu12.commit.bw_lim_events              135091                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts          9674                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts            9147020                       # Number of instructions committed
system.cpu12.commit.committedOps             16431047                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples     34535499                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.475773                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.386704                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     29688460     85.97%     85.97% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1313399      3.80%     89.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          711      0.00%     89.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      1505866      4.36%     94.13% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       949355      2.75%     96.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       373272      1.08%     97.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       131295      0.38%     98.34% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       438050      1.27%     99.61% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       135091      0.39%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     34535499                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                591                       # Number of function calls committed.
system.cpu12.commit.int_insts                12878762                       # Number of committed integer instructions.
system.cpu12.commit.loads                     1460239                       # Number of loads committed
system.cpu12.commit.membars                      1122                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu       12870716     78.33%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             1      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            1      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu       1572878      9.57%     87.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     87.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt        524292      3.19%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        935942      5.70%     96.79% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2334      0.01%     96.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead       524297      3.19%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        16431047                       # Class of committed instruction
system.cpu12.commit.refs                      1462581                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                   9147020                       # Number of Instructions Simulated
system.cpu12.committedOps                    16431047                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             3.776452                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       3.776452                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles            30009695                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts             16444260                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles                1384238                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                 2745873                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 1157                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles              396812                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                   1460773                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                        1622                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                      2506                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu12.fetch.Branches                   2127468                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                 1771813                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                    32754447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          270                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                      9155780                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               1255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles         6689                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  2314                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.061588                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles          1773957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches          1194507                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.265052                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples         34537775                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.476196                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.682173                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               31195731     90.32%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 622809      1.80%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    915      0.00%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 688654      1.99%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 372850      1.08%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                 263891      0.76%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    506      0.00%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 197109      0.57%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                1195310      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           34537775                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu12.idleCycles                          5508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts               1270                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches                2126016                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   0.620175                       # Inst execution rate
system.cpu12.iew.exec_refs                    6448785                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                     2506                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles              28806119                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts             1461373                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts              640                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts              26                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts               2884                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts          16441216                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts             6446279                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             572                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts            21422888                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  592                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 1157                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles               67062                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked      1050675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1105                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads         1134                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores          542                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect         1176                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect           94                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers                17854175                       # num instructions consuming a value
system.cpu12.iew.wb_count                    16436210                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.723227                       # average fanout of values written-back
system.cpu12.iew.wb_producers                12912627                       # num instructions producing a value
system.cpu12.iew.wb_rate                     0.475815                       # insts written-back per cycle
system.cpu12.iew.wb_sent                     16437171                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads               24326061                       # number of integer regfile reads
system.cpu12.int_regfile_writes              10230809                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.264799                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.264799                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass            1666      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            12875660     60.10%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                23      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu            1572878      7.34%     67.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     67.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt             524292      2.45%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 4      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                8      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead             941308      4.39%     74.29% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              2535      0.01%     74.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead       5505068     25.70%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             21423460                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses               8913020                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads          17039604                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses      3145805                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                    789334                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.036844                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1578      0.20%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  765      0.10%      0.30% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 553      0.07%      0.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead          786438     99.63%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses             13298108                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads         61134588                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses     13290405                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes        13305420                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                 16439360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued                21423460                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              1856                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined         10168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued             163                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined        12841                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples     34537775                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.620291                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.744340                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          29320245     84.89%     84.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            889961      2.58%     87.47% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1313854      3.80%     91.27% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            133826      0.39%     91.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            460267      1.33%     92.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            570516      1.65%     94.65% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            395325      1.14%     95.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7           1191533      3.45%     99.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8            262248      0.76%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      34537775                       # Number of insts issued each cycle
system.cpu12.iq.rate                         0.620192                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                   1772745                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                         946                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads            6236                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2476                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads            1461373                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              2884                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads              10700724                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                       34543283                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   276506407143                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  352528300318.712524                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value   2769028866                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value 674290960740                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  897889467744                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED 829519221429                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                 5144554796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              29211282                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps            20531386                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents               729818                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles                1516737                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents                  54                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups            36482641                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts             16443005                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands          20543540                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles                 2944350                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 1157                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles              861775                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                  12154                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups       14364517                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         2474                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                 1987188                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                   50841038                       # The number of ROB reads
system.cpu12.rob.rob_writes                  32883721                       # The number of ROB writes
system.cpu12.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups            1637307                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect               49                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect             247                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted         2082257                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits          1171236                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups       1637307                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         466071                       # Number of indirect misses.
system.cpu13.branchPred.lookups               2082257                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                   741                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads                10401736                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                7024257                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts             807                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                  2080281                       # Number of branches committed
system.cpu13.commit.bw_lim_events              134489                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls          1673                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts          9581                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts            8988660                       # Number of instructions committed
system.cpu13.commit.committedOps             16158852                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples     34530862                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.467954                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.379587                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     29787555     86.26%     86.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1274372      3.69%     89.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          712      0.00%     89.96% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      1466855      4.25%     94.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       929843      2.69%     96.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       370469      1.07%     97.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       131107      0.38%     98.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       435460      1.26%     99.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       134489      0.39%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     34530862                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                595                       # Number of function calls committed.
system.cpu13.commit.int_insts                12629191                       # Number of committed integer instructions.
system.cpu13.commit.loads                     1437608                       # Number of loads committed
system.cpu13.commit.membars                      1112                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass          557      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       12621154     78.11%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             1      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            1      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu       1572878      9.73%     87.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     87.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt        524292      3.24%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        913311      5.65%     96.74% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2336      0.01%     96.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead       524297      3.24%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        16158852                       # Class of committed instruction
system.cpu13.commit.refs                      1439952                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                   8988660                       # Number of Instructions Simulated
system.cpu13.committedOps                    16158852                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             3.842440                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       3.842440                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles            30110727                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts             16171761                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles                1343640                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                 2680899                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                  819                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles              396749                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                   1438183                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                        1620                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                      2513                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu13.fetch.Branches                   2082257                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                 1732979                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                    32791573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          238                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                      8997691                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles                923                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles         3754                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  1638                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.060288                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles          1735527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches          1171977                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.260513                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples         34532834                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.468394                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.669841                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               31255434     90.51%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 603305      1.75%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    919      0.00%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 669232      1.94%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 370482      1.07%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                 263128      0.76%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    498      0.00%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 197122      0.57%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                1172714      3.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           34532834                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu13.idleCycles                          5553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts                899                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches                2080751                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   0.612353                       # Inst execution rate
system.cpu13.iew.exec_refs                    6425867                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                     2513                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles              28904235                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts             1438892                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts              641                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts              30                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts               2929                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts          16168586                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts             6423354                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             540                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts            21149680                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  585                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                  819                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked      1050629                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1131                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads         1284                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores          585                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect          822                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect           77                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers                17601239                       # num instructions consuming a value
system.cpu13.iew.wb_count                    16163693                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.721999                       # average fanout of values written-back
system.cpu13.iew.wb_producers                12708082                       # num instructions producing a value
system.cpu13.iew.wb_rate                     0.467992                       # insts written-back per cycle
system.cpu13.iew.wb_sent                     16164326                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads               24053708                       # number of integer regfile reads
system.cpu13.int_regfile_writes              10026269                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.260251                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.260251                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass            1331      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            12625674     59.70%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                23      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu            1572878      7.44%     67.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt             524292      2.48%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 4      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                8      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead             918405      4.34%     73.96% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              2538      0.01%     73.97% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead       5505048     26.03%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             21150220                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses               8912995                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads          17039560                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses      3145805                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                    787831                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.037249                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   133      0.02%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  709      0.09%      0.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 557      0.07%      0.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead          786432     99.82%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses             13023725                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads         60581639                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses     13017888                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes        13032363                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                 16166727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued                21150220                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              1859                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined          9733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued              94                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined        13605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples     34532834                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.612467                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.735807                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          29399966     85.14%     85.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            870145      2.52%     87.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1274826      3.69%     91.35% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            133899      0.39%     91.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            460245      1.33%     93.07% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            568080      1.65%     94.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            394586      1.14%     95.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7           1168866      3.38%     99.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8            262221      0.76%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      34532834                       # Number of insts issued each cycle
system.cpu13.iq.rate                         0.612368                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                   1733568                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         603                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads            6342                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2504                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads            1438892                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              2929                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads              10587231                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                       34538387                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   276506333994                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  352528389873.461243                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value   2768864364                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value 674290982385                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  897889687191                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED 829519001982                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                 5144560186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              29312644                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps            20191318                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents               729784                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles                1476147                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents                  60                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups            35871960                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts             16170377                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands          20203255                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles                 2879314                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                  819                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles              861707                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                  11937                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups       14093582                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         2203                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                 1987079                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                   50564780                       # The number of ROB reads
system.cpu13.rob.rob_writes                  32338840                       # The number of ROB writes
system.cpu13.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups            1747339                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect               43                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted         2190110                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits          1225180                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups       1747339                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         522159                       # Number of indirect misses.
system.cpu14.branchPred.lookups               2190110                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   672                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads                10942195                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                7348601                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts            1007                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                  2188338                       # Number of branches committed
system.cpu14.commit.bw_lim_events              134936                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls          1681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts          9075                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts            9366862                       # Number of instructions committed
system.cpu14.commit.committedOps             16807606                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples     34526001                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.486810                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.392856                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     29506975     85.46%     85.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1386174      4.01%     89.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          709      0.00%     89.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1578633      4.57%     94.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       985748      2.86%     96.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       368508      1.07%     97.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       131131      0.38%     98.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       433187      1.25%     99.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       134936      0.39%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     34526001                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                591                       # Number of function calls committed.
system.cpu14.commit.int_insts                13223913                       # Number of committed integer instructions.
system.cpu14.commit.loads                     1491640                       # Number of loads committed
system.cpu14.commit.membars                      1118                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu       13215877     78.63%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             1      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            1      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu       1572878      9.36%     87.99% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     87.99% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt        524292      3.12%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        967343      5.76%     96.87% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2332      0.01%     96.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead       524297      3.12%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        16807606                       # Class of committed instruction
system.cpu14.commit.refs                      1493980                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                   9366862                       # Number of Instructions Simulated
system.cpu14.committedOps                    16807606                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             3.686710                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       3.686710                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles            29828466                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts             16819825                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles                1456916                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                 2844878                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 1013                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles              396786                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                   1492138                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                        1625                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                      2538                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu14.fetch.Branches                   2190110                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                 1844579                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                    32673105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                      9375249                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               1143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         5119                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  2026                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.063421                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles          1847504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches          1225852                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.271487                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples         34528059                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.487210                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.698865                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               31086956     90.03%     90.03% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 659198      1.91%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    911      0.00%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 725035      2.10%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 368151      1.07%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                 263571      0.76%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    489      0.00%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 197097      0.57%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                1226651      3.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           34528059                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu14.idleCycles                          4842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts               1109                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches                2188768                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   0.631247                       # Inst execution rate
system.cpu14.iew.exec_refs                    6480114                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                     2537                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles              28625356                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts             1492726                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts              627                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts               2930                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts          16816998                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts             6477577                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             525                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts            21798781                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  608                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 1013                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               67076                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked      1050645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1106                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads         1086                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores          590                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect         1033                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers                18193902                       # num instructions consuming a value
system.cpu14.iew.wb_count                    16812312                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.725221                       # average fanout of values written-back
system.cpu14.iew.wb_producers                13194605                       # num instructions producing a value
system.cpu14.iew.wb_rate                     0.486849                       # insts written-back per cycle
system.cpu14.iew.wb_sent                     16813154                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads               24702463                       # number of integer regfile reads
system.cpu14.int_regfile_writes              10512777                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.271245                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.271245                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass            1537      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            13220317     60.65%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                23      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu            1572878      7.22%     67.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     67.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt             524292      2.41%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 4      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                8      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead             972552      4.46%     74.73% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              2569      0.01%     74.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead       5505108     25.25%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             21799306                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses               8913061                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads          17039685                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses      3145805                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes          3145961                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                    788737                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.036182                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   978      0.12%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  761      0.10%      0.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 559      0.07%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead          786439     99.71%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses             13673445                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads         61875844                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses     13666507                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes        13680429                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                 16815179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued                21799306                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded              1819                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined          9391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued             121                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined        12254                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples     34528059                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.631350                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.755018                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          29175154     84.50%     84.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            926237      2.68%     87.18% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           1386635      4.02%     91.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            133850      0.39%     91.58% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            460250      1.33%     92.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            565772      1.64%     94.55% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            394988      1.14%     95.70% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7           1222923      3.54%     99.24% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8            262250      0.76%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      34528059                       # Number of insts issued each cycle
system.cpu14.iq.rate                         0.631262                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                   1845379                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         814                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads            6228                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2517                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads            1492726                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              2930                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads              10857516                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                       34532901                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   276506439222                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  352528340756.945129                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value   2768886342                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value 674290997370                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  897889371507                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED 829519317666                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                 5144565606                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              29031070                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps            21002168                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents               729843                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles                1589405                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups            37328899                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts             16818628                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands          21013365                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles                 3043336                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 1013                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles              861777                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                  11197                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups         5767512                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups       14740712                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         1458                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                 1987207                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                   51207694                       # The number of ROB reads
system.cpu14.rob.rob_writes                  33635420                       # The number of ROB writes
system.cpu14.timesIdled                            53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups            2023174                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect               41                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect             210                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted         2243974                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits          1252224                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups       2023174                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses         770950                       # Number of indirect misses.
system.cpu15.branchPred.lookups               2243974                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   750                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          141                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads                11211543                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                7510151                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts             889                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                  2242268                       # Number of branches committed
system.cpu15.commit.bw_lim_events              134527                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls          1682                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts          9005                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts            9555638                       # Number of instructions committed
system.cpu15.commit.committedOps             17130801                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples     34522686                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.496219                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.398624                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     29361220     85.05%     85.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1445167      4.19%     89.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          694      0.00%     89.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      1637658      4.74%     93.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4      1015226      2.94%     96.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       366055      1.06%     97.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       131096      0.38%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       431043      1.25%     99.61% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       134527      0.39%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     34522686                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                592                       # Number of function calls committed.
system.cpu15.commit.int_insts                13520142                       # Number of committed integer instructions.
system.cpu15.commit.loads                     1518611                       # Number of loads committed
system.cpu15.commit.membars                      1118                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       13512095     78.88%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             1      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            1      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu       1572878      9.18%     88.06% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     88.06% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt        524292      3.06%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            4      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            6      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        994314      5.80%     96.93% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2338      0.01%     96.94% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead       524297      3.06%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        17130801                       # Class of committed instruction
system.cpu15.commit.refs                      1520957                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                   9555638                       # Number of Instructions Simulated
system.cpu15.committedOps                    17130801                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             3.613556                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       3.613556                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles            29684024                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts             17142648                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles                1514741                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                 2928252                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                  902                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles              396775                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                   1519120                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                        1614                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                      2532                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           8                       # TLB misses on write requests
system.cpu15.fetch.Branches                   2243974                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                 1903780                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                    32611748                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          221                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                      9563343                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               1062                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         4852                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  1804                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.064987                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles          1905909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches          1252974                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.276959                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples         34524694                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.496595                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.712955                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               31000138     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 688744      1.99%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    920      0.00%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 754656      2.19%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 366037      1.06%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                 263129      0.76%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    499      0.00%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 197120      0.57%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                1253451      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           34524694                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                 5767270                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu15.idleCycles                          5137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts                966                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches                2242705                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   0.640652                       # Inst execution rate
system.cpu15.iew.exec_refs                    6507098                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                     2532                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles              28478361                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts             1519769                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts              619                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts               2921                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts          17139883                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts             6504566                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             487                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts            22121610                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                  579                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                  902                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles               67049                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked      1050670                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           1149                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads         1158                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores          575                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect          900                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect           66                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers                18487409                       # num instructions consuming a value
system.cpu15.iew.wb_count                    17135254                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.726804                       # average fanout of values written-back
system.cpu15.iew.wb_producers                13436719                       # num instructions producing a value
system.cpu15.iew.wb_rate                     0.496245                       # insts written-back per cycle
system.cpu15.iew.wb_sent                     17136004                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads               25025886                       # number of integer regfile reads
system.cpu15.int_regfile_writes              10754906                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.276736                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.276736                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass            1420      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            13516224     61.10%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                23      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu            1572878      7.11%     68.21% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     68.21% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt             524292      2.37%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 4      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                8      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             999718      4.52%     75.10% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              2557      0.01%     75.12% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead       5504953     24.88%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             22122097                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses               8912889                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads          17039364                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                    787930                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.035617                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   166      0.02%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  787      0.10%      0.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 561      0.07%      0.19% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead          786416     99.81%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses             13995718                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads         62517548                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses     13989441                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes        14002996                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                 17138052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued                22122097                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded              1831                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined          9081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued              94                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined        12517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples     34524694                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.640762                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.764195                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          29058902     84.17%     84.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            955756      2.77%     86.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           1445667      4.19%     91.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            133828      0.39%     91.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            460228      1.33%     92.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            563642      1.63%     94.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            394540      1.14%     95.62% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7           1249887      3.62%     99.24% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8            262244      0.76%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      34524694                       # Number of insts issued each cycle
system.cpu15.iq.rate                         0.640666                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                   1904486                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         720                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads            6351                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2521                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads            1519769                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              2921                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads              10992300                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                       34529831                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   276506317899                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  352528258237.741943                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::6.5e+11-7e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value   2768822073                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value 674290780920                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  897889735476                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED 829518953697                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                 5144568869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              28886400                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps            21406256                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents               729830                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles                1647215                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents                  63                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups            38056706                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts             17141590                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands          21417165                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles                 3126722                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                  902                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles              861772                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                  10909                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups       15064387                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1683                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               16                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                 1986916                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           16                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                   51527952                       # The number of ROB reads
system.cpu15.rob.rob_writes                  34281621                       # The number of ROB writes
system.cpu15.timesIdled                            56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      88463.63                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                43201.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples  10319843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     24451.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       496.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    496.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       226.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         5.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    496889909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             496889909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    723461105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            723461105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0    226571196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226571196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      3527416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.239067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.352014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.841559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2666837     75.60%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       272009      7.71%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        89031      2.52%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62510      1.77%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48997      1.39%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38963      1.10%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42801      1.21%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20818      0.59%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       285450      8.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3527416                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              453623936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               453630912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    6976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               206845888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            206846016                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0    453630912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          453630912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0    206846016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       206846016                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0      7087983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     43200.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0    453623936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 496882267.906401395798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0 306204290747                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0      3231969                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0   6890277.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0    206845888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 226571055.405139595270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0 22269161869190                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       194492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            16090357                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3047825                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       194492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.ruby.dir_cntrl0      7087983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7087983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0      3231969                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3231969                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    65.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            431093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            457254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            465711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            418452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            429437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            457092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            465834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            417110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            430692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            458634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           466267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           418987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           431154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           455180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           466316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           418661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            206351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            217064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            193015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            206520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            192081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            206872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           216802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           193571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           205290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           217505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           192540                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.042062049046                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       194492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.443021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1521.022930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       194490    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        194492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 5076100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  773881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  151258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  161400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  216793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 186727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 169295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 129804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  82401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  49162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      3                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   7087983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7087983                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     7087983                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 67.75                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4802098                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                35439370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  912940450029                       # Total gap between requests
system.mem_ctrls.totMemAccLat            306204290747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 173306653247                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       194492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.617480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.584366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           139075     71.51%     71.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8079      4.15%     75.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            35450     18.23%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8900      4.58%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1717      0.88%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              658      0.34%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              322      0.17%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              146      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               66      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               39      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        194492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  44260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  54767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 141163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 191767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 192762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 193068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 192786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 192034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 191784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 191479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 190522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 189305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 188433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 187475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 186565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 186377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  3231969                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3231969                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    3231969                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                61.58                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 1990329                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         377879675430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy              12607369320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            586.381520                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  80036677428                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   30485000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  802421629245                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          32355766560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               6700964325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             25289808600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         72066540000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           535331426475                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             8431302240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         377832057630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy              12578459460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            586.363820                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  80166114265                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   30485000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  802290469296                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          32395203840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               6685602165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             25317754560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         72066540000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           535315266675                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             8439649020                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback      3231969      0.00%      0.00%
system.ruby.Directory_Controller.Exclusive_Unblock      3174500      0.00%      0.00%
system.ruby.Directory_Controller.GETS         3913483      0.00%      0.00%
system.ruby.Directory_Controller.GETX         3174500      0.00%      0.00%
system.ruby.Directory_Controller.I.GETS       2711853      0.00%      0.00%
system.ruby.Directory_Controller.I.GETX       1963082      0.00%      0.00%
system.ruby.Directory_Controller.I.Memory_Ack      3231968      0.00%      0.00%
system.ruby.Directory_Controller.IS.Memory_Data      2711853      0.00%      0.00%
system.ruby.Directory_Controller.IS.Unblock      2711853      0.00%      0.00%
system.ruby.Directory_Controller.Last_Unblock      1201629      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTO_SHARERS            1      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTX       3231968      0.00%      0.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback      3231968      0.00%      0.00%
system.ruby.Directory_Controller.MIS.Dirty_Writeback            1      0.00%      0.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock      3174500      0.00%      0.00%
system.ruby.Directory_Controller.MM.Memory_Data      3174500      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack      3231969      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data      7087983      0.00%      0.00%
system.ruby.Directory_Controller.PUTO_SHARERS            1      0.00%      0.00%
system.ruby.Directory_Controller.PUTX         3231968      0.00%      0.00%
system.ruby.Directory_Controller.S.GETS       1201630      0.00%      0.00%
system.ruby.Directory_Controller.S.GETX       1211418      0.00%      0.00%
system.ruby.Directory_Controller.S.Memory_Ack            1      0.00%      0.00%
system.ruby.Directory_Controller.SS.Last_Unblock      1201629      0.00%      0.00%
system.ruby.Directory_Controller.SS.Memory_Data      1201630      0.00%      0.00%
system.ruby.Directory_Controller.Unblock      2711853      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    145301028                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000186                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   145301023    100.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    145301028                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples    145303469                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.002229                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000076                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.730886                      
system.ruby.IFETCH.latency_hist_seqr     |   145303156    100.00%    100.00% |         283      0.00%    100.00% |          26      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    145303469                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         2441                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   133.677181                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    91.255753                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   119.169970                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2128     87.18%     87.18% |         283     11.59%     98.77% |          26      1.07%     99.84% |           2      0.08%     99.92% |           1      0.04%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         2441                      
system.ruby.L1Cache_Controller.Ack       |        4435     33.84%     33.84% |         577      4.40%     38.25% |         571      4.36%     42.61% |         570      4.35%     46.96% |         586      4.47%     51.43% |         571      4.36%     55.78% |         593      4.53%     60.31% |         572      4.37%     64.67% |         576      4.40%     69.07% |         574      4.38%     73.45% |         571      4.36%     77.81% |         574      4.38%     82.19% |         573      4.37%     86.56% |         587      4.48%     91.04% |         577      4.40%     95.44% |         597      4.56%    100.00%
system.ruby.L1Cache_Controller.Ack::total        13104                      
system.ruby.L1Cache_Controller.All_acks  |    18025904     99.95%     99.95% |         578      0.00%     99.96% |         582      0.00%     99.96% |         581      0.00%     99.96% |         583      0.00%     99.96% |         579      0.00%     99.97% |         582      0.00%     99.97% |         581      0.00%     99.97% |         579      0.00%     99.98% |         578      0.00%     99.98% |         572      0.00%     99.98% |         578      0.00%     99.99% |         576      0.00%     99.99% |         577      0.00%     99.99% |         576      0.00%    100.00% |         579      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total     18034585                      
system.ruby.L1Cache_Controller.Data      |    13612523     93.15%     93.15% |       66754      0.46%     93.60% |       66772      0.46%     94.06% |       66770      0.46%     94.52% |       66776      0.46%     94.98% |       66759      0.46%     95.43% |       66770      0.46%     95.89% |       66775      0.46%     96.35% |       66762      0.46%     96.80% |       66756      0.46%     97.26% |       66752      0.46%     97.72% |       66762      0.46%     98.17% |       66761      0.46%     98.63% |       66742      0.46%     99.09% |       66752      0.46%     99.54% |       66752      0.46%    100.00%
system.ruby.L1Cache_Controller.Data::total     14613938                      
system.ruby.L1Cache_Controller.Exclusive_Data |    33976167     99.97%     99.97% |         610      0.00%     99.98% |         611      0.00%     99.98% |         608      0.00%     99.98% |         603      0.00%     99.98% |         605      0.00%     99.98% |         610      0.00%     99.98% |         599      0.00%     99.99% |         606      0.00%     99.99% |         599      0.00%     99.99% |         588      0.00%     99.99% |         602      0.00%     99.99% |         596      0.00%     99.99% |         599      0.00%    100.00% |         597      0.00%    100.00% |         602      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total     33985202                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1618      9.43%      9.43% |        4057     23.64%     33.07% |        2630     15.33%     48.40% |        1358      7.91%     56.32% |        1204      7.02%     63.33% |         890      5.19%     68.52% |         728      4.24%     72.76% |         620      3.61%     76.38% |         665      3.88%     80.25% |         629      3.67%     83.92% |         551      3.21%     87.13% |         484      2.82%     89.95% |         442      2.58%     92.53% |         419      2.44%     94.97% |         443      2.58%     97.55% |         420      2.45%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total        17158                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          95      0.29%      0.29% |        2162      6.51%      6.80% |        1697      5.11%     11.90% |        1688      5.08%     16.99% |        2170      6.53%     23.52% |        1684      5.07%     28.59% |        1685      5.07%     33.66% |        2144      6.46%     40.12% |        2239      6.74%     46.86% |        2770      8.34%     55.20% |        2732      8.23%     63.43% |        2771      8.34%     71.77% |        2222      6.69%     78.46% |        2202      6.63%     85.09% |        2749      8.28%     93.37% |        2203      6.63%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        33213                      
system.ruby.L1Cache_Controller.I.Ifetch  |         976     39.98%     39.98% |          98      4.01%     44.00% |         101      4.14%     48.14% |         101      4.14%     52.27% |         101      4.14%     56.41% |          98      4.01%     60.43% |          99      4.06%     64.48% |         100      4.10%     68.58% |         101      4.14%     72.72% |          94      3.85%     76.57% |          95      3.89%     80.46% |          99      4.06%     84.51% |          96      3.93%     88.45% |          92      3.77%     92.22% |          95      3.89%     96.11% |          95      3.89%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         2441                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         304     30.04%     30.04% |          53      5.24%     35.28% |          56      5.53%     40.81% |          46      4.55%     45.36% |          51      5.04%     50.40% |          59      5.83%     56.23% |          47      4.64%     60.87% |          43      4.25%     65.12% |          56      5.53%     70.65% |          37      3.66%     74.31% |          44      4.35%     78.66% |          40      3.95%     82.61% |          50      4.94%     87.55% |          39      3.85%     91.40% |          54      5.34%     96.74% |          33      3.26%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         1012                      
system.ruby.L1Cache_Controller.I.Load    |    29561810     96.73%     96.73% |       66688      0.22%     96.95% |       66700      0.22%     97.16% |       66696      0.22%     97.38% |       66695      0.22%     97.60% |       66687      0.22%     97.82% |       66699      0.22%     98.04% |       66693      0.22%     98.25% |       66689      0.22%     98.47% |       66684      0.22%     98.69% |       66673      0.22%     98.91% |       66688      0.22%     99.13% |       66685      0.22%     99.35% |       66672      0.22%     99.56% |       66679      0.22%     99.78% |       66680      0.22%    100.00%
system.ruby.L1Cache_Controller.I.Load::total     30562118                      
system.ruby.L1Cache_Controller.I.Store   |    17984682     99.95%     99.95% |         573      0.00%     99.96% |         575      0.00%     99.96% |         575      0.00%     99.96% |         575      0.00%     99.97% |         573      0.00%     99.97% |         574      0.00%     99.97% |         575      0.00%     99.97% |         574      0.00%     99.98% |         570      0.00%     99.98% |         568      0.00%     99.98% |         572      0.00%     99.99% |         571      0.00%     99.99% |         570      0.00%     99.99% |         572      0.00%    100.00% |         574      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total     17993273                      
system.ruby.L1Cache_Controller.II.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Nack::total            1                      
system.ruby.L1Cache_Controller.IM.Ack    |          62      0.72%      0.72% |         576      6.70%      7.42% |         571      6.64%     14.05% |         570      6.63%     20.68% |         572      6.65%     27.33% |         571      6.64%     33.97% |         567      6.59%     40.56% |         572      6.65%     47.21% |         566      6.58%     53.79% |         564      6.56%     60.35% |         569      6.61%     66.96% |         566      6.58%     73.54% |         572      6.65%     80.19% |         561      6.52%     86.71% |         564      6.56%     93.27% |         579      6.73%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total         8602                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |    17984682     99.95%     99.95% |         575      0.00%     99.96% |         580      0.00%     99.96% |         579      0.00%     99.96% |         578      0.00%     99.96% |         577      0.00%     99.97% |         578      0.00%     99.97% |         579      0.00%     99.97% |         576      0.00%     99.98% |         574      0.00%     99.98% |         570      0.00%     99.98% |         575      0.00%     99.99% |         574      0.00%     99.99% |         571      0.00%     99.99% |         573      0.00%    100.00% |         575      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total     17993316                      
system.ruby.L1Cache_Controller.IM.L1_Replacement |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement::total           31                      
system.ruby.L1Cache_Controller.IS.Data   |    13612523     93.15%     93.15% |       66754      0.46%     93.60% |       66772      0.46%     94.06% |       66770      0.46%     94.52% |       66776      0.46%     94.98% |       66759      0.46%     95.43% |       66770      0.46%     95.89% |       66775      0.46%     96.35% |       66762      0.46%     96.80% |       66756      0.46%     97.26% |       66752      0.46%     97.72% |       66762      0.46%     98.17% |       66761      0.46%     98.63% |       66742      0.46%     99.09% |       66752      0.46%     99.54% |       66752      0.46%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total     14613938                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |    15950263    100.00%    100.00% |          32      0.00%    100.00% |          29      0.00%    100.00% |          27      0.00%    100.00% |          20      0.00%    100.00% |          26      0.00%    100.00% |          28      0.00%    100.00% |          18      0.00%    100.00% |          28      0.00%    100.00% |          22      0.00%    100.00% |          16      0.00%    100.00% |          25      0.00%    100.00% |          20      0.00%    100.00% |          22      0.00%    100.00% |          22      0.00%    100.00% |          23      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total     15950621                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |         379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total          379                      
system.ruby.L1Cache_Controller.Ifetch    |   117671846     80.98%     80.98% |     1771471      1.22%     82.20% |     1871274      1.29%     83.49% |     1912468      1.32%     84.81% |     1932737      1.33%     86.14% |     1917503      1.32%     87.46% |     1829878      1.26%     88.72% |     1897229      1.31%     90.02% |     1931254      1.33%     91.35% |     1796393      1.24%     92.59% |     1764014      1.21%     93.80% |     1754283      1.21%     95.01% |     1771809      1.22%     96.23% |     1732975      1.19%     97.42% |     1844575      1.27%     98.69% |     1903777      1.31%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    145303486                      
system.ruby.L1Cache_Controller.Inv       |           5      0.11%      0.11% |         296      6.54%      6.65% |         312      6.89%     13.54% |         316      6.98%     20.52% |         310      6.85%     27.37% |         312      6.89%     34.26% |         310      6.85%     41.11% |         308      6.80%     47.91% |         313      6.91%     54.83% |         291      6.43%     61.25% |         294      6.49%     67.75% |         293      6.47%     74.22% |         297      6.56%     80.78% |         288      6.36%     87.14% |         299      6.60%     93.75% |         283      6.25%    100.00%
system.ruby.L1Cache_Controller.Inv::total         4527                      
system.ruby.L1Cache_Controller.L1_Replacement |    47547915     97.95%     97.95% |       66184      0.14%     98.09% |       66185      0.14%     98.23% |       66183      0.14%     98.36% |       66185      0.14%     98.50% |       66177      0.14%     98.64% |       66185      0.14%     98.77% |       66182      0.14%     98.91% |       66186      0.14%     99.05% |       66173      0.14%     99.18% |       66168      0.14%     99.32% |       66180      0.14%     99.45% |       66177      0.14%     99.59% |       66174      0.14%     99.73% |       66176      0.14%     99.86% |       66183      0.14%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total     48540613                      
system.ruby.L1Cache_Controller.Load      |   226290829     90.93%     90.93% |     1485936      0.60%     91.53% |     1534863      0.62%     92.15% |     1552563      0.62%     92.77% |     1560066      0.63%     93.40% |     1549825      0.62%     94.02% |     1503529      0.60%     94.62% |     1534853      0.62%     95.24% |     1548552      0.62%     95.86% |     1479116      0.59%     96.46% |     1459904      0.59%     97.04% |     1452933      0.58%     97.63% |     1458962      0.59%     98.21% |     1436380      0.58%     98.79% |     1490345      0.60%     99.39% |     1517311      0.61%    100.00%
system.ruby.L1Cache_Controller.Load::total    248855967                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           1      0.88%      0.88% |          15     13.27%     14.16% |           9      7.96%     22.12% |          12     10.62%     32.74% |           4      3.54%     36.28% |          10      8.85%     45.13% |           8      7.08%     52.21% |           4      3.54%     55.75% |          12     10.62%     66.37% |          10      8.85%     75.22% |           3      2.65%     77.88% |           7      6.19%     84.07% |           3      2.65%     86.73% |           4      3.54%     90.27% |           9      7.96%     98.23% |           2      1.77%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          113                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       93299     99.78%     99.78% |          14      0.01%     99.79% |          16      0.02%     99.81% |          11      0.01%     99.82% |          13      0.01%     99.84% |          14      0.01%     99.85% |          14      0.01%     99.87% |          12      0.01%     99.88% |          15      0.02%     99.90% |           9      0.01%     99.91% |          10      0.01%     99.92% |          16      0.02%     99.93% |          14      0.01%     99.95% |          17      0.02%     99.97% |          11      0.01%     99.98% |          20      0.02%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total        93505                      
system.ruby.L1Cache_Controller.M.Load    |    23988775     99.99%     99.99% |        1475      0.01%    100.00% |          35      0.00%    100.00% |          41      0.00%    100.00% |          30      0.00%    100.00% |          35      0.00%    100.00% |          81      0.00%    100.00% |          25      0.00%    100.00% |          42      0.00%    100.00% |          25      0.00%    100.00% |          22      0.00%    100.00% |          38      0.00%    100.00% |          29      0.00%    100.00% |          34      0.00%    100.00% |          30      0.00%    100.00% |          25      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     23990742                      
system.ruby.L1Cache_Controller.M.Store   |     4034064    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      4034072                      
system.ruby.L1Cache_Controller.MI.Ifetch |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total           10                      
system.ruby.L1Cache_Controller.MI.Load   |         748    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total          748                      
system.ruby.L1Cache_Controller.MI.Store  |         366    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total          366                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |    33975626    100.00%    100.00% |          27      0.00%    100.00% |          29      0.00%    100.00% |          25      0.00%    100.00% |          27      0.00%    100.00% |          28      0.00%    100.00% |          31      0.00%    100.00% |          26      0.00%    100.00% |          28      0.00%    100.00% |          22      0.00%    100.00% |          22      0.00%    100.00% |          29      0.00%    100.00% |          26      0.00%    100.00% |          31      0.00%    100.00% |          24      0.00%    100.00% |          36      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total     33976037                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         230     85.19%     85.19% |           3      1.11%     86.30% |           2      0.74%     87.04% |           3      1.11%     88.15% |           4      1.48%     89.63% |           2      0.74%     90.37% |           3      1.11%     91.48% |           3      1.11%     92.59% |           1      0.37%     92.96% |           2      0.74%     93.70% |           3      1.11%     94.81% |           1      0.37%     95.19% |           2      0.74%     95.93% |           4      1.48%     97.41% |           2      0.74%     98.15% |           5      1.85%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          270                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          92      1.08%      1.08% |         560      6.60%      7.68% |         565      6.66%     14.34% |         562      6.62%     20.96% |         563      6.63%     27.60% |         560      6.60%     34.20% |         561      6.61%     40.81% |         561      6.61%     47.42% |         561      6.61%     54.03% |         559      6.59%     60.62% |         555      6.54%     67.16% |         560      6.60%     73.76% |         560      6.60%     80.36% |         555      6.54%     86.90% |         558      6.58%     93.47% |         554      6.53%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         8486                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |    33882327    100.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |          17      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          12      0.00%    100.00% |          13      0.00%    100.00% |          12      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          16      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total     33882532                      
system.ruby.L1Cache_Controller.MM.Load   |     7451807     99.62%     99.62% |        1904      0.03%     99.65% |        1945      0.03%     99.67% |        1934      0.03%     99.70% |        1869      0.02%     99.72% |        1911      0.03%     99.75% |        1942      0.03%     99.77% |        1866      0.02%     99.80% |        1946      0.03%     99.82% |        1847      0.02%     99.85% |        1818      0.02%     99.87% |        1916      0.03%     99.90% |        1873      0.03%     99.92% |        1912      0.03%     99.95% |        1873      0.03%     99.97% |        1884      0.03%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7480247                      
system.ruby.L1Cache_Controller.MM.Store  |   114089700     99.98%     99.98% |        1762      0.00%     99.98% |        1770      0.00%     99.98% |        1754      0.00%     99.98% |        1753      0.00%     99.98% |        1748      0.00%     99.98% |        1754      0.00%     99.99% |        1742      0.00%     99.99% |        1761      0.00%     99.99% |        1729      0.00%     99.99% |        1721      0.00%     99.99% |        1752      0.00%     99.99% |        1747      0.00%    100.00% |        1750      0.00%    100.00% |        1747      0.00%    100.00% |        1747      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total    114115937                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |          10     11.24%     11.24% |           6      6.74%     17.98% |           2      2.25%     20.22% |           4      4.49%     24.72% |           6      6.74%     31.46% |           2      2.25%     33.71% |           6      6.74%     40.45% |           6      6.74%     47.19% |           3      3.37%     50.56% |           3      3.37%     53.93% |           4      4.49%     58.43% |           3      3.37%     61.80% |           6      6.74%     68.54% |           6      6.74%     75.28% |           7      7.87%     83.15% |          15     16.85%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total           89                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |           3      0.01%      0.01% |        1592      6.46%      6.48% |        1123      4.56%     11.04% |        1114      4.52%     15.56% |        1605      6.52%     22.08% |        1118      4.54%     26.62% |        1112      4.52%     31.13% |        1581      6.42%     37.55% |        1668      6.77%     44.33% |        2199      8.93%     53.26% |        2175      8.83%     62.09% |        2202      8.94%     71.03% |        1659      6.74%     77.77% |        1644      6.68%     84.44% |        2184      8.87%     93.31% |        1647      6.69%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total        24626                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |          35    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total           35                      
system.ruby.L1Cache_Controller.MM_W.Load |       34809     99.25%     99.25% |           5      0.01%     99.27% |          36      0.10%     99.37% |          35      0.10%     99.47% |           8      0.02%     99.49% |          35      0.10%     99.59% |          35      0.10%     99.69% |          34      0.10%     99.79% |           7      0.02%     99.81% |          14      0.04%     99.85% |           8      0.02%     99.87% |          10      0.03%     99.90% |          11      0.03%     99.93% |           8      0.02%     99.95% |           8      0.02%     99.98% |           8      0.02%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        35071                      
system.ruby.L1Cache_Controller.MM_W.Store |    12603332     99.93%     99.93% |         573      0.00%     99.94% |         585      0.00%     99.94% |         580      0.00%     99.94% |         587      0.00%     99.95% |         579      0.00%     99.95% |         582      0.00%     99.96% |         581      0.00%     99.96% |         580      0.00%     99.97% |         578      0.00%     99.97% |         571      0.00%     99.98% |         579      0.00%     99.98% |         577      0.00%     99.99% |         573      0.00%     99.99% |         574      0.00%    100.00% |         578      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total     12612009                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |    29848687     99.97%     99.97% |         580      0.00%     99.97% |         584      0.00%     99.97% |         583      0.00%     99.98% |         585      0.00%     99.98% |         580      0.00%     99.98% |         585      0.00%     99.98% |         582      0.00%     99.98% |         580      0.00%     99.99% |         580      0.00%     99.99% |         574      0.00%     99.99% |         579      0.00%     99.99% |         579      0.00%     99.99% |         578      0.00%    100.00% |         578      0.00%    100.00% |         580      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total     29857394                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |           7      7.37%      7.37% |          10     10.53%     17.89% |           9      9.47%     27.37% |           4      4.21%     31.58% |           7      7.37%     38.95% |          14     14.74%     53.68% |           4      4.21%     57.89% |           4      4.21%     62.11% |           6      6.32%     68.42% |          13     13.68%     82.11% |           8      8.42%     90.53% |           3      3.16%     93.68% |           0      0.00%     93.68% |           0      0.00%     93.68% |           6      6.32%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total           95                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     14.29%     14.29% |           3     21.43%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           3     21.43%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     21.43%     78.57% |           0      0.00%     78.57% |           3     21.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total           26                      
system.ruby.L1Cache_Controller.M_W.Load  |    31809598    100.00%    100.00% |          94      0.00%    100.00% |         171      0.00%    100.00% |         128      0.00%    100.00% |          92      0.00%    100.00% |          83      0.00%    100.00% |         202      0.00%    100.00% |          58      0.00%    100.00% |          92      0.00%    100.00% |         144      0.00%    100.00% |          82      0.00%    100.00% |         100      0.00%    100.00% |          63      0.00%    100.00% |          73      0.00%    100.00% |          69      0.00%    100.00% |          99      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total     31811148                      
system.ruby.L1Cache_Controller.M_W.Store |    11822783    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total     11822809                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |     4127480     99.99%     99.99% |          30      0.00%     99.99% |          27      0.00%     99.99% |          25      0.00%     99.99% |          18      0.00%     99.99% |          25      0.00%     99.99% |          25      0.00%    100.00% |          17      0.00%    100.00% |          27      0.00%    100.00% |          20      0.00%    100.00% |          14      0.00%    100.00% |          24      0.00%    100.00% |          17      0.00%    100.00% |          21      0.00%    100.00% |          20      0.00%    100.00% |          22      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total      4127812                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |          13      3.77%      3.77% |         104     30.14%     33.91% |          29      8.41%     42.32% |          33      9.57%     51.88% |          41     11.88%     63.77% |          44     12.75%     76.52% |           2      0.58%     77.10% |           1      0.29%     77.39% |          12      3.48%     80.87% |          53     15.36%     96.23% |          11      3.19%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           2      0.58%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total          345                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           0      0.00%      0.00% |          10     12.35%     12.35% |           6      7.41%     19.75% |           8      9.88%     29.63% |           2      2.47%     32.10% |           6      7.41%     39.51% |           7      8.64%     48.15% |           2      2.47%     50.62% |          10     12.35%     62.96% |           8      9.88%     72.84% |           2      2.47%     75.31% |           5      6.17%     81.48% |           3      3.70%     85.19% |           3      3.70%     88.89% |           7      8.64%     97.53% |           2      2.47%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total           81                      
system.ruby.L1Cache_Controller.O.L1_Replacement |           1      4.35%      4.35% |           4     17.39%     21.74% |           2      8.70%     30.43% |           4     17.39%     47.83% |           1      4.35%     52.17% |           3     13.04%     65.22% |           1      4.35%     69.57% |           1      4.35%     73.91% |           1      4.35%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           1      4.35%     91.30% |           0      0.00%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.O.Load    |           0      0.00%      0.00% |       34425      3.67%      3.67% |        2352      0.25%      3.92% |         121      0.01%      3.94% |      299423     31.94%     35.88% |      300013     32.01%     67.89% |         113      0.01%     67.90% |           0      0.00%     67.90% |         199      0.02%     67.92% |      300354     32.04%     99.96% |         362      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total       937362                      
system.ruby.L1Cache_Controller.O.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Store::total            4                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |           1      4.35%      4.35% |           4     17.39%     21.74% |           2      8.70%     30.43% |           4     17.39%     47.83% |           1      4.35%     52.17% |           3     13.04%     65.22% |           1      4.35%     69.57% |           1      4.35%     73.91% |           1      4.35%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           1      4.35%     91.30% |           0      0.00%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total           23                      
system.ruby.L1Cache_Controller.OM.Ack    |        3673     98.63%     98.63% |           0      0.00%     98.63% |           0      0.00%     98.63% |           0      0.00%     98.63% |           2      0.05%     98.68% |           0      0.00%     98.68% |           8      0.21%     98.90% |           0      0.00%     98.90% |          10      0.27%     99.17% |           6      0.16%     99.33% |           2      0.05%     99.38% |           8      0.21%     99.60% |           1      0.03%     99.62% |           1      0.03%     99.65% |          13      0.35%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total         3724                      
system.ruby.L1Cache_Controller.OM.All_acks |    18025904     99.95%     99.95% |         578      0.00%     99.96% |         582      0.00%     99.96% |         581      0.00%     99.96% |         583      0.00%     99.96% |         579      0.00%     99.97% |         582      0.00%     99.97% |         581      0.00%     99.97% |         579      0.00%     99.98% |         578      0.00%     99.98% |         572      0.00%     99.98% |         578      0.00%     99.99% |         576      0.00%     99.99% |         577      0.00%     99.99% |         576      0.00%    100.00% |         579      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total     18034585                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     27.59%     27.59% |           4     13.79%     41.38% |           0      0.00%     41.38% |           6     20.69%     62.07% |           0      0.00%     62.07% |           0      0.00%     62.07% |          11     37.93%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total           29                      
system.ruby.L1Cache_Controller.OM.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.OM.Own_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.Own_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |        1357      8.37%      8.37% |        3912     24.14%     32.51% |        2576     15.90%     48.41% |        1301      8.03%     56.44% |        1141      7.04%     63.48% |         818      5.05%     68.53% |         705      4.35%     72.88% |         602      3.71%     76.59% |         623      3.84%     80.44% |         544      3.36%     83.80% |         522      3.22%     87.02% |         464      2.86%     89.88% |         431      2.66%     92.54% |         405      2.50%     95.04% |         406      2.51%     97.54% |         398      2.46%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total        16205                      
system.ruby.L1Cache_Controller.S.Ifetch  |   117670856     80.98%     80.98% |     1771373      1.22%     82.20% |     1871173      1.29%     83.49% |     1912367      1.32%     84.81% |     1932636      1.33%     86.14% |     1917405      1.32%     87.46% |     1829779      1.26%     88.72% |     1897129      1.31%     90.02% |     1931150      1.33%     91.35% |     1796299      1.24%     92.59% |     1763919      1.21%     93.80% |     1754184      1.21%     95.01% |     1771713      1.22%     96.23% |     1732883      1.19%     97.42% |     1844480      1.27%     98.69% |     1903682      1.31%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    145301028                      
system.ruby.L1Cache_Controller.S.Inv     |           5      0.11%      0.11% |         294      6.56%      6.67% |         307      6.85%     13.52% |         312      6.96%     20.48% |         307      6.85%     27.33% |         308      6.87%     34.20% |         306      6.83%     41.02% |         304      6.78%     47.80% |         311      6.94%     54.74% |         287      6.40%     61.14% |         292      6.51%     67.66% |         290      6.47%     74.12% |         294      6.56%     80.68% |         287      6.40%     87.08% |         298      6.65%     93.73% |         281      6.27%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         4483                      
system.ruby.L1Cache_Controller.S.L1_Replacement |    13571511     93.19%     93.19% |       66100      0.45%     93.65% |       66098      0.45%     94.10% |       66108      0.45%     94.55% |       66106      0.45%     95.01% |       66087      0.45%     95.46% |       66106      0.45%     95.91% |       66112      0.45%     96.37% |       66101      0.45%     96.82% |       66113      0.45%     97.28% |       66101      0.45%     97.73% |       66110      0.45%     98.18% |       66101      0.45%     98.64% |       66103      0.45%     99.09% |       66097      0.45%     99.55% |       66114      0.45%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total     14563068                      
system.ruby.L1Cache_Controller.S.Load    |   133438357     86.63%     86.63% |     1381345      0.90%     87.53% |     1463624      0.95%     88.48% |     1483608      0.96%     89.44% |     1191949      0.77%     90.21% |     1181061      0.77%     90.98% |     1434457      0.93%     91.91% |     1466177      0.95%     92.86% |     1479574      0.96%     93.82% |     1110048      0.72%     94.54% |     1390939      0.90%     95.45% |     1384181      0.90%     96.35% |     1390301      0.90%     97.25% |     1367681      0.89%     98.14% |     1421686      0.92%     99.06% |     1448615      0.94%    100.00%
system.ruby.L1Cache_Controller.S.Load::total    154033603                      
system.ruby.L1Cache_Controller.S.Store   |       41222     99.79%     99.79% |           5      0.01%     99.80% |           7      0.02%     99.82% |           6      0.01%     99.84% |           8      0.02%     99.85% |           6      0.01%     99.87% |           8      0.02%     99.89% |           6      0.01%     99.90% |           4      0.01%     99.91% |           7      0.02%     99.93% |           4      0.01%     99.94% |           5      0.01%     99.95% |           5      0.01%     99.96% |           7      0.02%     99.98% |           3      0.01%     99.99% |           5      0.01%    100.00%
system.ruby.L1Cache_Controller.S.Store::total        41308                      
system.ruby.L1Cache_Controller.SI.Ifetch |           4     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total            7                      
system.ruby.L1Cache_Controller.SI.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SI.Inv::total            1                      
system.ruby.L1Cache_Controller.SI.Load   |        4925     99.94%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total         4928                      
system.ruby.L1Cache_Controller.SI.Store  |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Store::total            3                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |    10671934     99.96%     99.96% |         286      0.00%     99.96% |         279      0.00%     99.97% |         279      0.00%     99.97% |         285      0.00%     99.97% |         273      0.00%     99.97% |         289      0.00%     99.98% |         280      0.00%     99.98% |         282      0.00%     99.98% |         274      0.00%     99.98% |         271      0.00%     99.99% |         279      0.00%     99.99% |         271      0.00%     99.99% |         283      0.00%     99.99% |         286      0.00%    100.00% |         292      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total     10676143                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |     2899577     74.60%     74.60% |       65814      1.69%     76.29% |       65819      1.69%     77.98% |       65829      1.69%     79.68% |       65821      1.69%     81.37% |       65814      1.69%     83.07% |       65817      1.69%     84.76% |       65832      1.69%     86.45% |       65819      1.69%     88.15% |       65839      1.69%     89.84% |       65830      1.69%     91.53% |       65831      1.69%     93.23% |       65830      1.69%     94.92% |       65820      1.69%     96.61% |       65811      1.69%     98.31% |       65821      1.69%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total      3886924                      
system.ruby.L1Cache_Controller.SM.Ack    |         700     89.97%     89.97% |           1      0.13%     90.10% |           0      0.00%     90.10% |           0      0.00%     90.10% |          12      1.54%     91.65% |           0      0.00%     91.65% |          18      2.31%     93.96% |           0      0.00%     93.96% |           0      0.00%     93.96% |           4      0.51%     94.47% |           0      0.00%     94.47% |           0      0.00%     94.47% |           0      0.00%     94.47% |          25      3.21%     97.69% |           0      0.00%     97.69% |          18      2.31%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          778                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |       41222     99.90%     99.90% |           3      0.01%     99.90% |           2      0.00%     99.91% |           2      0.00%     99.91% |           5      0.01%     99.92% |           2      0.00%     99.93% |           4      0.01%     99.94% |           2      0.00%     99.94% |           2      0.00%     99.95% |           3      0.01%     99.96% |           2      0.00%     99.96% |           2      0.00%     99.97% |           2      0.00%     99.97% |           6      0.01%     99.99% |           2      0.00%     99.99% |           4      0.01%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total        41265                      
system.ruby.L1Cache_Controller.SM.Fwd_GETS |           0      0.00%      0.00% |           7     58.33%     58.33% |           3     25.00%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           2      4.65%      4.65% |           5     11.63%     16.28% |           4      9.30%     25.58% |           3      6.98%     32.56% |           4      9.30%     41.86% |           4      9.30%     51.16% |           4      9.30%     60.47% |           2      4.65%     65.12% |           4      9.30%     74.42% |           2      4.65%     79.07% |           3      6.98%     86.05% |           3      6.98%     93.02% |           1      2.33%     95.35% |           1      2.33%     97.67% |           1      2.33%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total           43                      
system.ruby.L1Cache_Controller.Store     |   160576152     99.97%     99.97% |        2916      0.00%     99.97% |        2940      0.00%     99.98% |        2918      0.00%     99.98% |        2926      0.00%     99.98% |        2908      0.00%     99.98% |        2922      0.00%     99.98% |        2906      0.00%     99.99% |        2921      0.00%     99.99% |        2887      0.00%     99.99% |        2867      0.00%     99.99% |        2910      0.00%     99.99% |        2903      0.00%     99.99% |        2901      0.00%    100.00% |        2899      0.00%    100.00% |        2905      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total    160619781                      
system.ruby.L1Cache_Controller.Use_Timeout |    33976167     99.97%     99.97% |         610      0.00%     99.98% |         611      0.00%     99.98% |         608      0.00%     99.98% |         603      0.00%     99.98% |         605      0.00%     99.98% |         610      0.00%     99.98% |         599      0.00%     99.99% |         607      0.00%     99.99% |         600      0.00%     99.99% |         588      0.00%     99.99% |         603      0.00%     99.99% |         596      0.00%     99.99% |         599      0.00%    100.00% |         598      0.00%    100.00% |         602      0.00%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total     33985206                      
system.ruby.L1Cache_Controller.Writeback_Ack |    10671934     99.96%     99.96% |         286      0.00%     99.96% |         279      0.00%     99.97% |         279      0.00%     99.97% |         285      0.00%     99.97% |         273      0.00%     99.97% |         289      0.00%     99.98% |         280      0.00%     99.98% |         282      0.00%     99.98% |         274      0.00%     99.98% |         271      0.00%     99.99% |         279      0.00%     99.99% |         271      0.00%     99.99% |         283      0.00%     99.99% |         286      0.00%    100.00% |         292      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total     10676143                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |    36875204     97.39%     97.39% |       65845      0.17%     97.57% |       65850      0.17%     97.74% |       65858      0.17%     97.91% |       65849      0.17%     98.09% |       65845      0.17%     98.26% |       65849      0.17%     98.43% |       65859      0.17%     98.61% |       65848      0.17%     98.78% |       65862      0.17%     98.96% |       65853      0.17%     99.13% |       65861      0.17%     99.30% |       65856      0.17%     99.48% |       65852      0.17%     99.65% |       65836      0.17%     99.83% |       65857      0.17%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total     37862984                      
system.ruby.L1Cache_Controller.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Nack::total            1                      
system.ruby.L2Cache_Controller.All_Acks  |      198629      6.26%      6.26% |      198253      6.25%     12.50% |      198194      6.24%     18.75% |      198254      6.25%     24.99% |      198330      6.25%     31.24% |      198355      6.25%     37.49% |      198344      6.25%     43.73% |      198400      6.25%     49.98% |      198358      6.25%     56.23% |      198431      6.25%     62.48% |      198424      6.25%     68.73% |      198534      6.25%     74.99% |      198465      6.25%     81.24% |      198542      6.25%     87.49% |      198378      6.25%     93.74% |      198609      6.26%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total      3174500                      
system.ruby.L2Cache_Controller.Data      |      443278      6.25%      6.25% |      442878      6.25%     12.50% |      442655      6.25%     18.75% |      442861      6.25%     25.00% |      443015      6.25%     31.25% |      442975      6.25%     37.50% |      442963      6.25%     43.74% |      442958      6.25%     49.99% |      442900      6.25%     56.24% |      443004      6.25%     62.49% |      442990      6.25%     68.74% |      443221      6.25%     75.00% |      443050      6.25%     81.25% |      443165      6.25%     87.50% |      442873      6.25%     93.75% |      443197      6.25%    100.00%
system.ruby.L2Cache_Controller.Data::total      7087983                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |     2131469      6.27%      6.27% |     2124996      6.25%     12.52% |     2128283      6.26%     18.79% |     2119398      6.24%     25.02% |     2121478      6.24%     31.27% |     2123998      6.25%     37.52% |     2120552      6.24%     43.75% |     2117917      6.23%     49.99% |     2120678      6.24%     56.23% |     2125460      6.25%     62.48% |     2133108      6.28%     68.76% |     2131923      6.27%     75.03% |     2119992      6.24%     81.27% |     2121536      6.24%     87.51% |     2128465      6.26%     93.77% |     2115953      6.23%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total     33985206                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |         156     16.83%     16.83% |           6      0.65%     17.48% |          15      1.62%     19.09% |           3      0.32%     19.42% |           0      0.00%     19.42% |         349     37.65%     57.07% |           0      0.00%     57.07% |           0      0.00%     57.07% |          66      7.12%     64.19% |          21      2.27%     66.45% |           0      0.00%     66.45% |           0      0.00%     66.45% |           0      0.00%     66.45% |           0      0.00%     66.45% |         311     33.55%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          927                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         173    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total          173                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |          40     10.70%     10.70% |          14      3.74%     14.44% |          23      6.15%     20.59% |          14      3.74%     24.33% |          13      3.48%     27.81% |         132     35.29%     63.10% |           1      0.27%     63.37% |          14      3.74%     67.11% |          12      3.21%     70.32% |          16      4.28%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |          82     21.93%     96.52% |          13      3.48%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total          374                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |          17      0.19%      0.19% |          37      0.42%      0.62% |          17      0.19%      0.81% |          13      0.15%      0.96% |          27      0.31%      1.27% |          31      0.35%      1.62% |          72      0.82%      2.44% |          36      0.41%      2.85% |          67      0.76%      3.62% |          24      0.27%      3.89% |        8231     93.94%     97.83% |          30      0.34%     98.17% |          28      0.32%     98.49% |          16      0.18%     98.68% |          96      1.10%     99.77% |          20      0.23%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total         8762                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |          54      6.88%      6.88% |           0      0.00%      6.88% |           5      0.64%      7.52% |           0      0.00%      7.52% |           0      0.00%      7.52% |         113     14.39%     21.91% |           0      0.00%     21.91% |           0      0.00%     21.91% |         155     19.75%     41.66% |           3      0.38%     42.04% |           0      0.00%     42.04% |           0      0.00%     42.04% |           0      0.00%     42.04% |           0      0.00%     42.04% |         455     57.96%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total          785                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |          91      0.14%      0.14% |           0      0.00%      0.14% |           0      0.00%      0.14% |           0      0.00%      0.14% |           0      0.00%      0.14% |          68      0.10%      0.24% |           0      0.00%      0.24% |         236      0.36%      0.60% |           0      0.00%      0.60% |       65497     99.00%     99.60% |           0      0.00%     99.60% |           0      0.00%     99.60% |           0      0.00%     99.60% |         266      0.40%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        66158                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |           8      7.08%      7.08% |           9      7.96%     15.04% |           7      6.19%     21.24% |          10      8.85%     30.09% |           4      3.54%     33.63% |          17     15.04%     48.67% |           8      7.08%     55.75% |           5      4.42%     60.18% |           5      4.42%     64.60% |           3      2.65%     67.26% |           1      0.88%     68.14% |           6      5.31%     73.45% |           2      1.77%     75.22% |           6      5.31%     80.53% |          16     14.16%     94.69% |           6      5.31%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total          113                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |         712      6.20%      6.20% |         531      4.62%     10.82% |         635      5.53%     16.35% |         697      6.07%     22.42% |         782      6.81%     29.23% |         714      6.22%     35.45% |         715      6.23%     41.68% |         819      7.13%     48.81% |         963      8.39%     57.20% |         685      5.97%     63.16% |         723      6.30%     69.46% |         707      6.16%     75.62% |         704      6.13%     81.75% |         586      5.10%     86.85% |         742      6.46%     93.31% |         768      6.69%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total        11483                      
system.ruby.L2Cache_Controller.IFLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          95    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETX::total           95                      
system.ruby.L2Cache_Controller.IFLS.Unblock |        1014      6.25%      6.25% |        1009      6.22%     12.47% |         999      6.16%     18.63% |        1005      6.20%     24.83% |        1026      6.33%     31.16% |        1073      6.62%     37.78% |        1070      6.60%     44.37% |        1040      6.41%     50.79% |        1047      6.46%     57.24% |         967      5.96%     63.21% |         975      6.01%     69.22% |        1009      6.22%     75.44% |         994      6.13%     81.57% |         997      6.15%     87.72% |        1006      6.20%     93.92% |         986      6.08%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total        16217                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           5      5.88%      5.88% |           8      9.41%     15.29% |           4      4.71%     20.00% |           8      9.41%     29.41% |           3      3.53%     32.94% |          11     12.94%     45.88% |           6      7.06%     52.94% |           4      4.71%     57.65% |           2      2.35%     60.00% |           2      2.35%     62.35% |           0      0.00%     62.35% |           5      5.88%     68.24% |           2      2.35%     70.59% |           5      5.88%     76.47% |          15     17.65%     94.12% |           5      5.88%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total           85                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |          15     14.85%     14.85% |           0      0.00%     14.85% |           0      0.00%     14.85% |           0      0.00%     14.85% |           0      0.00%     14.85% |          15     14.85%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |          71     70.30%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total          101                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total           29                      
system.ruby.L2Cache_Controller.IGM.Data  |      196045      6.26%      6.26% |      195639      6.24%     12.50% |      195589      6.24%     18.74% |      195647      6.24%     24.99% |      195663      6.24%     31.23% |      195768      6.25%     37.48% |      195759      6.25%     43.73% |      195772      6.25%     49.98% |      195794      6.25%     56.23% |      195853      6.25%     62.48% |      195865      6.25%     68.73% |      195934      6.25%     74.98% |      195984      6.26%     81.24% |      195956      6.25%     87.49% |      195928      6.25%     93.74% |      196013      6.26%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total      3133209                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |          12     70.59%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           5     29.41%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total           17                      
system.ruby.L2Cache_Controller.IGMLS.Data |        2584      6.26%      6.26% |        2614      6.33%     12.59% |        2605      6.31%     18.90% |        2607      6.31%     25.21% |        2667      6.46%     31.67% |        2587      6.27%     37.94% |        2585      6.26%     44.20% |        2628      6.36%     50.56% |        2564      6.21%     56.77% |        2578      6.24%     63.01% |        2559      6.20%     69.21% |        2600      6.30%     75.51% |        2481      6.01%     81.52% |        2586      6.26%     87.78% |        2450      5.93%     93.71% |        2596      6.29%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total        41291                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.IGMLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |      198629      6.26%      6.26% |      198253      6.25%     12.50% |      198194      6.24%     18.75% |      198254      6.25%     24.99% |      198330      6.25%     31.24% |      198355      6.25%     37.49% |      198344      6.25%     43.73% |      198400      6.25%     49.98% |      198358      6.25%     56.23% |      198431      6.25%     62.48% |      198424      6.25%     68.73% |      198534      6.25%     74.99% |      198465      6.25%     81.24% |      198542      6.25%     87.49% |      198378      6.25%     93.74% |      198609      6.26%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total      3174500                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |      198629      6.26%      6.26% |      198253      6.25%     12.50% |      198194      6.24%     18.75% |      198254      6.25%     24.99% |      198330      6.25%     31.24% |      198355      6.25%     37.49% |      198344      6.25%     43.73% |      198400      6.25%     49.98% |      198358      6.25%     56.23% |      198431      6.25%     62.48% |      198424      6.25%     68.73% |      198534      6.25%     74.99% |      198465      6.25%     81.24% |      198542      6.25%     87.49% |      198378      6.25%     93.74% |      198609      6.26%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total      3174500                      
system.ruby.L2Cache_Controller.IGMO.L1_GETS |          15     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |          15     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.IGS.Data  |      244649      6.25%      6.25% |      244625      6.25%     12.50% |      244461      6.25%     18.75% |      244607      6.25%     25.00% |      244685      6.25%     31.25% |      244620      6.25%     37.50% |      244619      6.25%     43.75% |      244558      6.25%     50.00% |      244542      6.25%     56.25% |      244573      6.25%     62.50% |      244566      6.25%     68.75% |      244687      6.25%     75.00% |      244585      6.25%     81.25% |      244623      6.25%     87.50% |      244495      6.25%     93.75% |      244588      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total      3913483                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |         212      6.64%      6.64% |         174      5.45%     12.09% |         192      6.01%     18.10% |         184      5.76%     23.86% |         215      6.73%     30.59% |         203      6.36%     36.94% |         198      6.20%     43.14% |         230      7.20%     50.34% |         231      7.23%     57.58% |         182      5.70%     63.27% |         181      5.67%     68.94% |         207      6.48%     75.42% |         197      6.17%     81.59% |         178      5.57%     87.16% |         202      6.32%     93.49% |         208      6.51%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total         3194                      
system.ruby.L2Cache_Controller.IGS.Unblock |      244649      6.25%      6.25% |      244625      6.25%     12.50% |      244461      6.25%     18.75% |      244607      6.25%     25.00% |      244685      6.25%     31.25% |      244620      6.25%     37.50% |      244619      6.25%     43.75% |      244558      6.25%     50.00% |      244542      6.25%     56.25% |      244573      6.25%     62.50% |      244566      6.25%     68.75% |      244687      6.25%     75.00% |      244585      6.25%     81.25% |      244622      6.25%     87.50% |      244495      6.25%     93.75% |      244588      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total      3913482                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |          40     10.70%     10.70% |          14      3.74%     14.44% |          23      6.15%     20.59% |          14      3.74%     24.33% |          13      3.48%     27.81% |         132     35.29%     63.10% |           1      0.27%     63.37% |          14      3.74%     67.11% |          12      3.21%     70.32% |          16      4.28%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |          82     21.93%     96.52% |          13      3.48%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total          374                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           5      5.88%      5.88% |           8      9.41%     15.29% |           4      4.71%     20.00% |           8      9.41%     29.41% |           3      3.53%     32.94% |          11     12.94%     45.88% |           6      7.06%     52.94% |           4      4.71%     57.65% |           2      2.35%     60.00% |           2      2.35%     62.35% |           0      0.00%     62.35% |           5      5.88%     68.24% |           2      2.35%     70.59% |           5      5.88%     76.47% |          15     17.65%     94.12% |           5      5.88%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total           85                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |           2     12.50%     12.50% |           1      6.25%     18.75% |           3     18.75%     37.50% |           2     12.50%     50.00% |           1      6.25%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           1      6.25%     75.00% |           2     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1      6.25%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           1      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total           16                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |           4      5.88%      5.88% |           3      4.41%     10.29% |           5      7.35%     17.65% |           0      0.00%     17.65% |          10     14.71%     32.35% |          21     30.88%     63.24% |           0      0.00%     63.24% |          10     14.71%     77.94% |           2      2.94%     80.88% |           3      4.41%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |          10     14.71%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total           68                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total            7                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |           2     12.50%     12.50% |           1      6.25%     18.75% |           3     18.75%     37.50% |           2     12.50%     50.00% |           1      6.25%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           1      6.25%     75.00% |           2     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1      6.25%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           1      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total           16                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |           4      5.88%      5.88% |           3      4.41%     10.29% |           5      7.35%     17.65% |           0      0.00%     17.65% |          10     14.71%     32.35% |          21     30.88%     63.24% |           0      0.00%     63.24% |          10     14.71%     77.94% |           2      2.94%     80.88% |           3      4.41%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |          10     14.71%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total           68                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total            7                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total            7                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total            7                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |        1014      6.25%      6.25% |        1009      6.22%     12.47% |         999      6.16%     18.63% |        1005      6.20%     24.83% |        1026      6.33%     31.16% |        1073      6.62%     37.78% |        1070      6.60%     44.37% |        1040      6.41%     50.79% |        1047      6.46%     57.24% |         967      5.96%     63.21% |         975      6.01%     69.22% |        1009      6.22%     75.44% |         994      6.13%     81.57% |         997      6.15%     87.72% |        1006      6.20%     93.92% |         986      6.08%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total        16217                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |        1884      6.26%      6.26% |        1918      6.38%     12.64% |        1902      6.32%     18.97% |        1936      6.44%     25.40% |        1949      6.48%     31.88% |        1873      6.23%     38.11% |        1873      6.23%     44.34% |        1933      6.43%     50.76% |        1878      6.24%     57.01% |        1851      6.15%     63.16% |        1854      6.16%     69.33% |        1914      6.36%     75.69% |        1780      5.92%     81.61% |        1882      6.26%     87.87% |        1750      5.82%     93.69% |        1899      6.31%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total        30076                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |         288      5.78%      5.78% |         311      6.24%     12.02% |         299      6.00%     18.02% |         304      6.10%     24.13% |         305      6.12%     30.25% |         319      6.40%     36.65% |         313      6.28%     42.93% |         327      6.56%     49.50% |         323      6.48%     55.98% |         351      7.05%     63.03% |         320      6.42%     69.45% |         314      6.30%     75.75% |         298      5.98%     81.73% |         307      6.16%     87.90% |         304      6.10%     94.00% |         299      6.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total         4982                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |      242696      6.25%      6.25% |      242616      6.25%     12.50% |      242485      6.25%     18.75% |      242595      6.25%     25.00% |      242642      6.25%     31.25% |      242651      6.25%     37.50% |      242647      6.25%     43.75% |      242525      6.25%     50.00% |      242568      6.25%     56.25% |      242620      6.25%     62.50% |      242607      6.25%     68.75% |      242676      6.25%     75.00% |      242702      6.25%     81.25% |      242662      6.25%     87.50% |      242649      6.25%     93.75% |      242601      6.25%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total      3881942                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ILSW.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.ILSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_PUTS::total            5                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |         288      5.78%      5.78% |         311      6.24%     12.02% |         299      6.00%     18.02% |         304      6.10%     24.13% |         305      6.12%     30.25% |         319      6.40%     36.65% |         313      6.28%     42.93% |         327      6.56%     49.50% |         323      6.48%     55.98% |         351      7.05%     63.03% |         320      6.42%     69.45% |         314      6.30%     75.75% |         298      5.98%     81.73% |         307      6.16%     87.90% |         304      6.10%     94.00% |         299      6.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total         4982                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |          23      6.01%      6.01% |          16      4.18%     10.18% |          24      6.27%     16.45% |          23      6.01%     22.45% |          16      4.18%     26.63% |          48     12.53%     39.16% |          19      4.96%     44.13% |          41     10.70%     54.83% |          13      3.39%     58.22% |          19      4.96%     63.19% |          10      2.61%     65.80% |          21      5.48%     71.28% |          23      6.01%     77.28% |          15      3.92%     81.20% |          53     13.84%     95.04% |          19      4.96%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total          383                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           2      0.02%      0.02% |          30      0.35%      0.38% |           0      0.00%      0.38% |           0      0.00%      0.38% |          15      0.18%      0.55% |           0      0.00%      0.55% |          61      0.72%      1.27% |           0      0.00%      1.27% |          59      0.69%      1.97% |           8      0.09%      2.06% |        8222     96.82%     98.88% |          15      0.18%     99.06% |           7      0.08%     99.14% |           7      0.08%     99.22% |          59      0.69%     99.92% |           7      0.08%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total         8492                      
system.ruby.L2Cache_Controller.ILX.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |     2131416      6.27%      6.27% |     2124919      6.25%     12.53% |     2128231      6.26%     18.79% |     2119346      6.24%     25.03% |     2121434      6.24%     31.27% |     2123936      6.25%     37.52% |     2120459      6.24%     43.77% |     2117863      6.23%     50.00% |     2120593      6.24%     56.24% |     2125403      6.26%     62.50% |     2124861      6.25%     68.75% |     2131874      6.27%     75.02% |     2119949      6.24%     81.26% |     2121501      6.24%     87.51% |     2128339      6.26%     93.77% |     2115913      6.23%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total     33976037                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |          60      4.27%      4.27% |          79      5.62%      9.89% |          89      6.33%     16.22% |         113      8.04%     24.25% |          74      5.26%     29.52% |         106      7.54%     37.06% |          86      6.12%     43.17% |          62      4.41%     47.58% |          76      5.41%     52.99% |          97      6.90%     59.89% |          98      6.97%     66.86% |         116      8.25%     75.11% |          82      5.83%     80.94% |          90      6.40%     87.34% |          88      6.26%     93.60% |          90      6.40%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total         1406                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |          26      6.63%      6.63% |          19      4.85%     11.48% |          34      8.67%     20.15% |          24      6.12%     26.28% |          14      3.57%     29.85% |          21      5.36%     35.20% |          25      6.38%     41.58% |          33      8.42%     50.00% |          18      4.59%     54.59% |          16      4.08%     58.67% |          32      8.16%     66.84% |          18      4.59%     71.43% |          29      7.40%     78.83% |          23      5.87%     84.69% |          35      8.93%     93.62% |          25      6.38%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total          392                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |     2131416      6.27%      6.27% |     2124919      6.25%     12.53% |     2128231      6.26%     18.79% |     2119346      6.24%     25.03% |     2121434      6.24%     31.27% |     2123936      6.25%     37.52% |     2120459      6.24%     43.77% |     2117863      6.23%     50.00% |     2120593      6.24%     56.24% |     2125403      6.26%     62.50% |     2124861      6.25%     68.75% |     2131874      6.27%     75.02% |     2119949      6.24%     81.26% |     2121501      6.24%     87.51% |     2128339      6.26%     93.77% |     2115913      6.23%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total     33976037                      
system.ruby.L2Cache_Controller.IW.L1_GETS |           4     15.38%     15.38% |           2      7.69%     23.08% |           0      0.00%     23.08% |           1      3.85%     26.92% |           1      3.85%     30.77% |           3     11.54%     42.31% |           0      0.00%     42.31% |           2      7.69%     50.00% |           4     15.38%     65.38% |           2      7.69%     73.08% |           0      0.00%     73.08% |           2      7.69%     80.77% |           2      7.69%     88.46% |           1      3.85%     92.31% |           1      3.85%     96.15% |           1      3.85%    100.00%
system.ruby.L2Cache_Controller.IW.L1_GETS::total           26                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |      242696      6.25%      6.25% |      242616      6.25%     12.50% |      242485      6.25%     18.75% |      242595      6.25%     25.00% |      242642      6.25%     31.25% |      242651      6.25%     37.50% |      242647      6.25%     43.75% |      242525      6.25%     50.00% |      242568      6.25%     56.25% |      242620      6.25%     62.50% |      242607      6.25%     68.75% |      242676      6.25%     75.00% |      242702      6.25%     81.25% |      242662      6.25%     87.50% |      242649      6.25%     93.75% |      242601      6.25%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total      3881942                      
system.ruby.L2Cache_Controller.L1_GETS   |     1939543      6.34%      6.34% |     1926579      6.30%     12.64% |     1939958      6.34%     18.98% |     1919870      6.28%     25.26% |     1919576      6.28%     31.54% |     1914764      6.26%     37.80% |     1909867      6.24%     44.04% |     1903075      6.22%     50.27% |     1904745      6.23%     56.50% |     1902335      6.22%     62.72% |     1901731      6.22%     68.93% |     1911651      6.25%     75.19% |     1892801      6.19%     81.37% |     1894038      6.19%     87.57% |     1907253      6.24%     93.80% |     1894952      6.20%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total     30582738                      
system.ruby.L2Cache_Controller.L1_GETX   |     1125265      6.22%      6.22% |     1125073      6.22%     12.43% |     1126313      6.22%     18.65% |     1124351      6.21%     24.87% |     1124993      6.21%     31.08% |     1124237      6.21%     37.29% |     1124768      6.21%     43.50% |     1124510      6.21%     49.72% |     1125582      6.22%     55.94% |     1129443      6.24%     62.17% |     1201875      6.64%     68.81% |     1129679      6.24%     75.06% |     1129378      6.24%     81.29% |     1129686      6.24%     87.54% |     1128366      6.23%     93.77% |     1127945      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total     18101464                      
system.ruby.L2Cache_Controller.L1_PUTO   |           2      8.70%      8.70% |           1      4.35%     13.04% |           3     13.04%     26.09% |           2      8.70%     34.78% |           1      4.35%     39.13% |           4     17.39%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           3     13.04%     78.26% |           0      0.00%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           0      0.00%     86.96% |           1      4.35%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total           23                      
system.ruby.L2Cache_Controller.L1_PUTS   |      305772      7.00%      7.00% |      321839      7.36%     14.36% |      343295      7.85%     22.21% |      324385      7.42%     29.63% |      256128      5.86%     35.49% |      203794      4.66%     40.15% |      225160      5.15%     45.30% |      314484      7.19%     52.50% |      339982      7.78%     60.28% |      148352      3.39%     63.67% |      247846      5.67%     69.34% |      206151      4.72%     74.06% |      180749      4.13%     78.19% |      261647      5.99%     84.18% |      256263      5.86%     90.04% |      435434      9.96%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total      4371281                      
system.ruby.L2Cache_Controller.L1_PUTS_only |      623023      6.11%      6.11% |      600701      5.89%     12.01% |      590501      5.79%     17.80% |      596179      5.85%     23.65% |      662584      6.50%     30.15% |      706329      6.93%     37.08% |      684590      6.72%     43.80% |      590813      5.80%     49.60% |      564650      5.54%     55.14% |      753892      7.40%     62.53% |      653020      6.41%     68.94% |      699022      6.86%     75.80% |      717383      7.04%     82.84% |      636514      6.25%     89.08% |      645380      6.33%     95.42% |      467232      4.58%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total     10191813                      
system.ruby.L2Cache_Controller.L1_PUTX   |     2131416      6.27%      6.27% |     2124919      6.25%     12.53% |     2128231      6.26%     18.79% |     2119346      6.24%     25.03% |     2121434      6.24%     31.27% |     2123936      6.25%     37.52% |     2120459      6.24%     43.77% |     2117863      6.23%     50.00% |     2120593      6.24%     56.24% |     2125403      6.26%     62.50% |     2124861      6.25%     68.75% |     2131874      6.27%     75.02% |     2119949      6.24%     81.26% |     2121501      6.24%     87.51% |     2128339      6.26%     93.77% |     2115913      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total     33976037                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |      242984      6.25%      6.25% |      242927      6.25%     12.50% |      242784      6.25%     18.75% |      242899      6.25%     25.00% |      242947      6.25%     31.25% |      242970      6.25%     37.50% |      242960      6.25%     43.75% |      242852      6.25%     50.00% |      242891      6.25%     56.25% |      242971      6.25%     62.50% |      242927      6.25%     68.75% |      242990      6.25%     75.00% |      243000      6.25%     81.25% |      242969      6.25%     87.50% |      242953      6.25%     93.75% |      242900      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total      3886924                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |     2131418      6.27%      6.27% |     2124920      6.25%     12.53% |     2128234      6.26%     18.79% |     2119348      6.24%     25.03% |     2121435      6.24%     31.27% |     2123940      6.25%     37.52% |     2120460      6.24%     43.77% |     2117864      6.23%     50.00% |     2120596      6.24%     56.24% |     2125403      6.26%     62.50% |     2124862      6.25%     68.75% |     2131875      6.27%     75.02% |     2119949      6.24%     81.26% |     2121502      6.24%     87.51% |     2128340      6.26%     93.77% |     2115914      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total     33976060                      
system.ruby.L2Cache_Controller.L2_Replacement |      439887      6.25%      6.25% |      439498      6.25%     12.50% |      439298      6.25%     18.75% |      439483      6.25%     24.99% |      439558      6.25%     31.24% |      439571      6.25%     37.49% |      439613      6.25%     43.74% |      439545      6.25%     49.99% |      439566      6.25%     56.24% |      439675      6.25%     62.49% |      439642      6.25%     68.74% |      439826      6.25%     74.99% |      439771      6.25%     81.24% |      439822      6.25%     87.50% |      439632      6.25%     93.75% |      439815      6.25%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total      7034202                      
system.ruby.L2Cache_Controller.M.L1_GETS |     1006215      6.31%      6.31% |     1000038      6.27%     12.58% |     1001987      6.28%     18.86% |      995058      6.24%     25.10% |      996487      6.25%     31.35% |      999751      6.27%     37.61% |      995867      6.24%     43.86% |      993404      6.23%     50.09% |      995451      6.24%     56.33% |      996017      6.24%     62.57% |      996753      6.25%     68.82% |     1002247      6.28%     75.10% |      990622      6.21%     81.31% |      991864      6.22%     87.53% |     1000570      6.27%     93.81% |      988020      6.19%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total     15950351                      
system.ruby.L2Cache_Controller.M.L1_GETX |      926603      6.24%      6.24% |      926660      6.24%     12.48% |      928081      6.25%     18.73% |      926065      6.24%     24.96% |      926631      6.24%     31.20% |      925850      6.23%     37.44% |      926263      6.24%     43.67% |      926073      6.24%     49.91% |      926800      6.24%     56.15% |      930986      6.27%     62.42% |      929700      6.26%     68.68% |      931107      6.27%     74.95% |      930875      6.27%     81.22% |      931109      6.27%     87.48% |      929406      6.26%     93.74% |      929299      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total     14851508                      
system.ruby.L2Cache_Controller.M.L2_Replacement |      202204      6.26%      6.26% |      201849      6.25%     12.50% |      201754      6.24%     18.74% |      201817      6.24%     24.99% |      201927      6.25%     31.24% |      201968      6.25%     37.49% |      201947      6.25%     43.73% |      201990      6.25%     49.98% |      201936      6.25%     56.23% |      202009      6.25%     62.48% |      202025      6.25%     68.73% |      202127      6.25%     74.99% |      202075      6.25%     81.24% |      202150      6.25%     87.49% |      201991      6.25%     93.74% |      202199      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total      3231968                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |      202204      6.26%      6.26% |      201849      6.25%     12.50% |      201754      6.24%     18.74% |      201817      6.24%     24.99% |      201927      6.25%     31.24% |      201968      6.25%     37.49% |      201947      6.25%     43.73% |      201990      6.25%     49.98% |      201936      6.25%     56.23% |      202009      6.25%     62.48% |      202025      6.25%     68.73% |      202127      6.25%     74.99% |      202075      6.25%     81.24% |      202150      6.25%     87.49% |      201991      6.25%     93.74% |      202199      6.26%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total      3231968                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |      926603      6.24%      6.24% |      926660      6.24%     12.48% |      928081      6.25%     18.73% |      926065      6.24%     24.96% |      926631      6.24%     31.20% |      925850      6.23%     37.44% |      926263      6.24%     43.67% |      926073      6.24%     49.91% |      926800      6.24%     56.15% |      930986      6.27%     62.42% |      929700      6.26%     68.68% |      931107      6.27%     74.95% |      930875      6.27%     81.22% |      931109      6.27%     87.48% |      929406      6.26%     93.74% |      929299      6.26%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total     14851508                      
system.ruby.L2Cache_Controller.NP.L1_GETS |      244649      6.25%      6.25% |      244625      6.25%     12.50% |      244461      6.25%     18.75% |      244607      6.25%     25.00% |      244685      6.25%     31.25% |      244620      6.25%     37.50% |      244619      6.25%     43.75% |      244558      6.25%     50.00% |      244542      6.25%     56.25% |      244573      6.25%     62.50% |      244566      6.25%     68.75% |      244687      6.25%     75.00% |      244585      6.25%     81.25% |      244623      6.25%     87.50% |      244495      6.25%     93.75% |      244588      6.25%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total      3913483                      
system.ruby.L2Cache_Controller.NP.L1_GETX |      195017      6.26%      6.26% |      194652      6.24%     12.50% |      194609      6.24%     18.74% |      194646      6.24%     24.99% |      194647      6.24%     31.23% |      194712      6.25%     37.48% |      194762      6.25%     43.73% |      194741      6.25%     49.98% |      194779      6.25%     56.23% |      194853      6.25%     62.48% |      194844      6.25%     68.73% |      194905      6.25%     74.98% |      194973      6.26%     81.24% |      194954      6.25%     87.49% |      194913      6.25%     93.74% |      195000      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total      3117007                      
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack::total            1                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |           9     12.50%     12.50% |          11     15.28%     27.78% |          13     18.06%     45.83% |          14     19.44%     65.28% |           3      4.17%     69.44% |           5      6.94%     76.39% |           0      0.00%     76.39% |           4      5.56%     81.94% |          10     13.89%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           3      4.17%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total           72                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |           2     13.33%     13.33% |           1      6.67%     20.00% |           2     13.33%     33.33% |           2     13.33%     46.67% |           1      6.67%     53.33% |           2     13.33%     66.67% |           0      0.00%     66.67% |           1      6.67%     73.33% |           2     13.33%     86.67% |           0      0.00%     86.67% |           0      0.00%     86.67% |           1      6.67%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total           15                      
system.ruby.L2Cache_Controller.OLSX.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSX.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |           9     12.50%     12.50% |          11     15.28%     27.78% |          13     18.06%     45.83% |          14     19.44%     65.28% |           3      4.17%     69.44% |           5      6.94%     76.39% |           0      0.00%     76.39% |           4      5.56%     81.94% |          10     13.89%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           3      4.17%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total           72                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |     1006215      6.31%      6.31% |     1000038      6.27%     12.58% |     1001987      6.28%     18.86% |      995058      6.24%     25.10% |      996487      6.25%     31.35% |      999751      6.27%     37.61% |      995867      6.24%     43.86% |      993404      6.23%     50.09% |      995451      6.24%     56.33% |      996017      6.24%     62.57% |      996753      6.25%     68.82% |     1002247      6.28%     75.10% |      990622      6.21%     81.31% |      991864      6.22%     87.53% |     1000570      6.27%     93.81% |      988020      6.19%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total     15950351                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.OXW.Unblock |           2     13.33%     13.33% |           1      6.67%     20.00% |           2     13.33%     33.33% |           2     13.33%     46.67% |           1      6.67%     53.33% |           2     13.33%     66.67% |           0      0.00%     66.67% |           1      6.67%     73.33% |           2     13.33%     86.67% |           0      0.00%     86.67% |           0      0.00%     86.67% |           1      6.67%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total           15                      
system.ruby.L2Cache_Controller.S.L1_GETS |      380997      6.03%      6.03% |      358731      5.68%     11.70% |      348688      5.52%     17.22% |      354218      5.60%     22.83% |      420619      6.66%     29.48% |      464330      7.35%     36.83% |      442596      7.00%     43.83% |      348927      5.52%     49.35% |      322711      5.11%     54.46% |      511933      8.10%     62.56% |      411061      6.50%     69.06% |      456979      7.23%     76.29% |      475329      7.52%     83.81% |      394514      6.24%     90.05% |      403373      6.38%     96.44% |      225288      3.56%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total      6320294                      
system.ruby.L2Cache_Controller.S.L1_GETX |        1028      6.34%      6.34% |         987      6.09%     12.44% |         980      6.05%     18.49% |        1001      6.18%     24.66% |        1016      6.27%     30.93% |        1056      6.52%     37.45% |         997      6.15%     43.61% |        1031      6.36%     49.97% |        1015      6.26%     56.23% |        1000      6.17%     62.41% |        1021      6.30%     68.71% |        1029      6.35%     75.06% |        1011      6.24%     81.30% |        1002      6.18%     87.48% |        1015      6.26%     93.75% |        1013      6.25%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETX::total        16202                      
system.ruby.L2Cache_Controller.S.L2_Replacement |      237471      6.25%      6.25% |      237438      6.25%     12.50% |      237322      6.25%     18.75% |      237447      6.25%     25.00% |      237413      6.25%     31.25% |      237383      6.25%     37.50% |      237456      6.25%     43.75% |      237334      6.25%     50.00% |      237410      6.25%     56.25% |      237425      6.25%     62.50% |      237397      6.25%     68.75% |      237485      6.25%     75.00% |      237495      6.25%     81.25% |      237457      6.25%     87.50% |      237444      6.25%     93.75% |      237411      6.25%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total      3798788                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |      305273      7.00%      7.00% |      321353      7.36%     14.36% |      342833      7.86%     22.22% |      323942      7.42%     29.64% |      255657      5.86%     35.50% |      203261      4.66%     40.16% |      224655      5.15%     45.31% |      313975      7.20%     52.50% |      339471      7.78%     60.28% |      147811      3.39%     63.67% |      247355      5.67%     69.34% |      205674      4.71%     74.05% |      180263      4.13%     78.18% |      261169      5.99%     84.17% |      255798      5.86%     90.03% |      434967      9.97%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total      4363457                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |         700      6.24%      6.24% |         696      6.21%     12.45% |         703      6.27%     18.72% |         671      5.98%     24.70% |         718      6.40%     31.10% |         714      6.37%     37.47% |         712      6.35%     43.82% |         695      6.20%     50.01% |         686      6.12%     56.13% |         727      6.48%     62.61% |         705      6.29%     68.90% |         686      6.12%     75.02% |         701      6.25%     81.27% |         704      6.28%     87.54% |         700      6.24%     93.79% |         697      6.21%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total        11215                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |      305454      7.00%      7.00% |      321514      7.36%     14.36% |      342978      7.86%     22.22% |      324067      7.42%     29.64% |      255810      5.86%     35.50% |      203449      4.66%     40.16% |      224845      5.15%     45.31% |      314142      7.19%     52.50% |      339646      7.78%     60.28% |      147996      3.39%     63.67% |      247526      5.67%     69.34% |      205837      4.71%     74.05% |      180451      4.13%     78.19% |      261338      5.99%     84.17% |      255957      5.86%     90.03% |      435122      9.97%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total      4366132                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |      380325      6.03%      6.03% |      358084      5.68%     11.70% |      348014      5.52%     17.22% |      353582      5.60%     22.82% |      419941      6.66%     29.48% |      463674      7.35%     36.83% |      441942      7.00%     43.83% |      348287      5.52%     49.35% |      322079      5.10%     54.45% |      511272      8.10%     62.56% |      410412      6.50%     69.06% |      456345      7.23%     76.29% |      474681      7.52%     83.82% |      393851      6.24%     90.06% |      402730      6.38%     96.44% |      224630      3.56%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total      6309849                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |         212      6.15%      6.15% |         211      6.12%     12.28% |         221      6.42%     18.69% |         219      6.36%     25.05% |         218      6.33%     31.38% |         220      6.39%     37.76% |         210      6.10%     43.86% |         221      6.42%     50.28% |         220      6.39%     56.66% |         241      7.00%     63.66% |         220      6.39%     70.04% |         214      6.21%     76.26% |         201      5.83%     82.09% |         215      6.24%     88.33% |         197      5.72%     94.05% |         205      5.95%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total         3445                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |         103     61.68%     61.68% |           0      0.00%     61.68% |           0      0.00%     61.68% |           3      1.80%     63.47% |           0      0.00%     63.47% |          23     13.77%     77.25% |          36     21.56%     98.80% |           2      1.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total          167                      
system.ruby.L2Cache_Controller.SLSS.Unblock |      305273      7.00%      7.00% |      321353      7.36%     14.36% |      342833      7.86%     22.22% |      323942      7.42%     29.64% |      255657      5.86%     35.50% |      203261      4.66%     40.16% |      224655      5.15%     45.31% |      313975      7.20%     52.50% |      339471      7.78%     60.28% |      147811      3.39%     63.67% |      247355      5.67%     69.34% |      205674      4.71%     74.05% |      180263      4.13%     78.18% |      261169      5.99%     84.17% |      255798      5.86%     90.03% |      434967      9.97%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total      4363457                      
system.ruby.L2Cache_Controller.SLSW.L1_GETS |           0      0.00%      0.00% |           1      6.67%      6.67% |           1      6.67%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           1      6.67%     26.67% |           1      6.67%     33.33% |           0      0.00%     33.33% |           2     13.33%     46.67% |           0      0.00%     46.67% |           2     13.33%     60.00% |           1      6.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |          17     89.47%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           1      5.26%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           1      5.26%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total           19                      
system.ruby.L2Cache_Controller.SLSW.Unblock |      305454      7.00%      7.00% |      321514      7.36%     14.36% |      342978      7.86%     22.22% |      324067      7.42%     29.64% |      255810      5.86%     35.50% |      203449      4.66%     40.16% |      224845      5.15%     45.31% |      314142      7.19%     52.50% |      339646      7.78%     60.28% |      147996      3.39%     63.67% |      247526      5.67%     69.34% |      205837      4.71%     74.05% |      180451      4.13%     78.19% |      261338      5.99%     84.17% |      255957      5.86%     90.03% |      435122      9.97%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total      4366132                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.SS.Unblock |      380997      6.03%      6.03% |      358731      5.68%     11.70% |      348688      5.52%     17.22% |      354218      5.60%     22.83% |      420619      6.66%     29.48% |      464330      7.35%     36.83% |      442596      7.00%     43.83% |      348927      5.52%     49.35% |      322711      5.11%     54.46% |      511933      8.10%     62.56% |      411061      6.50%     69.06% |      456979      7.23%     76.29% |      475329      7.52%     83.81% |      394514      6.24%     90.05% |      403373      6.38%     96.44% |      225288      3.56%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total      6320294                      
system.ruby.L2Cache_Controller.SW.L1_GETS |           1      2.94%      2.94% |           0      0.00%      2.94% |           2      5.88%      8.82% |           1      2.94%     11.76% |           1      2.94%     14.71% |           4     11.76%     26.47% |           2      5.88%     32.35% |           0      0.00%     32.35% |           1      2.94%     35.29% |           9     26.47%     61.76% |           6     17.65%     79.41% |           1      2.94%     82.35% |           0      0.00%     82.35% |           1      2.94%     85.29% |           4     11.76%     97.06% |           1      2.94%    100.00%
system.ruby.L2Cache_Controller.SW.L1_GETS::total           34                      
system.ruby.L2Cache_Controller.SW.Unblock |      380325      6.03%      6.03% |      358084      5.68%     11.70% |      348014      5.52%     17.22% |      353582      5.60%     22.82% |      419941      6.66%     29.48% |      463674      7.35%     36.83% |      441942      7.00%     43.83% |      348287      5.52%     49.35% |      322079      5.10%     54.45% |      511272      8.10%     62.56% |      410412      6.50%     69.06% |      456345      7.23%     76.29% |      474681      7.52%     83.82% |      393851      6.24%     90.06% |      402730      6.38%     96.44% |      224630      3.56%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total      6309849                      
system.ruby.L2Cache_Controller.Unblock   |     1617775      6.40%      6.40% |     1605354      6.35%     12.74% |     1628023      6.44%     19.18% |     1601461      6.33%     25.51% |     1597769      6.32%     31.83% |     1580586      6.25%     38.08% |     1579737      6.25%     44.33% |     1570963      6.21%     50.54% |     1569528      6.21%     56.75% |     1564574      6.19%     62.93% |     1561897      6.18%     69.11% |     1570538      6.21%     75.32% |     1556305      6.15%     81.47% |     1556498      6.15%     87.63% |     1563458      6.18%     93.81% |     1565614      6.19%    100.00%
system.ruby.L2Cache_Controller.Unblock::total     25290080                      
system.ruby.L2Cache_Controller.Writeback_Ack |      202204      6.26%      6.26% |      201849      6.25%     12.50% |      201755      6.24%     18.74% |      201817      6.24%     24.99% |      201927      6.25%     31.24% |      201968      6.25%     37.49% |      201947      6.25%     43.73% |      201990      6.25%     49.98% |      201936      6.25%     56.23% |      202009      6.25%     62.48% |      202025      6.25%     68.73% |      202127      6.25%     74.99% |      202075      6.25%     81.24% |      202150      6.25%     87.49% |      201991      6.25%     93.74% |      202199      6.26%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total      3231969                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    218288173                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000243                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000168                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.015573                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |   218235239     99.98%     99.98% |       52928      0.02%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    218288173                      
system.ruby.LD.latency_hist_seqr::bucket_size          512                      
system.ruby.LD.latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.latency_hist_seqr::samples    248850291                      
system.ruby.LD.latency_hist_seqr::mean       9.985962                      
system.ruby.LD.latency_hist_seqr::gmean      1.639257                      
system.ruby.LD.latency_hist_seqr::stdev     47.477975                      
system.ruby.LD.latency_hist_seqr         |   248602164     99.90%     99.90% |      165392      0.07%     99.97% |       37876      0.02%     99.98% |       27241      0.01%     99.99% |       14207      0.01%    100.00% |        2732      0.00%    100.00% |         675      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     248850291                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.miss_latency_hist_seqr::samples     30562118                      
system.ruby.LD.miss_latency_hist_seqr::mean    74.165946                      
system.ruby.LD.miss_latency_hist_seqr::gmean    55.876487                      
system.ruby.LD.miss_latency_hist_seqr::stdev   116.869919                      
system.ruby.LD.miss_latency_hist_seqr    |    30313991     99.19%     99.19% |      165392      0.54%     99.73% |       37876      0.12%     99.85% |       27241      0.09%     99.94% |       14207      0.05%     99.99% |        2732      0.01%    100.00% |         675      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     30562118                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        51976                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       51976    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        51976                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        60407                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    85.119903                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     2.425353                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   215.862798                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       52144     86.32%     86.32% |         149      0.25%     86.57% |         185      0.31%     86.87% |        1023      1.69%     88.57% |        3263      5.40%     93.97% |        3028      5.01%     98.98% |         597      0.99%     99.97% |           9      0.01%     99.99% |           4      0.01%     99.99% |           5      0.01%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        60407                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         8431                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   603.707982                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   571.296001                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   145.942993                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         168      1.99%      1.99% |         149      1.77%      3.76% |         185      2.19%      5.95% |        1023     12.13%     18.09% |        3263     38.70%     56.79% |        3028     35.92%     92.71% |         597      7.08%     99.79% |           9      0.11%     99.89% |           4      0.05%     99.94% |           5      0.06%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         8431                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        60407                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       60407    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        60407                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        60407                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       60407    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        60407                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         5194                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.002310                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.001603                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.048015                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        5182     99.77%     99.77% |          12      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         5194                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples         6829                      
system.ruby.RMW_Read.latency_hist_seqr::mean    19.054181                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     2.686814                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    49.880669                      
system.ruby.RMW_Read.latency_hist_seqr   |        6601     96.66%     96.66% |         172      2.52%     99.18% |          44      0.64%     99.82% |           5      0.07%     99.90% |           2      0.03%     99.93% |           1      0.01%     99.94% |           1      0.01%     99.96% |           2      0.03%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         6829                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1635                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    76.400612                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    61.746463                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    77.913247                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        1407     86.06%     86.06% |         172     10.52%     96.57% |          44      2.69%     99.27% |           5      0.31%     99.57% |           2      0.12%     99.69% |           1      0.06%     99.76% |           1      0.06%     99.82% |           2      0.12%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1635                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    142467250                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000038                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000026                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.006199                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |   142461835    100.00%    100.00% |        5395      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    142467250                      
system.ruby.ST.latency_hist_seqr::bucket_size          512                      
system.ruby.ST.latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.latency_hist_seqr::samples    160491769                      
system.ruby.ST.latency_hist_seqr::mean       9.467268                      
system.ruby.ST.latency_hist_seqr::gmean      1.584782                      
system.ruby.ST.latency_hist_seqr::stdev     35.483275                      
system.ruby.ST.latency_hist_seqr         |   160426998     99.96%     99.96% |       58224      0.04%    100.00% |        5703      0.00%    100.00% |         681      0.00%    100.00% |         130      0.00%    100.00% |          29      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     160491769                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.miss_latency_hist_seqr::samples     18024519                      
system.ruby.ST.miss_latency_hist_seqr::mean    76.392934                      
system.ruby.ST.miss_latency_hist_seqr::gmean    60.319154                      
system.ruby.ST.miss_latency_hist_seqr::stdev    78.518002                      
system.ruby.ST.miss_latency_hist_seqr    |    17959748     99.64%     99.64% |       58224      0.32%     99.96% |        5703      0.03%    100.00% |         681      0.00%    100.00% |         130      0.00%    100.00% |          29      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     18024519                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.004943                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5166.398659                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009660                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   758.311312                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006224                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.002585                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3251.196493                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    506174028                      
system.ruby.hit_latency_hist_seqr::mean      1.000115                      
system.ruby.hit_latency_hist_seqr::gmean     1.000080                      
system.ruby.hit_latency_hist_seqr::stdev     0.010745                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   506115662     99.99%     99.99% |       58340      0.01%    100.00% |          26      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    506174028                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    386860939                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    339273225                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses     47587714                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    117671832                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    117670856                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          976                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles       1571861                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.184096                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.306386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.066611                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   458.173110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     6.371130                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  2622.949424                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.021314                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.773729                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.034703                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  6492.391203                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load     87811942                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store        48433                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load        19468                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           40                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.006575                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1488852                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1421586                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        67266                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      1771471                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      1771373                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           98                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001189                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   306.774274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   307.314029                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     5.460949                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3371.173408                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   306.774358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  4096.122879                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load      1050686                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   306.774190                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1462771                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1395526                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        67245                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      1764014                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      1763919                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001177                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   306.768519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   552.911846                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs    27.303226                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3968.732527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   306.768783                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  4328.168152                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load      1050604                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   306.768473                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1455843                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1388577                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        67266                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      1754283                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      1754184                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001171                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   306.767986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   307.308748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs    12.741548                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  3148.497420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   306.768251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5685.566720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load      1050747                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   306.767943                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1461865                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1394604                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        67261                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      1771809                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      1771713                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001180                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   306.767392                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   552.878518                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs    20.023477                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  3065.177213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   306.767454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  4584.157235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load      1050699                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   306.767351                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1439281                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1372032                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        67249                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      1732975                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      1732883                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001157                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   306.766718                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   306.942908                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     9.101574                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  3339.271687                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   306.766748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  4209.442057                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load      1050641                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load           12                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   306.766674                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses      1493244                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits      1425989                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        67255                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses      1844575                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits      1844480                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001217                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   306.766167                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   552.909215                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs    18.202523                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3785.072812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   306.766611                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  4986.933609                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load      1050662                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load            4                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   306.766121                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses      1520216                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits      1452957                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        67259                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses      1903777                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits      1903682                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001249                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   306.765661                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   306.956703                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs    13.652138                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  3651.734957                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   306.765656                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  6294.833438                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load      1050677                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load           10                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   306.765614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1537803                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1470521                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        67282                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      1871274                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      1871173                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001243                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   306.773544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   306.965906                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs    23.436705                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3762.530954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   306.773714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4100.986147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load      1050906                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load           16                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   306.773502                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1555481                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1488204                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        67277                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      1912468                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      1912367                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001265                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   306.772897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   306.962699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs    20.023483                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3635.934354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   306.772998                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4479.475460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load      1050847                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load           14                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   306.772855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1562992                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1495714                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        67278                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      1932737                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      1932636                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001275                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   306.772311                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   306.946456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs    13.652170                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3575.886057                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   306.772343                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4474.395139                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load      1049924                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load            7                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   306.772270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1552733                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1485467                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        67266                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      1917503                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      1917405                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           98                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001266                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   306.771724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   552.912423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs    20.535882                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3702.953226                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   306.771897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  6456.500084                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load      1050618                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store            5                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   306.771649                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1506451                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1439170                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        67281                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      1829878                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      1829779                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001217                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   306.771105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   552.915714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     8.475531                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4083.072849                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   306.771281                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  6068.422006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load      1050882                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load           22                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   306.771024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      1537759                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits      1470485                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        67274                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      1897229                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      1897129                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001253                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   306.770508                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   306.945642                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs    20.706232                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3447.403719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   306.770765                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  4319.737481                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load      1050700                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store            5                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   306.770456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1551470                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1484202                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        67268                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      1931251                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      1931150                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001270                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   306.771513                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   306.943434                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs    16.382829                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3235.258530                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   306.769903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  6233.437517                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load      1050637                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load            4                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   306.769716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1482003                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1414741                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        67262                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      1796393                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      1796299                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001196                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   306.769133                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   552.912493                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs    20.022592                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  3903.416517                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   306.769249                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  6295.154988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      1050705                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   306.769087                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   333.726128                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.003129                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7388.092134                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls         1375                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses      3063450                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits      2619088                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       444362                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles           248                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.020547                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  4493.395945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001603                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  2066.730072                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   306.819579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.003107                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  8045.806227                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls          915                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses      3050737                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits      2606782                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       443955                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles           142                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.020452                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  4502.368458                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.001596                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  2719.041544                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.004705                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9355.061797                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls        66540                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses      3037066                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits      2584869                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       452197                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles        15542                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.020287                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  4499.748916                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.001583                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  4043.309807                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.008311                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.003104                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time  8710.992887                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls         1052                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses      3040278                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits      2596007                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       444271                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles          159                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.020369                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  4497.555686                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001586                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3379.600528                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   333.004131                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.003083                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  8057.748686                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls         1014                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses      3021165                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits      2577089                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       444076                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles          170                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.020225                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  4490.128212                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  2716.732111                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   333.039115                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.003083                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  8708.941760                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls          880                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses      3022845                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits      2578656                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       444189                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles          136                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.020236                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  4491.514560                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.001577                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3379.857417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   333.004170                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.003126                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  9350.636960                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         2386                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses      3033235                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits      2589147                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       444088                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles          484                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.020317                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  4494.265218                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.001582                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  4042.336859                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.007428                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.003090                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  9334.764085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         1096                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses      3021801                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits      2577574                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       444227                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles          189                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.020229                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  4487.342327                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  4041.980817                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   333.000315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.003120                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8681.158301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls          977                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses      3065294                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits      2621589                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       443705                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles           154                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.020565                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  4498.092571                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.001605                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3382.216795                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.003843                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.003100                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8684.925770                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls         1027                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      3043194                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits      2599283                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       443911                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           171                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.020394                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time  4488.006165                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.001592                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  3381.365095                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.003842                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.003101                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8042.730481                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls         1087                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses      3043482                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits      2599394                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       444088                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles           185                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.020396                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  4509.584608                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.001592                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  2719.541601                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   306.863749                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.003105                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8709.503806                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls         1570                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses      3037431                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits      2593192                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       444239                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles           279                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.020348                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  4494.988848                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.001587                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3381.875977                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.090457                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.003094                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  8694.105350                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls         1136                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses      3033501                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits      2589381                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       444120                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           182                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.020318                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  4482.678235                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.001585                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3382.360584                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.001614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.003094                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  8062.944394                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls         1150                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses      3026436                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits      2582379                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       444057                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles           199                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.020265                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  4495.163929                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.001581                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  2718.801245                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.001994                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.003112                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8712.418699                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls         1862                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses      3028466                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits      2584433                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       444033                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles           353                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.020280                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  4496.684145                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.001581                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3379.691149                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   333.276047                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.003093                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9340.843792                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls         1017                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses      3030763                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits      2586747                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       444016                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles           158                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.020299                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  4485.721830                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.001581                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  4042.051559                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          512                      
system.ruby.latency_hist_seqr::max_bucket         5119                      
system.ruby.latency_hist_seqr::samples      554773172                      
system.ruby.latency_hist_seqr::mean          7.490246                      
system.ruby.latency_hist_seqr::gmean         1.426225                      
system.ruby.latency_hist_seqr::stdev        37.366082                      
system.ruby.latency_hist_seqr            |   554453331     99.94%     99.94% |      230547      0.04%     99.98% |       43591      0.01%     99.99% |       27922      0.01%    100.00% |       14337      0.00%    100.00% |        2761      0.00%    100.00% |         679      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        554773172                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.miss_latency_hist_seqr::samples     48599144                      
system.ruby.miss_latency_hist_seqr::mean    75.086824                      
system.ruby.miss_latency_hist_seqr::gmean    57.509470                      
system.ruby.miss_latency_hist_seqr::stdev   104.548027                      
system.ruby.miss_latency_hist_seqr       |    48279303     99.34%     99.34% |      230547      0.47%     99.82% |       43591      0.09%     99.91% |       27922      0.06%     99.96% |       14337      0.03%     99.99% |        2761      0.01%    100.00% |         679      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     48599144                      
system.ruby.network.average_flit_latency    17.243879                      
system.ruby.network.average_flit_network_latency    10.592495                      
system.ruby.network.average_flit_queueing_latency     6.651384                      
system.ruby.network.average_flit_vnet_latency |   13.459588                       |   12.871998                       |    8.369165                      
system.ruby.network.average_flit_vqueue_latency |    1.182950                       |           1                       |   10.979008                      
system.ruby.network.average_hops             1.888362                      
system.ruby.network.average_packet_latency    13.884582                      
system.ruby.network.average_packet_network_latency    10.229062                      
system.ruby.network.average_packet_queueing_latency     3.655520                      
system.ruby.network.average_packet_vnet_latency |   12.447934                       |   11.542339                       |    8.403104                      
system.ruby.network.average_packet_vqueue_latency |    1.382155                       |           1                       |    5.628447                      
system.ruby.network.avg_link_utilization     1.006350                      
system.ruby.network.avg_vc_load          |    0.274254     27.25%     27.25% |    0.077718      7.72%     34.98% |    0.028511      2.83%     37.81% |    0.026239      2.61%     40.42% |    0.029547      2.94%     43.35% |    0.003002      0.30%     43.65% |    0.002456      0.24%     43.89% |    0.002422      0.24%     44.13% |    0.441808     43.90%     88.04% |    0.047944      4.76%     92.80% |    0.036247      3.60%     96.40% |    0.036203      3.60%    100.00%
system.ruby.network.avg_vc_load::total       1.006350                      
system.ruby.network.ext_in_link_utilization    709546152                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization    709546152                      
system.ruby.network.flit_network_latency |  3855946762                       |   340847907                       |  3319069302                      
system.ruby.network.flit_queueing_latency |   338895482                       |    26479797                       |  4354088926                      
system.ruby.network.flits_injected       |   286483270     40.38%     40.38% |    26479797      3.73%     44.11% |   396583085     55.89%    100.00%
system.ruby.network.flits_injected::total    709546152                      
system.ruby.network.flits_received       |   286483270     40.38%     40.38% |    26479797      3.73%     44.11% |   396583084     55.89%    100.00%
system.ruby.network.flits_received::total    709546151                      
system.ruby.network.int_link_utilization   1339880160                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links48.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links48.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links49.credit_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links49.network_link.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |  1680861090                       |   156420870                       |  1460750153                      
system.ruby.network.packet_queueing_latency |   186634214                       |    13551921                       |   978418754                      
system.ruby.network.packets_injected     |   135031334     41.88%     41.88% |    13551921      4.20%     46.08% |   173834593     53.92%    100.00%
system.ruby.network.packets_injected::total    322417848                      
system.ruby.network.packets_received     |   135031334     41.88%     41.88% |    13551921      4.20%     46.08% |   173834592     53.92%    100.00%
system.ruby.network.packets_received::total    322417847                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads    703172493                      
system.ruby.network.routers00.buffer_writes    703172493                      
system.ruby.network.routers00.crossbar_activity    703172493                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity    709498533                      
system.ruby.network.routers00.sw_output_arbiter_activity    703172493                      
system.ruby.network.routers01.buffer_reads    112439384                      
system.ruby.network.routers01.buffer_writes    112439384                      
system.ruby.network.routers01.crossbar_activity    112439384                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity    112611513                      
system.ruby.network.routers01.sw_output_arbiter_activity    112439384                      
system.ruby.network.routers02.buffer_reads     45765287                      
system.ruby.network.routers02.buffer_writes     45765287                      
system.ruby.network.routers02.crossbar_activity     45765287                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity     45781808                      
system.ruby.network.routers02.sw_output_arbiter_activity     45765287                      
system.ruby.network.routers03.buffer_reads     45502933                      
system.ruby.network.routers03.buffer_writes     45502933                      
system.ruby.network.routers03.crossbar_activity     45502933                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity     45521998                      
system.ruby.network.routers03.sw_output_arbiter_activity     45502933                      
system.ruby.network.routers04.buffer_reads     89899609                      
system.ruby.network.routers04.buffer_writes     89899609                      
system.ruby.network.routers04.crossbar_activity     89899609                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity     90026364                      
system.ruby.network.routers04.sw_output_arbiter_activity     89899609                      
system.ruby.network.routers05.buffer_reads     45461279                      
system.ruby.network.routers05.buffer_writes     45461279                      
system.ruby.network.routers05.crossbar_activity     45461279                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity     45479367                      
system.ruby.network.routers05.sw_output_arbiter_activity     45461279                      
system.ruby.network.routers06.buffer_reads     45405908                      
system.ruby.network.routers06.buffer_writes     45405908                      
system.ruby.network.routers06.crossbar_activity     45405908                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity     45423639                      
system.ruby.network.routers06.sw_output_arbiter_activity     45405908                      
system.ruby.network.routers07.buffer_reads    111800324                      
system.ruby.network.routers07.buffer_writes    111800324                      
system.ruby.network.routers07.crossbar_activity    111800324                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity    111973339                      
system.ruby.network.routers07.sw_output_arbiter_activity    111800324                      
system.ruby.network.routers08.buffer_reads     89579810                      
system.ruby.network.routers08.buffer_writes     89579810                      
system.ruby.network.routers08.crossbar_activity     89579810                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity     89692188                      
system.ruby.network.routers08.sw_output_arbiter_activity     89579810                      
system.ruby.network.routers09.buffer_reads     45402129                      
system.ruby.network.routers09.buffer_writes     45402129                      
system.ruby.network.routers09.crossbar_activity     45402129                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity     45416660                      
system.ruby.network.routers09.sw_output_arbiter_activity     45402129                      
system.ruby.network.routers10.buffer_reads     45407817                      
system.ruby.network.routers10.buffer_writes     45407817                      
system.ruby.network.routers10.crossbar_activity     45407817                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity     45426310                      
system.ruby.network.routers10.sw_output_arbiter_activity     45407817                      
system.ruby.network.routers11.buffer_reads    111885946                      
system.ruby.network.routers11.buffer_writes    111885946                      
system.ruby.network.routers11.crossbar_activity    111885946                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity    112050309                      
system.ruby.network.routers11.sw_output_arbiter_activity    111885946                      
system.ruby.network.routers12.buffer_reads    355207869                      
system.ruby.network.routers12.buffer_writes    355207869                      
system.ruby.network.routers12.crossbar_activity    355207869                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity    356994041                      
system.ruby.network.routers12.sw_output_arbiter_activity    355207869                      
system.ruby.network.routers13.buffer_reads    111786648                      
system.ruby.network.routers13.buffer_writes    111786648                      
system.ruby.network.routers13.crossbar_activity    111786648                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity    111971099                      
system.ruby.network.routers13.sw_output_arbiter_activity    111786648                      
system.ruby.network.routers14.buffer_reads     45435750                      
system.ruby.network.routers14.buffer_writes     45435750                      
system.ruby.network.routers14.crossbar_activity     45435750                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity     45452862                      
system.ruby.network.routers14.sw_output_arbiter_activity     45435750                      
system.ruby.network.routers15.buffer_reads     45273126                      
system.ruby.network.routers15.buffer_writes     45273126                      
system.ruby.network.routers15.crossbar_activity     45273126                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity     45288088                      
system.ruby.network.routers15.sw_output_arbiter_activity     45273126                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples    554773173                      
system.ruby.outstanding_req_hist_seqr::mean     1.638048                      
system.ruby.outstanding_req_hist_seqr::gmean     1.494833                      
system.ruby.outstanding_req_hist_seqr::stdev     0.730032                      
system.ruby.outstanding_req_hist_seqr    |   274522345     49.48%     49.48% |   272105726     49.05%     98.53% |     8061613      1.45%     99.98% |       74179      0.01%    100.00% |        6127      0.00%    100.00% |        1889      0.00%    100.00% |         798      0.00%    100.00% |         375      0.00%    100.00% |         121      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    554773173                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 1727408689173                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1727423785395                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202570                       # Simulator instruction rate (inst/s)
host_mem_usage                                3646300                       # Number of bytes of host memory used
host_op_rate                                   380983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23298.24                       # Real time elapsed on the host
host_tick_rate                               39185610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4719519862                       # Number of instructions simulated
sim_ops                                    8876233664                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.912956                       # Number of seconds simulated
sim_ticks                                912955575888                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          148565325                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect            36353                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect         7574746                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       249692278                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits        105335060                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     148565325                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses       43230265                       # Number of indirect misses.
system.cpu00.branchPred.lookups             249692278                       # Number of BP lookups
system.cpu00.branchPred.usedRAS              48490389                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted        53137                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads              1566094074                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              628608005                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts         7575329                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                178225851                       # Number of branches committed
system.cpu00.commit.bw_lim_events           171895542                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls       3281736                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts     714839085                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          886724045                       # Number of instructions committed
system.cpu00.commit.committedOps           2252672549                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples   2651943366                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.849442                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.119119                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0   2037401228     76.83%     76.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1    280163075     10.56%     87.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     33635476      1.27%     88.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     72074721      2.72%     91.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      3988712      0.15%     91.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5     19153358      0.72%     92.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6     33290393      1.26%     93.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       340861      0.01%     93.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8    171895542      6.48%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total   2651943366                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                 17680775                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls           33670733                       # Number of function calls committed.
system.cpu00.commit.int_insts              2223653264                       # Number of committed integer instructions.
system.cpu00.commit.loads                   312225031                       # Number of loads committed
system.cpu00.commit.membars                    104020                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass     26215294      1.16%      1.16% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu     1608925311     71.42%     72.59% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          8218      0.00%     72.59% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv      142618302      6.33%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd         8218      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu       1572904      0.07%     78.99% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     78.99% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt        524314      0.02%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc        57520      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            6      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            3      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            1      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead     305415452     13.56%     92.57% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite    152341722      6.76%     99.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead      6809579      0.30%     99.64% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite      8175705      0.36%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      2252672549                       # Class of committed instruction
system.cpu00.commit.refs                    472742458                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 886724045                       # Number of Instructions Simulated
system.cpu00.committedOps                  2252672549                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.091839                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.091839                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles          2239419609                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           3025364790                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles               99564148                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               256164881                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles              7579092                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles           138825963                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 349486265                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                    17878440                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                 182999647                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                    14378025                       # TLB misses on write requests
system.cpu00.fetch.Branches                 249692278                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               117673140                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                  2616139985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes               46722                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         4340                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1298305956                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles               5868                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles         2812                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles         5492                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles              15158184                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.TlbCycles                       11                       # Number of cycles fetch has spent waiting for tlb
system.cpu00.fetch.branchRate                0.091075                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        117816093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches        153825449                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.473556                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples       2741553693                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.230125                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.734617                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0             2238065408     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                9476169      0.35%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               30294012      1.10%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               22398572      0.82%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               14791845      0.54%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5               40672381      1.48%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               41222667      1.50%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               31732226      1.16%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              312900413     11.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total         2741553693                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                14114325                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                9506544                       # number of floating regfile writes
system.cpu00.idleCycles                         54643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts            7618635                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              197896370                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   1.031485                       # Inst execution rate
system.cpu00.iew.exec_refs                  816079822                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                182999285                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles             924243352                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           386711279                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts          3183425                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts           39555                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts          198107425                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        2967502651                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           633080537                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts          372276                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          2827928608                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents             12802225                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents           143816012                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles              7579092                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles           188554595                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked     87879967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads      123092127                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses         1140                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation         4032                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads           40                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads     74486254                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores     37589998                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents         4032                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect      4751964                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      2866671                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              4094521249                       # num instructions consuming a value
system.cpu00.iew.wb_count                  2543740532                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.445696                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1824913200                       # num instructions producing a value
system.cpu00.iew.wb_rate                     0.927828                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   2543794173                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             5182518730                       # number of integer regfile reads
system.cpu00.int_regfile_writes            2452123421                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.323432                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.323432                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass        26252022      0.93%      0.93% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          1832644410     64.80%     65.72% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               8756      0.00%     65.73% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv           151021958      5.34%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd              8373      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.07% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu            1572912      0.06%     71.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt             524314      0.02%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc             57627      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                8      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             5      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             3      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            5      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            3      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     71.14% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          587151069     20.76%     91.90% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite         174851413      6.18%     98.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead      45962252      1.63%     99.71% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite      8245748      0.29%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           2828300878                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses              68193281                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads         125102233                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses     17728938                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes         17867909                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                  53888177                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.019053                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu              21556309     40.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    1      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     40.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead             18556726     34.44%     74.44% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite             2485644      4.61%     79.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead        11229871     20.84%     99.89% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite          59626      0.11%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           2787743752                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       8327047510                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   2526011594                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      3664468869                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               2964191386                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              2828300878                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded           3311265                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined     714830121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued          106111                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved        29529                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined   1761577495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples   2741553693                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.031642                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.776874                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0        1736029081     63.32%     63.32% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1         344639589     12.57%     75.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2         192444923      7.02%     82.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3         142278685      5.19%     88.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4         159511027      5.82%     93.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          58192280      2.12%     96.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          50722801      1.85%     97.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          23289382      0.85%     98.74% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          34445925      1.26%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total    2741553693                       # Number of insts issued each cycle
system.cpu00.iq.rate                         1.031621                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 117673844                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         749                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads        16841680                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       36447429                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          386711279                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores         198107425                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads            1135537538                       # number of misc regfile reads
system.cpu00.numCycles                     2741608336                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles            1358908528                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          2757197290                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents            435457881                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              147267405                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents            138307865                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents           118455310                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          8944410920                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           3005299666                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        3734624381                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               325519618                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents            296924736                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles              7579092                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles           902130046                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps              977427121                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups        14164039                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups     5749515547                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles       149004                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts             1412                       # count of serializing insts renamed
system.cpu00.rename.skidInsts               876674077                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts         1412                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 5447557794                       # The number of ROB reads
system.cpu00.rob.rob_writes                6024643854                       # The number of ROB writes
system.cpu00.timesIdled                           561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                1064                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups            1709116                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect               50                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect             261                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted         2181342                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits          1220741                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups       1709116                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses         488375                       # Number of indirect misses.
system.cpu01.branchPred.lookups               2181342                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   702                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads                10897516                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                7321823                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             838                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                  2179386                       # Number of branches committed
system.cpu01.commit.bw_lim_events              134831                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts         10064                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts            9335536                       # Number of instructions committed
system.cpu01.commit.committedOps             16753972                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples     34589504                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.484366                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.403231                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     29689190     85.83%     85.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1313003      3.80%     89.63% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          745      0.00%     89.63% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      1505404      4.35%     93.98% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       949128      2.74%     96.73% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       400528      1.16%     97.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       131258      0.38%     98.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       465417      1.35%     99.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       134831      0.39%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     34589504                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                598                       # Number of function calls committed.
system.cpu01.commit.int_insts                13174767                       # Number of committed integer instructions.
system.cpu01.commit.loads                     1487186                       # Number of loads committed
system.cpu01.commit.membars                      1122                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass          562      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       13166680     78.59%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult             1      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            1      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.59% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu       1572878      9.39%     87.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     87.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt        524292      3.13%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        962889      5.75%     96.86% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         2347      0.01%     96.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead       524297      3.13%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        16753972                       # Class of committed instruction
system.cpu01.commit.refs                      1489541                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                   9335536                       # Number of Instructions Simulated
system.cpu01.committedOps                    16753972                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             3.706184                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       3.706184                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles            30012005                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts             16767529                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles                1382504                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                 2799339                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                  844                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles              396798                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                   1487751                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                        1618                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                      2592                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu01.fetch.Branches                   2181342                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                 1771478                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                    32811204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          258                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                      9344839                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               1214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         3704                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  1688                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.063046                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles          1774266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches          1221443                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.270088                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples         34591490                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.484819                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.696802                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               31195659     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 622599      1.80%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    929      0.00%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 688428      1.99%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 400260      1.16%     95.13% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                 263660      0.76%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    501      0.00%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 197106      0.57%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1222348      3.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           34591490                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                 5767271                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                3145858                       # number of floating regfile writes
system.cpu01.idleCycles                          7721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                940                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches                2179852                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   0.628500                       # Inst execution rate
system.cpu01.iew.exec_refs                    6475778                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                     2591                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles              28810579                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts             1488449                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              637                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts               3035                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts          16764360                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts             6473187                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             565                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts            21745593                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                  607                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                  844                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               67082                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked      1050657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1106                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads         1263                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores          680                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          855                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect           85                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers                18177671                       # num instructions consuming a value
system.cpu01.iew.wb_count                    16759290                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.723683                       # average fanout of values written-back
system.cpu01.iew.wb_producers                13154863                       # num instructions producing a value
system.cpu01.iew.wb_rate                     0.484384                       # insts written-back per cycle
system.cpu01.iew.wb_sent                     16759937                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads               24649584                       # number of integer regfile reads
system.cpu01.int_regfile_writes              10473096                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.269819                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.269819                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass            1351      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            13171655     60.57%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                  3      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                  14      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                24      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     60.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu            1572878      7.23%     67.81% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     67.81% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt             524292      2.41%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 6      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                8      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     70.22% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             968244      4.45%     74.67% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              2630      0.01%     74.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead       5505044     25.32%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             21746158                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses               8912995                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads          17039562                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes          3145987                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                    788827                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.036274                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1060      0.13%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%      0.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  776      0.10%      0.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 561      0.07%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead          786430     99.70%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses             13620639                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads         61833225                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses     13613477                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes        13628761                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                 16762513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued                21746158                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded              1847                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined         10387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued             154                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved          160                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined        14077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples     34591490                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.628656                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.756288                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          29320725     84.76%     84.76% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            889503      2.57%     87.33% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           1313403      3.80%     91.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            133888      0.39%     91.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            460321      1.33%     92.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            597924      1.73%     94.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            395038      1.14%     95.72% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7           1218451      3.52%     99.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            262237      0.76%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      34591490                       # Number of insts issued each cycle
system.cpu01.iq.rate                         0.628516                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                   1772088                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         624                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads            6272                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2606                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads            1488449                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              3035                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads              10835407                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                       34599211                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean   207383640102                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::stdev  319315725155.300781                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value 674290679355                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  897889224987                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED 829534560408                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                 5144498151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles              29214220                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps            20935065                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents               729905                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles                1515018                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups            37211365                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts             16766185                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands          20947784                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles                 2997776                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                  844                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles              861834                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                  12719                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups         5767550                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups       14689213                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles         1798                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                 1987347                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                   51218657                       # The number of ROB reads
system.cpu01.rob.rob_writes                  33530060                       # The number of ROB writes
system.cpu01.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups            1808883                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect               47                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             271                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted         2279681                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits          1269947                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups       1808883                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses         538936                       # Number of indirect misses.
system.cpu02.branchPred.lookups               2279681                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                   815                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads                11386329                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                7615116                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts            1194                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                  2276915                       # Number of branches committed
system.cpu02.commit.bw_lim_events              135578                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls          1702                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts         12965                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts            9676875                       # Number of instructions committed
system.cpu02.commit.committedOps             17339861                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples     34586365                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.501350                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.415132                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     29439394     85.12%     85.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1412467      4.08%     89.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          734      0.00%     89.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      1604922      4.64%     93.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       998885      2.89%     96.73% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       399172      1.15%     97.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       131355      0.38%     98.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       463858      1.34%     99.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       135578      0.39%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     34586365                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                606                       # Number of function calls committed.
system.cpu02.commit.int_insts                13711906                       # Number of committed integer instructions.
system.cpu02.commit.loads                     1535983                       # Number of loads committed
system.cpu02.commit.membars                      1132                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass          563      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       13703752     79.03%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             1      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            1      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu       1572878      9.07%     88.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     88.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt        524292      3.02%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       1011686      5.83%     96.96% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2366      0.01%     96.98% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead       524297      3.02%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        17339861                       # Class of committed instruction
system.cpu02.commit.refs                      1538357                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                   9676875                       # Number of Instructions Simulated
system.cpu02.committedOps                    17339861                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             3.574918                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       3.574918                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles            29759769                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts             17357451                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles                1483950                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                 2947364                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                 1227                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles              396895                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                   1536880                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                        1638                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                      2528                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu02.fetch.Branches                   2279681                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                 1871278                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                    32706661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          262                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                      9688446                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles               1282                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         6153                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  2454                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.065898                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles          1873620                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches          1270762                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.280061                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples         34589205                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.501911                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.722659                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               31045265     89.75%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 672398      1.94%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    933      0.00%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 738416      2.13%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 398661      1.15%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                 264472      0.76%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    554      0.00%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 197181      0.57%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1271325      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           34589205                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu02.idleCycles                          4826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts               1321                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches                2277734                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   0.645632                       # Inst execution rate
system.cpu02.iew.exec_refs                    6525467                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                     2528                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles              28550319                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts             1537637                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts              676                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts               2967                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts          17353983                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts             6522939                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             649                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts            22335025                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                  574                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                 1227                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               67046                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked      1050901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1178                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads         1654                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores          593                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect         1214                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect          107                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers                18715985                       # num instructions consuming a value
system.cpu02.iew.wb_count                    17347577                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.726453                       # average fanout of values written-back
system.cpu02.iew.wb_producers                13596277                       # num instructions producing a value
system.cpu02.iew.wb_rate                     0.501462                       # insts written-back per cycle
system.cpu02.iew.wb_sent                     17348606                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads               25237898                       # number of integer regfile reads
system.cpu02.int_regfile_writes              10914618                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.279727                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.279727                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass            1719      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            13711113     61.39%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  3      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                23      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     61.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu            1572878      7.04%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt             524292      2.35%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 4      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                8      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     70.78% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1018053      4.56%     75.34% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              2548      0.01%     75.35% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead       5505017     24.65%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             22335674                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses               8912968                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads          17039506                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                    790435                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.035389                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2588      0.33%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%      0.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  853      0.11%      0.44% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 562      0.07%      0.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead          786432     99.49%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses             14211422                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads         63011781                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses     14201766                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes        14222142                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                 17352019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued                22335674                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              1964                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined         14121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued             299                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved          262                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined        17745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples     34589205                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.645741                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.773434                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          29120271     84.19%     84.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            939767      2.72%     86.91% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           1412971      4.09%     90.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            133993      0.39%     91.38% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            460388      1.33%     92.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            596353      1.72%     94.43% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            395856      1.14%     95.58% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7           1267315      3.66%     99.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            262291      0.76%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      34589205                       # Number of insts issued each cycle
system.cpu02.iq.rate                         0.645651                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                   1872247                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         983                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads            6532                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2541                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads            1537637                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              2967                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads              11081034                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                       34594031                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean   207383570921.250000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::stdev  319315803195.536682                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value 674290754613                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  897889501710                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED 829534283685                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                 5144503738                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles              28961886                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps            21667176                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents               729850                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles                1616511                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents                 136                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups            38535941                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts             17355950                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands          21684046                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles                 3145852                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                 1227                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles              861896                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                  16870                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups       15277688                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1833                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                 1987623                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                   51803418                       # The number of ROB reads
system.cpu02.rob.rob_writes                  34708494                       # The number of ROB writes
system.cpu02.timesIdled                            57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups            1846709                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               45                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             266                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted         2314953                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits          1287599                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups       1846709                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses         559110                       # Number of indirect misses.
system.cpu03.branchPred.lookups               2314953                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   775                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads                11563669                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                7721560                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts            1176                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                  2312427                       # Number of branches committed
system.cpu03.commit.bw_lim_events              135469                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls          1696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts         12391                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts            9801158                       # Number of instructions committed
system.cpu03.commit.committedOps             17552772                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples     34580994                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.507584                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.418417                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     29336585     84.83%     84.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1453761      4.20%     89.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          726      0.00%     89.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      1646178      4.76%     93.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4      1019525      2.95%     96.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       396387      1.15%     97.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       131303      0.38%     98.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       461060      1.33%     99.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       135469      0.39%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     34580994                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                596                       # Number of function calls committed.
system.cpu03.commit.int_insts                13907046                       # Number of committed integer instructions.
system.cpu03.commit.loads                     1553708                       # Number of loads committed
system.cpu03.commit.membars                      1128                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       13898960     79.18%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             1      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            1      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu       1572878      8.96%     88.15% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     88.15% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt        524292      2.99%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       1029411      5.86%     97.00% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2346      0.01%     97.01% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead       524297      2.99%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        17552772                       # Class of committed instruction
system.cpu03.commit.refs                      1556062                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                   9801158                       # Number of Instructions Simulated
system.cpu03.committedOps                    17552772                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             3.529079                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       3.529079                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles            29657082                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts             17569389                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles                1525128                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                 3003447                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                 1201                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles              396850                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                   1554529                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                        1628                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                      2540                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu03.fetch.Branches                   2314953                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                 1912473                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                    32660174                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          288                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                      9812073                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               1305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         6001                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  2402                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.066927                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles          1914739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches          1288374                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.283676                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples         34583708                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.508113                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.731772                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               30983848     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 693008      2.00%     91.59% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    949      0.00%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 758991      2.19%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 395890      1.14%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                 264314      0.76%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    538      0.00%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 197170      0.57%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1289000      3.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           34583708                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                 5767278                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                3145864                       # number of floating regfile writes
system.cpu03.idleCycles                          5354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts               1289                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches                2313150                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   0.651857                       # Inst execution rate
system.cpu03.iew.exec_refs                    6542837                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                     2540                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles              28447680                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts             1555263                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts              665                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts               2979                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts          17566195                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts             6540297                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             608                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts            22547129                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                  597                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                 1201                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked      1050838                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1148                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads         1555                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores          625                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect         1198                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect           91                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers                18907861                       # num instructions consuming a value
system.cpu03.iew.wb_count                    17560012                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.727504                       # average fanout of values written-back
system.cpu03.iew.wb_producers                13755548                       # num instructions producing a value
system.cpu03.iew.wb_rate                     0.507675                       # insts written-back per cycle
system.cpu03.iew.wb_sent                     17561019                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads               25449944                       # number of integer regfile reads
system.cpu03.int_regfile_writes              11073913                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.283360                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.283360                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass            1692      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            13905817     61.67%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  3      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                  14      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                24      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     61.68% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu            1572878      6.98%     68.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     68.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt             524292      2.33%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 6      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                8      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     70.98% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1035706      4.59%     75.57% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              2567      0.01%     75.59% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead       5504722     24.41%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             22547737                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses               8912617                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads          17038865                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses      3145818                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes          3146001                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                    790046                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.035039                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  2239      0.28%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%      0.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  872      0.11%      0.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 564      0.07%      0.47% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead          786371     99.53%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses             14423474                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads         63430632                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses     14414194                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes        14433627                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                 17564262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued                22547737                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded              1933                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined         13422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued             269                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined        17109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples     34583708                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.651976                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.779277                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          29038271     83.97%     83.97% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            960250      2.78%     86.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           1454297      4.21%     90.95% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            133934      0.39%     91.33% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            460312      1.33%     92.67% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            593631      1.72%     94.38% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            395694      1.14%     95.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7           1285028      3.72%     99.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8            262291      0.76%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      34583708                       # Number of insts issued each cycle
system.cpu03.iq.rate                         0.651875                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                   1913429                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         970                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads            6420                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2521                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads            1555263                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              2979                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads              11169228                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                       34589062                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean   207383540784.750000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::stdev  319315849464.817627                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value 674290805562                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  897889622256                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED 829534163139                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                 5144508930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles              28859254                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps            21933414                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents               729784                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles                1657670                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents                 105                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups            39013602                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts             17568031                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands          21949383                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles                 3201930                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                 1201                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles              861798                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                  15969                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups         5767591                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups       15489995                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         1855                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                 1987342                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                   52010519                       # The number of ROB reads
system.cpu03.rob.rob_writes                  35133042                       # The number of ROB writes
system.cpu03.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups            1863740                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect               39                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             237                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted         2329574                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits          1294969                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups       1863740                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses         568771                       # Number of indirect misses.
system.cpu04.branchPred.lookups               2329574                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   668                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads                11639919                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                7767190                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts            1051                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                  2327799                       # Number of branches committed
system.cpu04.commit.bw_lim_events              134894                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls          1700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts          8852                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts            9855003                       # Number of instructions committed
system.cpu04.commit.committedOps             17644828                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples     34573773                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.510353                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.419314                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     29282920     84.70%     84.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1474389      4.26%     88.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          707      0.00%     88.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1666977      4.82%     93.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4      1029797      2.98%     96.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       393628      1.14%     97.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       131613      0.38%     98.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       458848      1.33%     99.61% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       134894      0.39%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     34573773                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                589                       # Number of function calls committed.
system.cpu04.commit.int_insts                13991409                       # Number of committed integer instructions.
system.cpu04.commit.loads                     1561388                       # Number of loads committed
system.cpu04.commit.membars                      1130                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu       13983327     79.25%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             3      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            1      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     79.25% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu       1572878      8.91%     88.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     88.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt        524292      2.97%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            4      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            6      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1037091      5.88%     97.02% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2353      0.01%     97.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead       524297      2.97%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        17644828                       # Class of committed instruction
system.cpu04.commit.refs                      1563749                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                   9855003                       # Number of Instructions Simulated
system.cpu04.committedOps                    17644828                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             3.509173                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       3.509173                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles            29603478                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts             17656973                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles                1545981                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                 3029022                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                 1061                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles              396313                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                   1561916                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                        1622                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                      2519                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu04.fetch.Branches                   2329574                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                 1932744                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                    32630715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          324                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                      9862900                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               1683                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         6765                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  2122                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.067362                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles          1935307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches          1295637                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.285196                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples         34575855                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.510734                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.735573                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               30951516     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 703356      2.03%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    884      0.00%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 768855      2.22%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 393031      1.14%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                 264025      0.76%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    493      0.00%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 197402      0.57%     96.25% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                1296293      3.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           34575855                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu04.idleCycles                          7053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts               1151                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches                2328271                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   0.654301                       # Inst execution rate
system.cpu04.iew.exec_refs                    6541131                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                     2519                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles              28402441                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts             1562426                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts              641                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts               2837                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts          17654347                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts             6538612                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             500                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts            22627640                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                  594                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                 1061                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               66767                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked      1049909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads           1114                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads         1038                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores          476                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect         1077                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers                18988826                       # num instructions consuming a value
system.cpu04.iew.wb_count                    17649819                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.727992                       # average fanout of values written-back
system.cpu04.iew.wb_producers                13823710                       # num instructions producing a value
system.cpu04.iew.wb_rate                     0.510362                       # insts written-back per cycle
system.cpu04.iew.wb_sent                     17650699                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads               25522011                       # number of integer regfile reads
system.cpu04.int_regfile_writes              11141015                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.284967                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.284967                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass            1563      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            13988109     61.82%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  5      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                23      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     61.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu            1572878      6.95%     68.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     68.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt             524292      2.32%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 4      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                8      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     71.09% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1042206      4.61%     75.70% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              2549      0.01%     75.71% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead       5496488     24.29%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             22628140                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses               8902744                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads          17020752                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                    787848                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.034817                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1804      0.23%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%      0.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  751      0.10%      0.32% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 555      0.07%      0.39% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead          784738     99.61%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses             14511681                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads         63599405                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses     14504008                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes        14517887                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                 17652488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued                22628140                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded              1859                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined          9518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued             174                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined        11727                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples     34575855                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.654449                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.781414                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          28998119     83.87%     83.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            968915      2.80%     86.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           1475032      4.27%     90.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            133586      0.39%     91.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            458844      1.33%     92.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            591840      1.71%     94.36% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            395041      1.14%     95.50% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7           1292243      3.74%     99.24% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8            262235      0.76%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      34575855                       # Number of insts issued each cycle
system.cpu04.iq.rate                         0.654316                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                   1933602                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         872                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads            6233                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2431                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads            1562426                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              2837                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads              11197567                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                       34582908                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean   207383651424                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::stdev  319315734945.807251                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value 674290701999                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  897889179699                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED 829534605696                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                 5144514455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles              28806111                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps            22048555                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents               728689                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles                1678467                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents                  66                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups            39211509                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts             17655854                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands          22059792                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles                 3227424                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                 1061                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles              860475                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                  11237                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups       15576897                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         2317                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                 1985110                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                   52092455                       # The number of ROB reads
system.cpu04.rob.rob_writes                  35309441                       # The number of ROB writes
system.cpu04.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups            1845708                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect               50                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             282                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted         2309417                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits          1284759                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups       1845708                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses         560949                       # Number of indirect misses.
system.cpu05.branchPred.lookups               2309417                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   738                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          172                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads                11536613                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                7705357                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts            1413                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                  2307070                       # Number of branches committed
system.cpu05.commit.bw_lim_events              134995                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls          1690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts         12078                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts            9782402                       # Number of instructions committed
system.cpu05.commit.committedOps             17520236                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples     34569267                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.506815                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.415849                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     29322370     84.82%     84.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1458938      4.22%     89.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          733      0.00%     89.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      1651392      4.78%     93.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4      1022110      2.96%     96.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       391268      1.13%     97.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       131311      0.38%     98.29% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       456150      1.32%     99.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       134995      0.39%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     34569267                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                594                       # Number of function calls committed.
system.cpu05.commit.int_insts                13877186                       # Number of committed integer instructions.
system.cpu05.commit.loads                     1551015                       # Number of loads committed
system.cpu05.commit.membars                      1124                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       13869126     79.16%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             1      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            1      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu       1572878      8.98%     88.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     88.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt        524292      2.99%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1026718      5.86%     96.99% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2338      0.01%     97.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead       524297      2.99%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        17520236                       # Class of committed instruction
system.cpu05.commit.refs                      1553361                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                   9782402                       # Number of Instructions Simulated
system.cpu05.committedOps                    17520236                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             3.534740                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       3.534740                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles            29641936                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts             17536411                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles                1531129                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                 3000864                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                 1429                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles              396774                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                   1551741                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                        1622                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                      2537                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu05.fetch.Branches                   2309417                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                 1917508                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                    32641883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  73                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          322                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                      9792874                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               1477                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         7466                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  2858                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.066788                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles          1919555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches          1285497                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.283209                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples         34572132                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.507319                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.730353                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               30975310     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 695590      2.01%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    932      0.00%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 761422      2.20%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 390901      1.13%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                 263933      0.76%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    529      0.00%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 197183      0.57%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1286332      3.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           34572132                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                3145853                       # number of floating regfile writes
system.cpu05.idleCycles                          6113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts               1535                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches                2307703                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   0.651063                       # Inst execution rate
system.cpu05.iew.exec_refs                    6538466                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                     2537                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles              28435624                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts             1552463                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              650                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts               2972                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts          17533064                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts             6535929                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             648                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts            22512603                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                  591                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                 1429                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               67016                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked      1050594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1120                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads         1448                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores          626                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect         1437                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect           98                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers                18872411                       # num instructions consuming a value
system.cpu05.iew.wb_count                    17526875                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.727560                       # average fanout of values written-back
system.cpu05.iew.wb_producers                13730813                       # num instructions producing a value
system.cpu05.iew.wb_rate                     0.506876                       # insts written-back per cycle
system.cpu05.iew.wb_sent                     17528099                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads               25414074                       # number of integer regfile reads
system.cpu05.int_regfile_writes              11048901                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.282906                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.282906                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass            1929      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            13875473     61.63%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  3      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                23      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     61.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu            1572878      6.99%     68.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     68.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt             524292      2.33%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 4      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                8      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1032498      4.59%     75.54% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              2565      0.01%     75.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead       5503561     24.45%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             22513251                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses               8911202                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads          17036281                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses      3145808                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes          3145981                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                    789033                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.035047                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1530      0.19%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%      0.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  825      0.10%      0.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 553      0.07%      0.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead          786125     99.63%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses             14389153                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads         63351628                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses     14381067                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes        14399916                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                 17531178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued                22513251                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded              1886                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined         12827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued             242                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined        16024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples     34572132                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.651196                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.777846                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          29027369     83.96%     83.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            962814      2.78%     86.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           1459418      4.22%     90.97% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            133868      0.39%     91.36% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            460076      1.33%     92.69% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            588736      1.70%     94.39% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            395233      1.14%     95.53% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7           1282329      3.71%     99.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            262289      0.76%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      34572132                       # Number of insts issued each cycle
system.cpu05.iq.rate                         0.651081                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                   1918685                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                        1191                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads            6312                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2523                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads            1552463                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              2972                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads              11153915                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                       34578245                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean   207383637604.500000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::stdev  319315880133.576721                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value 674290910457                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  897889234977                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED 829534550418                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                 5144519665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles              28844548                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps            21892867                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents               729583                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles                1663658                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents                  75                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups            38939145                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts             17535021                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands          21907923                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles                 3199326                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles                 1429                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles              861530                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                  15056                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups         5767565                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups       15457003                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles         1641                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                 1986933                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                   51966469                       # The number of ROB reads
system.cpu05.rob.rob_writes                  35067495                       # The number of ROB writes
system.cpu05.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups            1975634                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect               46                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             269                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted         2216906                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits          1238591                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups       1975634                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses         737043                       # Number of indirect misses.
system.cpu06.branchPred.lookups               2216906                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   792                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads                11073008                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                7427196                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts            1238                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                  2214271                       # Number of branches committed
system.cpu06.commit.bw_lim_events              135432                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls          1697                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts         13033                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts            9457621                       # Number of instructions committed
system.cpu06.commit.committedOps             16963683                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples     34566047                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.490761                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.403558                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     29543680     85.47%     85.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1371190      3.97%     89.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          732      0.00%     89.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      1563580      4.52%     93.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       978246      2.83%     96.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       388623      1.12%     97.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       131214      0.38%     98.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       453350      1.31%     99.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       135432      0.39%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     34566047                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                596                       # Number of function calls committed.
system.cpu06.commit.int_insts                13367034                       # Number of committed integer instructions.
system.cpu06.commit.loads                     1504631                       # Number of loads committed
system.cpu06.commit.membars                      1128                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       13358946     78.75%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             1      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            1      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu       1572878      9.27%     88.03% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     88.03% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt        524292      3.09%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            4      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            6      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        980334      5.78%     96.90% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2349      0.01%     96.91% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead       524297      3.09%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        16963683                       # Class of committed instruction
system.cpu06.commit.refs                      1506988                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                   9457621                       # Number of Instructions Simulated
system.cpu06.committedOps                    16963683                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             3.655685                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       3.655685                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles            29863847                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts             16981135                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles                1442822                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                 2864121                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                 1266                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles              396867                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                   1505509                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                        1623                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                      2564                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu06.fetch.Branches                   2216906                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                 1829883                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                    32727287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          286                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                      9469026                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         6620                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  2532                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.064120                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles          1832096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches          1239383                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.273876                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples         34568923                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.491317                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.706151                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               31108361     89.99%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 651705      1.89%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    943      0.00%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 717708      2.08%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 388310      1.12%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                 264183      0.76%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    549      0.00%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 197169      0.57%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1239995      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           34568923                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu06.idleCycles                          5164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts               1347                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches                2215046                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   0.635124                       # Inst execution rate
system.cpu06.iew.exec_refs                    6494107                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                     2564                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles              28652559                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts             1506300                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts              671                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts              23                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts               3034                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts          16977861                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts             6491543                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             610                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts            21958826                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                  597                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                 1266                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               67060                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked      1050886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads           1157                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads         1669                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores          677                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect         1254                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect           93                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers                18360470                       # num instructions consuming a value
system.cpu06.iew.wb_count                    16971370                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.725145                       # average fanout of values written-back
system.cpu06.iew.wb_producers                13314001                       # num instructions producing a value
system.cpu06.iew.wb_rate                     0.490870                       # insts written-back per cycle
system.cpu06.iew.wb_sent                     16972439                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads               24862012                       # number of integer regfile reads
system.cpu06.int_regfile_writes              10632419                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.273547                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.273547                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass            1747      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            13366201     60.87%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  3      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                23      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     60.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu            1572878      7.16%     68.04% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     68.04% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt             524292      2.39%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 4      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                8      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     70.43% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             986648      4.49%     74.92% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              2589      0.01%     74.93% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead       5505028     25.07%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             21959436                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses               8912979                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads          17039527                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                    789830                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.035968                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1967      0.25%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%      0.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  866      0.11%      0.36% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 564      0.07%      0.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead          786433     99.57%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses             13834540                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads         62238375                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses     13825559                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes        13846072                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                 16975910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued                21959436                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded              1951                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined         14177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued             277                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved          254                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined        17986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples     34568923                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.635236                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.761540                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          29203963     84.48%     84.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            919095      2.66%     87.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           1371716      3.97%     91.11% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            133935      0.39%     91.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            460387      1.33%     92.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            585978      1.70%     94.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            395576      1.14%     95.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7           1235974      3.58%     99.24% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8            262299      0.76%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      34568923                       # Number of insts issued each cycle
system.cpu06.iq.rate                         0.635141                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                   1830900                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                        1031                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads            6467                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2571                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads            1506300                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              3034                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads              10924315                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                       34574087                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean   207383559765.750000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::stdev  319315880126.662476                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value 674290855512                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  897889546332                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED 829534239063                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                 5144524055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles              29065777                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps            21197086                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents               729840                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles                1575381                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents                 125                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups            37690187                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts             16979701                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands          21213782                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles                 3062591                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                 1266                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles              861880                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                  16696                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups       14902099                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         2028                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                 1987500                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                   51407149                       # The number of ROB reads
system.cpu06.rob.rob_writes                  33956310                       # The number of ROB writes
system.cpu06.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups            1820177                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect               39                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted         2279306                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits          1269821                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups       1820177                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses         550356                       # Number of indirect misses.
system.cpu07.branchPred.lookups               2279306                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   689                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads                11387835                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                7616045                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts            1163                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                  2277305                       # Number of branches committed
system.cpu07.commit.bw_lim_events              135179                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls          1696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts         10096                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts            9678235                       # Number of instructions committed
system.cpu07.commit.committedOps             17341708                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples     34560549                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.501778                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.410495                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     29373477     84.99%     84.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1438930      4.16%     89.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          712      0.00%     89.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      1631386      4.72%     93.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4      1012130      2.93%     96.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       386324      1.12%     97.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       131253      0.38%     98.30% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       451158      1.31%     99.61% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       135179      0.39%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     34560549                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                588                       # Number of function calls committed.
system.cpu07.commit.int_insts                13713531                       # Number of committed integer instructions.
system.cpu07.commit.loads                     1536131                       # Number of loads committed
system.cpu07.commit.membars                      1128                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu       13705485     79.03%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             1      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            1      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu       1572878      9.07%     88.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     88.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt        524292      3.02%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       1011834      5.83%     96.96% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2334      0.01%     96.98% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead       524297      3.02%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        17341708                       # Class of committed instruction
system.cpu07.commit.refs                      1538473                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                   9678235                       # Number of Instructions Simulated
system.cpu07.committedOps                    17341708                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             3.571744                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       3.571744                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles            29694412                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts             17355417                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles                1510013                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                 2960441                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                 1176                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles              396852                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                   1536754                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                        1629                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                      2506                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu07.fetch.Branches                   2279306                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                 1897234                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                    32654417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          353                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                      9687121                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         6297                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  2352                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.065937                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles          1899371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches          1270510                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.280232                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples         34562894                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.502204                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.722442                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               31006266     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 685557      1.98%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    898      0.00%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 751400      2.17%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 385999      1.12%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                 263998      0.76%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    506      0.00%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 197113      0.57%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                1271157      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           34562894                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                3145853                       # number of floating regfile writes
system.cpu07.idleCycles                          5283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts               1274                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches                2277865                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   0.646097                       # Inst execution rate
system.cpu07.iew.exec_refs                    6524750                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                     2506                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles              28488401                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts             1537282                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts              639                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts               2870                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts          17352707                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts             6522244                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             561                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts            22334403                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                  593                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                 1176                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               67068                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked      1050679                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads           1108                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads         1151                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores          528                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect         1189                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect           85                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers                18702819                       # num instructions consuming a value
system.cpu07.iew.wb_count                    17347610                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.726962                       # average fanout of values written-back
system.cpu07.iew.wb_producers                13596234                       # num instructions producing a value
system.cpu07.iew.wb_rate                     0.501838                       # insts written-back per cycle
system.cpu07.iew.wb_sent                     17348614                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads               25237274                       # number of integer regfile reads
system.cpu07.int_regfile_writes              10914401                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.279975                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.279975                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass            1678      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            13711186     61.39%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  3      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                23      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     61.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu            1572878      7.04%     68.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     68.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt             524292      2.35%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 4      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                8      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     70.79% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1017356      4.55%     75.34% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              2537      0.01%     75.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead       5504984     24.65%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             22334964                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses               8912918                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads          17039418                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses      3145806                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes          3145977                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                    789429                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.035345                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1642      0.21%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%      0.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  813      0.10%      0.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 554      0.07%      0.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead          786420     99.62%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses             14209797                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads         62983068                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses     14201804                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes        14217729                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                 17350854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued                22334964                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded              1853                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined         10998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued             235                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined        13406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples     34562894                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.646212                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.772285                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          29067923     84.10%     84.10% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            952740      2.76%     86.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           1439393      4.16%     91.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            133804      0.39%     91.41% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            460268      1.33%     92.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            583661      1.69%     94.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            395352      1.14%     95.57% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7           1267487      3.67%     99.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8            262266      0.76%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      34562894                       # Number of insts issued each cycle
system.cpu07.iq.rate                         0.646113                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                   1898201                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         981                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads            6249                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2474                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads            1537282                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              2870                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads              11080467                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                       34568177                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean   207383642183.250000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::stdev  319315824021.443298                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value 674290830870                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  897889216662                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED 829534568733                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                 5144529508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles              28896939                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps            21669707                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents               729868                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles                1642508                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents                  68                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups            38532881                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts             17354296                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands          21682703                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles                 3158952                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                 1176                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles              861857                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                  12996                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups       15275427                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         1462                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                 1987409                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                   51777031                       # The number of ROB reads
system.cpu07.rob.rob_writes                  34705955                       # The number of ROB writes
system.cpu07.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups            2070582                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect               56                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect             288                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted         2306740                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits          1283400                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups       2070582                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         787182                       # Number of indirect misses.
system.cpu08.branchPred.lookups               2306740                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   757                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          177                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads                11522893                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                7697124                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts            1434                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                  2304416                       # Number of branches committed
system.cpu08.commit.bw_lim_events              135049                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts         12402                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts            9773138                       # Number of instructions committed
system.cpu08.commit.committedOps             17504441                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples     34555269                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.506564                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.412626                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     29290578     84.76%     84.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1472582      4.26%     89.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          745      0.00%     89.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      1664979      4.82%     93.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4      1028918      2.98%     96.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       383095      1.11%     97.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       131368      0.38%     98.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       447955      1.30%     99.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       135049      0.39%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     34555269                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                602                       # Number of function calls committed.
system.cpu08.commit.int_insts                13862727                       # Number of committed integer instructions.
system.cpu08.commit.loads                     1549709                       # Number of loads committed
system.cpu08.commit.membars                      1122                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass          562      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       13854621     79.15%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             1      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            1      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu       1572878      8.99%     88.14% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     88.14% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt        524292      3.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            4      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            6      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       1025412      5.86%     96.99% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2352      0.01%     97.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead       524297      3.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        17504441                       # Class of committed instruction
system.cpu08.commit.refs                      1552069                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                   9773138                       # Number of Instructions Simulated
system.cpu08.committedOps                    17504441                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             3.536546                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       3.536546                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles            29609889                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts             17520843                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles                1544976                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                 3005140                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                 1447                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles              396743                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                   1550424                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                        1629                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                      2610                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu08.fetch.Branches                   2306740                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                 1931258                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                    32613444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          376                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                      9783910                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               1559                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         7844                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  2894                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.066740                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles          1933525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches          1284157                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.283073                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples         34558195                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.507077                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.729606                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               30957149     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 702417      2.03%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    929      0.00%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 768266      2.22%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 382663      1.11%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                 263991      0.76%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    537      0.00%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 197190      0.57%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                1285053      3.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           34558195                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                3145853                       # number of floating regfile writes
system.cpu08.idleCycles                          4957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts               1545                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches                2305009                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   0.650877                       # Inst execution rate
system.cpu08.iew.exec_refs                    6537017                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                     2610                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles              28402876                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts             1551233                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts              651                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts               3117                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts          17517324                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts             6534407                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             644                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts            22496363                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  609                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                 1447                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles               67010                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked      1050609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1135                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads         1524                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores          757                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect         1447                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect           98                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers                18849577                       # num instructions consuming a value
system.cpu08.iew.wb_count                    17510874                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.727797                       # average fanout of values written-back
system.cpu08.iew.wb_producers                13718673                       # num instructions producing a value
system.cpu08.iew.wb_rate                     0.506634                       # insts written-back per cycle
system.cpu08.iew.wb_sent                     17512124                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads               25397873                       # number of integer regfile reads
system.cpu08.int_regfile_writes              11036928                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.282762                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.282762                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass            1953      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            13860661     61.61%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                23      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     61.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu            1572878      6.99%     68.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     68.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt             524292      2.33%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 4      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                8      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     70.94% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1031093      4.58%     75.53% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              2646      0.01%     75.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead       5503429     24.46%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             22497007                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses               8911053                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads          17036000                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses      3145808                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes          3145977                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                    789150                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.035078                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1694      0.21%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%      0.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  789      0.10%      0.31% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 559      0.07%      0.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead          786108     99.61%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses             14373151                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads         63305515                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses     14365066                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes        14384236                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                 17515431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued                22497007                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded              1893                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined         12882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued             156                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved          206                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined        16938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples     34558195                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.650989                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.776615                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          29002443     83.92%     83.92% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            969643      2.81%     86.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           1473096      4.26%     90.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            133893      0.39%     91.38% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            460054      1.33%     92.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            580556      1.68%     94.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            395335      1.14%     95.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7           1280913      3.71%     99.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8            262262      0.76%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      34558195                       # Number of insts issued each cycle
system.cpu08.iq.rate                         0.650896                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                   1932448                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                        1204                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads            6368                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2618                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads            1551233                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              3117                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads              11147061                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                       34563152                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean   207383548027.500000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::stdev  319315796641.443665                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value 674290727307                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  897889593285                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED 829534192110                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                 5144534676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles              28812122                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps            21873060                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents               729633                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles                1677520                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents                  81                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups            38904274                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts             17519349                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands          21888091                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles                 3203561                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                 1447                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles              861582                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                  15031                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups       15442098                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         1963                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                 1986887                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                   51936985                       # The number of ROB reads
system.cpu08.rob.rob_writes                  35036614                       # The number of ROB writes
system.cpu08.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups            1933931                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect               37                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted         2167849                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits          1214074                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups       1933931                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         719857                       # Number of indirect misses.
system.cpu09.branchPred.lookups               2167849                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   668                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted          150                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads                10830597                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                7281717                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts            1227                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                  2165872                       # Number of branches committed
system.cpu09.commit.bw_lim_events              135356                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls          1684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts          9905                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts            9288207                       # Number of instructions committed
system.cpu09.commit.committedOps             16673428                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples     34550008                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.482588                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.394733                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     29625585     85.75%     85.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1338104      3.87%     89.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          701      0.00%     89.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      1530581      4.43%     94.05% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       961725      2.78%     96.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       380929      1.10%     97.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       131403      0.38%     98.32% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       445624      1.29%     99.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       135356      0.39%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     34550008                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                583                       # Number of function calls committed.
system.cpu09.commit.int_insts                13100959                       # Number of committed integer instructions.
system.cpu09.commit.loads                     1480386                       # Number of loads committed
system.cpu09.commit.membars                      1120                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass          558      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       13092968     78.53%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             1      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            1      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu       1572878      9.43%     87.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     87.96% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt        524292      3.14%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        956089      5.73%     96.84% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2319      0.01%     96.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead       524297      3.14%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        16673428                       # Class of committed instruction
system.cpu09.commit.refs                      1482713                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                   9288207                       # Number of Instructions Simulated
system.cpu09.committedOps                    16673428                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             3.720651                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       3.720651                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles            29945954                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts             16686885                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles                1409712                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                 2798686                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                 1239                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles              396803                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                   1480967                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                        1614                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                      2507                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu09.fetch.Branches                   2167849                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                 1796398                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                    32744171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          308                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                      9296980                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               1389                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         6608                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  2478                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.062730                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles          1798679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches          1214742                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.269024                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples         34552394                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.483012                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.693083                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               31157652     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 635165      1.84%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    899      0.00%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 700966      2.03%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 380323      1.10%     95.15% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                 264312      0.76%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    504      0.00%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 197110      0.57%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1215463      3.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           34552394                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu09.idleCycles                          5782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts               1337                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches                2166418                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   0.626946                       # Inst execution rate
system.cpu09.iew.exec_refs                    6469078                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                     2507                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles              28742146                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts             1481526                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts              631                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts               2847                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts          16684140                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts             6466571                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             539                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts            21666098                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  594                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                 1239                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles               67068                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      1050688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1101                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads         1140                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores          520                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect         1261                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers                18084723                       # num instructions consuming a value
system.cpu09.iew.wb_count                    16679166                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.724092                       # average fanout of values written-back
system.cpu09.iew.wb_producers                13095004                       # num instructions producing a value
system.cpu09.iew.wb_rate                     0.482640                       # insts written-back per cycle
system.cpu09.iew.wb_sent                     16680232                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads               24568639                       # number of integer regfile reads
system.cpu09.int_regfile_writes              10413128                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.268770                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.268770                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass            1748      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            13098459     60.45%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                23      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     60.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu            1572878      7.26%     67.72% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     67.72% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt             524292      2.42%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 4      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                8      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     70.14% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead             961603      4.44%     74.58% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              2535      0.01%     74.59% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead       5505067     25.41%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             21666637                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses               8913014                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads          17039599                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses      3145807                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                    790167                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.036469                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2377      0.30%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%      0.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  802      0.10%      0.40% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 557      0.07%      0.47% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead          786431     99.53%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses             13542042                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads         61636433                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses     13533359                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes        13548887                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                 16682309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued                21666637                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded              1831                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined         10711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued             197                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined        12671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples     34552394                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.627066                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.752299                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          29269612     84.71%     84.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            902430      2.61%     87.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1338567      3.87%     91.20% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            133793      0.39%     91.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            460286      1.33%     92.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            577967      1.67%     94.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            395715      1.15%     95.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7           1211767      3.51%     99.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8            262257      0.76%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      34552394                       # Number of insts issued each cycle
system.cpu09.iq.rate                         0.626961                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                   1797430                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                        1046                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads            6192                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2478                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads            1481526                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              2847                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads              10801869                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                       34558176                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean   207383532876                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::stdev  319316003609.330750                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value 674291021679                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  897889653891                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED 829534131504                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                 5144540481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles              29147771                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps            20834321                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents               729822                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles                1542197                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents                  74                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups            37027319                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts             16685723                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands          20846855                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles                 2997157                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                 1239                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles              861803                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                  12534                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups       14606262                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         2227                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                 1987292                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                   51097855                       # The number of ROB reads
system.cpu09.rob.rob_writes                  33369052                       # The number of ROB writes
system.cpu09.timesIdled                            56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups            1677537                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect             214                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted         2129163                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits          1194807                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups       1677537                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         482730                       # Number of indirect misses.
system.cpu10.branchPred.lookups               2129163                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   649                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads                10638924                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                7166598                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts            1115                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                  2127654                       # Number of branches committed
system.cpu10.commit.bw_lim_events              134980                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls          1672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts          7782                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts            9154443                       # Number of instructions committed
system.cpu10.commit.committedOps             16443609                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples     34545054                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.476005                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.388704                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     29707301     86.00%     86.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1305760      3.78%     89.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          677      0.00%     89.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      1498318      4.34%     94.11% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       945580      2.74%     96.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       378220      1.09%     97.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       131245      0.38%     98.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       442973      1.28%     99.61% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       134980      0.39%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     34545054                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                577                       # Number of function calls committed.
system.cpu10.commit.int_insts                12890238                       # Number of committed integer instructions.
system.cpu10.commit.loads                     1461250                       # Number of loads committed
system.cpu10.commit.membars                      1112                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       12882303     78.34%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             1      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            1      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu       1572878      9.57%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt        524292      3.19%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        936953      5.70%     96.80% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2303      0.01%     96.81% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead       524297      3.19%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        16443609                       # Class of committed instruction
system.cpu10.commit.refs                      1463561                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                   9154443                       # Number of Instructions Simulated
system.cpu10.committedOps                    16443609                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             3.774423                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       3.774423                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles            30028596                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts             16454223                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles                1376663                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                 2743939                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                 1123                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles              396743                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                   1461696                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                        1614                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                      2444                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu10.fetch.Branches                   2129163                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                 1764019                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                    32772237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          251                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                      9161243                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               1281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         5944                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  2246                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.061621                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles          1766228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches          1195456                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.265138                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples         34547064                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.476336                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.682601                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               31207202     90.33%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 619011      1.79%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    894      0.00%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 684812      1.98%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 377815      1.09%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                 263702      0.76%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    469      0.00%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 197080      0.57%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                1196079      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           34547064                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                 5767262                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu10.idleCycles                          5677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts               1211                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches                2128042                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   0.620332                       # Inst execution rate
system.cpu10.iew.exec_refs                    6449424                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                     2444                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles              28826559                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts             1462124                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts              619                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts               2738                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts          16451794                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts             6446980                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             476                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts            21434167                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  569                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                 1123                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               67043                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked      1050581                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads           1099                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads          874                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect         1148                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers                17869489                       # num instructions consuming a value
system.cpu10.iew.wb_count                    16447716                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.723098                       # average fanout of values written-back
system.cpu10.iew.wb_producers                12921385                       # num instructions producing a value
system.cpu10.iew.wb_rate                     0.476018                       # insts written-back per cycle
system.cpu10.iew.wb_sent                     16448684                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads               24337156                       # number of integer regfile reads
system.cpu10.int_regfile_writes              10239352                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.264941                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.264941                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass            1621      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            12886267     60.12%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                23      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     60.13% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu            1572878      7.34%     67.46% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     67.46% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt             524292      2.45%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 4      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                8      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     69.91% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead             941995      4.39%     74.31% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              2472      0.01%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead       5505063     25.68%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             21434643                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses               8913016                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads          17039597                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses      3145807                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes          3145969                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                    789050                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.036812                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1316      0.17%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%      0.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  751      0.10%      0.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 546      0.07%      0.33% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead          786437     99.67%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses             13309056                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads         61165932                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses     13301909                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes        13314011                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                 16450001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued                21434643                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded              1793                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined          8184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued             129                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined         9857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples     34547064                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.620448                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.745110                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          29335392     84.91%     84.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            886114      2.56%     87.48% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1306191      3.78%     91.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            133758      0.39%     91.65% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            460204      1.33%     92.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            575430      1.67%     94.65% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            395145      1.14%     95.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7           1192603      3.45%     99.24% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8            262227      0.76%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      34547064                       # Number of insts issued each cycle
system.cpu10.iq.rate                         0.620346                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                   1764957                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         952                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads            6117                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2376                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads            1462124                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              2738                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads              10705320                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                       34552741                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   207383564261.250000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  319315939154.519775                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value 674290934433                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  897889528350                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED 829534257045                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                 5144545729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles              29231361                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps            20547226                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents               729735                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles                1509113                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups            36505473                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts             16453182                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands          20556758                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles                 2942397                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                 1123                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles              861661                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                   9532                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups         5767524                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups       14373837                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         1409                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                 1986963                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                   50861400                       # The number of ROB reads
system.cpu10.rob.rob_writes                  32904792                       # The number of ROB writes
system.cpu10.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups            1665887                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect               52                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect             289                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted         2115611                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits          1187812                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups       1665887                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         478075                       # Number of indirect misses.
system.cpu11.branchPred.lookups               2115611                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                   732                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          173                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads                10567411                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                7123835                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts            1381                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                  2113248                       # Number of branches committed
system.cpu11.commit.bw_lim_events              134779                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls          1684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts         12246                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts            9104033                       # Number of instructions committed
system.cpu11.commit.committedOps             16357305                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples     34539970                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.473576                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.386101                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     29731759     86.08%     86.08% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1295696      3.75%     89.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          738      0.00%     89.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      1488106      4.31%     94.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       940500      2.72%     96.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       375829      1.09%     97.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       131503      0.38%     98.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       441060      1.28%     99.61% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       134779      0.39%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     34539970                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                598                       # Number of function calls committed.
system.cpu11.commit.int_insts                12811170                       # Number of committed integer instructions.
system.cpu11.commit.loads                     1454108                       # Number of loads committed
system.cpu11.commit.membars                      1120                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       12803098     78.27%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             1      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            1      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu       1572878      9.62%     87.89% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     87.89% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt        524292      3.21%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        929811      5.68%     96.78% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2342      0.01%     96.79% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead       524297      3.21%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        16357305                       # Class of committed instruction
system.cpu11.commit.refs                      1456458                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                   9104033                       # Number of Instructions Simulated
system.cpu11.committedOps                    16357305                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             3.794756                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       3.794756                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles            30051187                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts             16373684                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles                1368034                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                 2725331                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 1394                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles              396846                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                   1454802                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                        1628                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                      2575                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu11.fetch.Branches                   2115611                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                 1754287                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                    32775892                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          228                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                      9114788                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         7154                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  2788                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.061238                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles          1756665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches          1188544                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.263833                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples         34542792                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.474094                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.679072                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               31221324     90.38%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 613969      1.78%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    923      0.00%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 679858      1.97%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 375675      1.09%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                 263912      0.76%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    521      0.00%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 197121      0.57%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                1189489      3.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           34542792                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                 5767261                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu11.idleCycles                          4792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts               1497                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches                2113870                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   0.618016                       # Inst execution rate
system.cpu11.iew.exec_refs                    6442966                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                     2575                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles              28846997                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts             1455558                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts              650                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts              28                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts               3064                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts          16370113                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts             6440391                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             656                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts            21350961                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                  605                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 1394                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles               67069                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked      1050728                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1120                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads         1450                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores          714                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect         1399                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect           98                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers                17790842                       # num instructions consuming a value
system.cpu11.iew.wb_count                    16363923                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.722752                       # average fanout of values written-back
system.cpu11.iew.wb_producers                12858369                       # num instructions producing a value
system.cpu11.iew.wb_rate                     0.473663                       # insts written-back per cycle
system.cpu11.iew.wb_sent                     16365110                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads               24254047                       # number of integer regfile reads
system.cpu11.int_regfile_writes              10176676                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.263522                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.263522                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass            1899      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            12809370     59.99%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                23      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     60.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu            1572878      7.37%     67.37% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     67.37% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt             524292      2.46%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 4      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                8      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     69.82% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead             935471      4.38%     74.20% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              2607      0.01%     74.22% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead       5505046     25.78%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             21351617                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses               8912991                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads          17039554                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses      3145806                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                    789286                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.036966                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1514      0.19%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%      0.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  787      0.10%      0.29% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 555      0.07%      0.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead          786430     99.64%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses             13226013                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads         60995931                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses     13218117                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes        13236960                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                 16368227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued                21351617                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded              1886                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined         12807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued             173                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved          202                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined        16297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples     34542792                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.618121                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.742438                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          29354619     84.98%     84.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            881395      2.55%     87.53% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1296162      3.75%     91.28% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            133910      0.39%     91.67% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            460322      1.33%     93.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            573370      1.66%     94.66% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            395324      1.14%     95.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7           1185434      3.43%     99.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8            262256      0.76%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      34542792                       # Number of insts issued each cycle
system.cpu11.iq.rate                         0.618035                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                   1755425                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                        1152                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads            6323                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2567                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads            1455558                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              3064                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads              10670744                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                       34547584                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   207383628280.500000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  319315858612.077026                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value 674290879155                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  897889272273                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED 829534513122                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                 5144550199                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles              29253848                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps            20439195                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents               729828                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles                1500579                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents                  74                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups            36323232                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts             16372149                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands          20454374                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles                 2923788                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 1394                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles              861797                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                  15179                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups       14294673                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         1386                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                 1987310                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                   50774638                       # The number of ROB reads
system.cpu11.rob.rob_writes                  32741927                       # The number of ROB writes
system.cpu11.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups            1680353                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect               45                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect             261                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted         2127468                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits          1193817                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups       1680353                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         486536                       # Number of indirect misses.
system.cpu12.branchPred.lookups               2127468                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                   690                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads                10628488                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                7160346                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts            1148                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                  2125527                       # Number of branches committed
system.cpu12.commit.bw_lim_events              135091                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts          9674                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts            9147020                       # Number of instructions committed
system.cpu12.commit.committedOps             16431047                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples     34535499                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.475773                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.386704                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     29688460     85.97%     85.97% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1313399      3.80%     89.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          711      0.00%     89.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      1505866      4.36%     94.13% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       949355      2.75%     96.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       373272      1.08%     97.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       131295      0.38%     98.34% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       438050      1.27%     99.61% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       135091      0.39%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     34535499                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                591                       # Number of function calls committed.
system.cpu12.commit.int_insts                12878762                       # Number of committed integer instructions.
system.cpu12.commit.loads                     1460239                       # Number of loads committed
system.cpu12.commit.membars                      1122                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu       12870716     78.33%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             1      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            1      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu       1572878      9.57%     87.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     87.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt        524292      3.19%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        935942      5.70%     96.79% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2334      0.01%     96.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead       524297      3.19%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        16431047                       # Class of committed instruction
system.cpu12.commit.refs                      1462581                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                   9147020                       # Number of Instructions Simulated
system.cpu12.committedOps                    16431047                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             3.776452                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       3.776452                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles            30009695                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts             16444260                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles                1384238                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                 2745873                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 1157                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles              396812                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                   1460773                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                        1622                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                      2506                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu12.fetch.Branches                   2127468                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                 1771813                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                    32754447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          270                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                      9155780                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               1255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles         6689                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  2314                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.061588                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles          1773957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches          1194507                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.265052                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples         34537775                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.476196                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.682173                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               31195731     90.32%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 622809      1.80%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    915      0.00%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 688654      1.99%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 372850      1.08%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                 263891      0.76%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    506      0.00%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 197109      0.57%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                1195310      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           34537775                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu12.idleCycles                          5508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts               1270                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches                2126016                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   0.620175                       # Inst execution rate
system.cpu12.iew.exec_refs                    6448785                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                     2506                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles              28806119                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts             1461373                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts              640                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts              26                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts               2884                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts          16441216                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts             6446279                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             572                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts            21422888                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  592                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 1157                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles               67062                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked      1050675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1105                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads         1134                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores          542                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect         1176                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect           94                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers                17854175                       # num instructions consuming a value
system.cpu12.iew.wb_count                    16436210                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.723227                       # average fanout of values written-back
system.cpu12.iew.wb_producers                12912627                       # num instructions producing a value
system.cpu12.iew.wb_rate                     0.475815                       # insts written-back per cycle
system.cpu12.iew.wb_sent                     16437171                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads               24326061                       # number of integer regfile reads
system.cpu12.int_regfile_writes              10230809                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.264799                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.264799                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass            1666      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            12875660     60.10%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                23      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     60.11% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu            1572878      7.34%     67.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     67.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt             524292      2.45%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 4      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                8      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     69.90% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead             941308      4.39%     74.29% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              2535      0.01%     74.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead       5505068     25.70%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             21423460                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses               8913020                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads          17039604                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses      3145805                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                    789334                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.036844                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1578      0.20%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%      0.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  765      0.10%      0.30% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 553      0.07%      0.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead          786438     99.63%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses             13298108                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads         61134588                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses     13290405                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes        13305420                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                 16439360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued                21423460                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              1856                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined         10168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued             163                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined        12841                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples     34537775                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.620291                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.744340                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          29320245     84.89%     84.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            889961      2.58%     87.47% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1313854      3.80%     91.27% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            133826      0.39%     91.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            460267      1.33%     92.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            570516      1.65%     94.65% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            395325      1.14%     95.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7           1191533      3.45%     99.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8            262248      0.76%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      34537775                       # Number of insts issued each cycle
system.cpu12.iq.rate                         0.620192                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                   1772745                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                         946                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads            6236                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2476                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads            1461373                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              2884                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads              10700724                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                       34543283                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   207383579412.750000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  319315929664.395020                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value 674290960740                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  897889467744                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED 829534317651                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                 5144554796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              29211282                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps            20531386                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents               729818                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles                1516737                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents                  54                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups            36482641                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts             16443005                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands          20543540                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles                 2944350                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 1157                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles              861775                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                  12154                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups       14364517                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         2474                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                 1987188                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                   50841038                       # The number of ROB reads
system.cpu12.rob.rob_writes                  32883721                       # The number of ROB writes
system.cpu12.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups            1637307                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect               49                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect             247                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted         2082257                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits          1171236                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups       1637307                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         466071                       # Number of indirect misses.
system.cpu13.branchPred.lookups               2082257                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                   741                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads                10401736                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                7024257                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts             807                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                  2080281                       # Number of branches committed
system.cpu13.commit.bw_lim_events              134489                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls          1673                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts          9581                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts            8988660                       # Number of instructions committed
system.cpu13.commit.committedOps             16158852                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples     34530862                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.467954                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.379587                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     29787555     86.26%     86.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1274372      3.69%     89.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          712      0.00%     89.96% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      1466855      4.25%     94.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       929843      2.69%     96.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       370469      1.07%     97.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       131107      0.38%     98.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       435460      1.26%     99.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       134489      0.39%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     34530862                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                595                       # Number of function calls committed.
system.cpu13.commit.int_insts                12629191                       # Number of committed integer instructions.
system.cpu13.commit.loads                     1437608                       # Number of loads committed
system.cpu13.commit.membars                      1112                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass          557      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       12621154     78.11%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             1      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            1      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu       1572878      9.73%     87.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     87.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt        524292      3.24%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        913311      5.65%     96.74% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2336      0.01%     96.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead       524297      3.24%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        16158852                       # Class of committed instruction
system.cpu13.commit.refs                      1439952                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                   8988660                       # Number of Instructions Simulated
system.cpu13.committedOps                    16158852                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             3.842440                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       3.842440                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles            30110727                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts             16171761                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles                1343640                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                 2680899                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                  819                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles              396749                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                   1438183                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                        1620                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                      2513                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu13.fetch.Branches                   2082257                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                 1732979                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                    32791573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          238                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                      8997691                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles                923                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles         3754                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  1638                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.060288                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles          1735527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches          1171977                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.260513                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples         34532834                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.468394                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.669841                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               31255434     90.51%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 603305      1.75%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    919      0.00%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 669232      1.94%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 370482      1.07%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                 263128      0.76%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    498      0.00%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 197122      0.57%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                1172714      3.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           34532834                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu13.idleCycles                          5553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts                899                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches                2080751                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   0.612353                       # Inst execution rate
system.cpu13.iew.exec_refs                    6425867                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                     2513                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles              28904235                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts             1438892                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts              641                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts              30                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts               2929                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts          16168586                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts             6423354                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             540                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts            21149680                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  585                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                  819                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked      1050629                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1131                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads         1284                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores          585                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect          822                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect           77                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers                17601239                       # num instructions consuming a value
system.cpu13.iew.wb_count                    16163693                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.721999                       # average fanout of values written-back
system.cpu13.iew.wb_producers                12708082                       # num instructions producing a value
system.cpu13.iew.wb_rate                     0.467992                       # insts written-back per cycle
system.cpu13.iew.wb_sent                     16164326                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads               24053708                       # number of integer regfile reads
system.cpu13.int_regfile_writes              10026269                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.260251                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.260251                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass            1331      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            12625674     59.70%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                23      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     59.70% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu            1572878      7.44%     67.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt             524292      2.48%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 4      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                8      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead             918405      4.34%     73.96% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              2538      0.01%     73.97% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead       5505048     26.03%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             21150220                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses               8912995                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads          17039560                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses      3145805                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes          3145965                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                    787831                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.037249                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   133      0.02%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  709      0.09%      0.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 557      0.07%      0.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead          786432     99.82%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses             13023725                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads         60581639                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses     13017888                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes        13032363                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                 16166727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued                21150220                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              1859                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined          9733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued              94                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined        13605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples     34532834                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.612467                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.735807                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          29399966     85.14%     85.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            870145      2.52%     87.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1274826      3.69%     91.35% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            133899      0.39%     91.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            460245      1.33%     93.07% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            568080      1.65%     94.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            394586      1.14%     95.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7           1168866      3.38%     99.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8            262221      0.76%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      34532834                       # Number of insts issued each cycle
system.cpu13.iq.rate                         0.612368                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                   1733568                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         603                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads            6342                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2504                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads            1438892                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              2929                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads              10587231                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                       34538387                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   207383524551                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  319315979742.673157                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value 674290982385                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  897889687191                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED 829534098204                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                 5144560186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              29312644                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps            20191318                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents               729784                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles                1476147                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents                  60                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups            35871960                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts             16170377                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands          20203255                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles                 2879314                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                  819                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles              861707                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                  11937                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups         5767522                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups       14093582                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         2203                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                 1987079                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                   50564780                       # The number of ROB reads
system.cpu13.rob.rob_writes                  32338840                       # The number of ROB writes
system.cpu13.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups            1747339                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect               43                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted         2190110                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits          1225180                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups       1747339                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         522159                       # Number of indirect misses.
system.cpu14.branchPred.lookups               2190110                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   672                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads                10942195                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                7348601                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts            1007                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                  2188338                       # Number of branches committed
system.cpu14.commit.bw_lim_events              134936                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls          1681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts          9075                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts            9366862                       # Number of instructions committed
system.cpu14.commit.committedOps             16807606                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples     34526001                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.486810                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.392856                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     29506975     85.46%     85.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1386174      4.01%     89.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          709      0.00%     89.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1578633      4.57%     94.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       985748      2.86%     96.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       368508      1.07%     97.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       131131      0.38%     98.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       433187      1.25%     99.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       134936      0.39%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     34526001                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                591                       # Number of function calls committed.
system.cpu14.commit.int_insts                13223913                       # Number of committed integer instructions.
system.cpu14.commit.loads                     1491640                       # Number of loads committed
system.cpu14.commit.membars                      1118                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu       13215877     78.63%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             1      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            1      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu       1572878      9.36%     87.99% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     87.99% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt        524292      3.12%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        967343      5.76%     96.87% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2332      0.01%     96.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead       524297      3.12%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        16807606                       # Class of committed instruction
system.cpu14.commit.refs                      1493980                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                   9366862                       # Number of Instructions Simulated
system.cpu14.committedOps                    16807606                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             3.686710                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       3.686710                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles            29828466                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts             16819825                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles                1456916                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                 2844878                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 1013                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles              396786                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                   1492138                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                        1625                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                      2538                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu14.fetch.Branches                   2190110                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                 1844579                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                    32673105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                      9375249                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               1143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         5119                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  2026                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.063421                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles          1847504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches          1225852                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.271487                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples         34528059                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.487210                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.698865                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               31086956     90.03%     90.03% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 659198      1.91%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    911      0.00%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 725035      2.10%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 368151      1.07%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                 263571      0.76%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    489      0.00%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 197097      0.57%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                1226651      3.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           34528059                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                 5767260                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                3145851                       # number of floating regfile writes
system.cpu14.idleCycles                          4842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts               1109                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches                2188768                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   0.631247                       # Inst execution rate
system.cpu14.iew.exec_refs                    6480114                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                     2537                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles              28625356                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts             1492726                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts              627                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts               2930                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts          16816998                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts             6477577                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             525                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts            21798781                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  608                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 1013                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               67076                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked      1050645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1106                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads         1086                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores          590                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect         1033                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers                18193902                       # num instructions consuming a value
system.cpu14.iew.wb_count                    16812312                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.725221                       # average fanout of values written-back
system.cpu14.iew.wb_producers                13194605                       # num instructions producing a value
system.cpu14.iew.wb_rate                     0.486849                       # insts written-back per cycle
system.cpu14.iew.wb_sent                     16813154                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads               24702463                       # number of integer regfile reads
system.cpu14.int_regfile_writes              10512777                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.271245                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.271245                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass            1537      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            13220317     60.65%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                23      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     60.65% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu            1572878      7.22%     67.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     67.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt             524292      2.41%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 4      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                8      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     70.27% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead             972552      4.46%     74.73% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              2569      0.01%     74.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead       5505108     25.25%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             21799306                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses               8913061                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads          17039685                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses      3145805                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes          3145961                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                    788737                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.036182                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   978      0.12%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%      0.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  761      0.10%      0.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 559      0.07%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead          786439     99.71%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses             13673445                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads         61875844                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses     13666507                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes        13680429                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                 16815179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued                21799306                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded              1819                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined          9391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued             121                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined        12254                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples     34528059                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.631350                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.755018                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          29175154     84.50%     84.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            926237      2.68%     87.18% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           1386635      4.02%     91.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            133850      0.39%     91.58% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            460250      1.33%     92.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            565772      1.64%     94.55% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            394988      1.14%     95.70% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7           1222923      3.54%     99.24% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8            262250      0.76%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      34528059                       # Number of insts issued each cycle
system.cpu14.iq.rate                         0.631262                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                   1845379                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         814                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads            6228                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2517                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads            1492726                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              2930                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads              10857516                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                       34532901                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   207383603472                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  319315966371.423096                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value 674290997370                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  897889371507                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED 829534413888                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                 5144565606                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              29031070                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps            21002168                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents               729843                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles                1589405                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups            37328899                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts             16818628                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands          21013365                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles                 3043336                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 1013                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles              861777                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                  11197                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups         5767512                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups       14740712                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         1458                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                 1987207                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                   51207694                       # The number of ROB reads
system.cpu14.rob.rob_writes                  33635420                       # The number of ROB writes
system.cpu14.timesIdled                            53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups            2023174                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect               41                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect             210                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted         2243974                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits          1252224                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups       2023174                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses         770950                       # Number of indirect misses.
system.cpu15.branchPred.lookups               2243974                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   750                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          141                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads                11211543                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                7510151                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts             889                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                  2242268                       # Number of branches committed
system.cpu15.commit.bw_lim_events              134527                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls          1682                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts          9005                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts            9555638                       # Number of instructions committed
system.cpu15.commit.committedOps             17130801                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples     34522686                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.496219                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.398624                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     29361220     85.05%     85.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1445167      4.19%     89.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          694      0.00%     89.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      1637658      4.74%     93.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4      1015226      2.94%     96.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       366055      1.06%     97.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       131096      0.38%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       431043      1.25%     99.61% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       134527      0.39%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     34522686                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                592                       # Number of function calls committed.
system.cpu15.commit.int_insts                13520142                       # Number of committed integer instructions.
system.cpu15.commit.loads                     1518611                       # Number of loads committed
system.cpu15.commit.membars                      1118                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       13512095     78.88%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             1      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            1      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu       1572878      9.18%     88.06% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     88.06% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt        524292      3.06%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            4      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            6      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        994314      5.80%     96.93% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2338      0.01%     96.94% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead       524297      3.06%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        17130801                       # Class of committed instruction
system.cpu15.commit.refs                      1520957                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                   9555638                       # Number of Instructions Simulated
system.cpu15.committedOps                    17130801                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             3.613556                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       3.613556                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles            29684024                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts             17142648                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles                1514741                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                 2928252                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                  902                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles              396775                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                   1519120                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                        1614                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                      2532                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           8                       # TLB misses on write requests
system.cpu15.fetch.Branches                   2243974                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                 1903780                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                    32611748                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          221                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                      9563343                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               1062                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         4852                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  1804                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.064987                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles          1905909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches          1252974                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.276959                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples         34524694                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.496595                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.712955                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               31000138     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 688744      1.99%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    920      0.00%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 754656      2.19%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 366037      1.06%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                 263129      0.76%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    499      0.00%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 197120      0.57%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                1253451      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           34524694                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                 5767270                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu15.idleCycles                          5137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts                966                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches                2242705                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   0.640652                       # Inst execution rate
system.cpu15.iew.exec_refs                    6507098                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                     2532                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles              28478361                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts             1519769                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts              619                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts               2921                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts          17139883                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts             6504566                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             487                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts            22121610                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                  579                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                  902                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles               67049                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked      1050670                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           1149                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads         1158                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores          575                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect          900                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect           66                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers                18487409                       # num instructions consuming a value
system.cpu15.iew.wb_count                    17135254                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.726804                       # average fanout of values written-back
system.cpu15.iew.wb_producers                13436719                       # num instructions producing a value
system.cpu15.iew.wb_rate                     0.496245                       # insts written-back per cycle
system.cpu15.iew.wb_sent                     17136004                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads               25025886                       # number of integer regfile reads
system.cpu15.int_regfile_writes              10754906                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.276736                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.276736                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass            1420      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            13516224     61.10%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                23      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     61.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu            1572878      7.11%     68.21% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     68.21% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt             524292      2.37%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 4      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                8      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             999718      4.52%     75.10% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              2557      0.01%     75.12% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead       5504953     24.88%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             22122097                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses               8912889                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads          17039364                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                    787930                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.035617                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   166      0.02%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  787      0.10%      0.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 561      0.07%      0.19% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead          786416     99.81%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses             13995718                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads         62517548                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses     13989441                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes        14002996                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                 17138052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued                22122097                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded              1831                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined          9081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued              94                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined        12517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples     34524694                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.640762                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.764195                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          29058902     84.17%     84.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            955756      2.77%     86.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           1445667      4.19%     91.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            133828      0.39%     91.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            460228      1.33%     92.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            563642      1.63%     94.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            394540      1.14%     95.62% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7           1249887      3.62%     99.24% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8            262244      0.76%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      34524694                       # Number of insts issued each cycle
system.cpu15.iq.rate                         0.640666                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                   1904486                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         720                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads            6351                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2521                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads            1519769                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              2921                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads              10992300                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                       34529831                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   207383512479.750000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  319315879373.702087                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::6.5e+11-7e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value     15096222                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value 674290780920                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  897889735476                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED 829534049919                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                 5144568869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              28886400                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps            21406256                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents               729830                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles                1647215                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents                  63                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups            38056706                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts             17141590                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands          21417165                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles                 3126722                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                  902                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles              861772                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                  10909                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups       15064387                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1683                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               16                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                 1986916                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           16                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                   51527952                       # The number of ROB reads
system.cpu15.rob.rob_writes                  34281621                       # The number of ROB writes
system.cpu15.timesIdled                            56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      88460.71                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                43200.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples  10320354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     24450.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       496.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    496.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       226.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         5.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    496908121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             496908121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    723484964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            723484964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0    226576843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226576843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      3527610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.237605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.352442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.837542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2666947     75.60%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       272063      7.71%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        89042      2.52%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62516      1.77%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48999      1.39%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38966      1.10%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42804      1.21%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20818      0.59%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       285455      8.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3527610                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              453648064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               453655040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    6976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               206855232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            206854592                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0    453655040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          453655040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0    206854592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       206854592                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0      7088360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     43199.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0    453648064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 496900480.134263217449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0 306216931445                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0      3232103                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0   6890916.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0    206855232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 226577543.818382561207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0 22272151102939                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       194501                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            16091205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3047962                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       194501                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.ruby.dir_cntrl0      7088360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7088360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0      3232103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3232103                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    65.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            431110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            457302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            465733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            418468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            429438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            457126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            465850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            417211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            430705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            458636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           466274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           419024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           431166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           455192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           466327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           418689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            206367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            217075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            193020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            206547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            192083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            206881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           216812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           193576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           205298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           217510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           192548                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.042062049046                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       194501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.443298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1520.987742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       194499    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        194501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 5076295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  774001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  151302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  161400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  216793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 186727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 169295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 129804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  82401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  49162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      3                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   7088360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7088360                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     7088360                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 67.75                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4802365                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                35441255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  912955523607                       # Total gap between requests
system.mem_ctrls.totMemAccLat            306216931445                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 173312225195                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       194501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.617462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.584349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           139083     71.51%     71.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8079      4.15%     75.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            35451     18.23%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8900      4.58%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1717      0.88%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              658      0.34%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              322      0.17%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              146      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               66      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               39      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        194501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  44261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  54768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 141167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 191778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 192770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 193076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 192794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 192042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 191792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 191487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 190530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 189313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 188441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 187483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 186574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 186386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  3232103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3232103                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    3232103                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                61.58                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 1990383                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         377886534240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy              12608169000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            586.384560                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  80036677428                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   30485520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  802436205467                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          32355787680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               6701381775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             25291629300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         72067769280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           535343053755                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             8431782480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         377838797880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy              12579102060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            586.365301                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  80166372553                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   30485520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  802304787230                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          32395324800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               6685920945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             25318625640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         72067769280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           535325471505                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             8439930900                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback      3232103      0.00%      0.00%
system.ruby.Directory_Controller.Exclusive_Unblock      3174536      0.00%      0.00%
system.ruby.Directory_Controller.GETS         3913824      0.00%      0.00%
system.ruby.Directory_Controller.GETX         3174536      0.00%      0.00%
system.ruby.Directory_Controller.I.GETS       2712081      0.00%      0.00%
system.ruby.Directory_Controller.I.GETX       1963099      0.00%      0.00%
system.ruby.Directory_Controller.I.Memory_Ack      3232102      0.00%      0.00%
system.ruby.Directory_Controller.IS.Memory_Data      2712081      0.00%      0.00%
system.ruby.Directory_Controller.IS.Unblock      2712081      0.00%      0.00%
system.ruby.Directory_Controller.Last_Unblock      1201743      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTO_SHARERS            1      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTX       3232102      0.00%      0.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback      3232102      0.00%      0.00%
system.ruby.Directory_Controller.MIS.Dirty_Writeback            1      0.00%      0.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock      3174536      0.00%      0.00%
system.ruby.Directory_Controller.MM.Memory_Data      3174536      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack      3232103      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data      7088360      0.00%      0.00%
system.ruby.Directory_Controller.PUTO_SHARERS            1      0.00%      0.00%
system.ruby.Directory_Controller.PUTX         3232102      0.00%      0.00%
system.ruby.Directory_Controller.S.GETS       1201743      0.00%      0.00%
system.ruby.Directory_Controller.S.GETX       1211437      0.00%      0.00%
system.ruby.Directory_Controller.S.Memory_Ack            1      0.00%      0.00%
system.ruby.Directory_Controller.SS.Last_Unblock      1201743      0.00%      0.00%
system.ruby.Directory_Controller.SS.Memory_Data      1201743      0.00%      0.00%
system.ruby.Directory_Controller.Unblock      2712081      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    290602990                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000186                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   290602980    100.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    290602990                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples    290608164                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.002426                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000081                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.762925                      
system.ruby.IFETCH.latency_hist_seqr     |   290607511    100.00%    100.00% |         587      0.00%    100.00% |          56      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    290608164                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5174                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   137.239273                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    94.806799                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   118.887209                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4521     87.38%     87.38% |         587     11.35%     98.72% |          56      1.08%     99.81% |           6      0.12%     99.92% |           2      0.04%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5174                      
system.ruby.L1Cache_Controller.Ack       |        4435     33.84%     33.84% |         577      4.40%     38.25% |         571      4.36%     42.61% |         570      4.35%     46.96% |         586      4.47%     51.43% |         571      4.36%     55.78% |         593      4.53%     60.31% |         572      4.37%     64.67% |         576      4.40%     69.07% |         574      4.38%     73.45% |         571      4.36%     77.81% |         574      4.38%     82.19% |         573      4.37%     86.56% |         587      4.48%     91.04% |         577      4.40%     95.44% |         597      4.56%    100.00%
system.ruby.L1Cache_Controller.Ack::total        13104                      
system.ruby.L1Cache_Controller.All_acks  |    18025941     99.95%     99.95% |         578      0.00%     99.96% |         582      0.00%     99.96% |         581      0.00%     99.96% |         583      0.00%     99.96% |         579      0.00%     99.97% |         582      0.00%     99.97% |         581      0.00%     99.97% |         579      0.00%     99.98% |         578      0.00%     99.98% |         572      0.00%     99.98% |         578      0.00%     99.99% |         576      0.00%     99.99% |         577      0.00%     99.99% |         576      0.00%    100.00% |         579      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total     18034622                      
system.ruby.L1Cache_Controller.Data      |    13612887     93.15%     93.15% |       66754      0.46%     93.60% |       66772      0.46%     94.06% |       66770      0.46%     94.52% |       66776      0.46%     94.98% |       66759      0.46%     95.43% |       66770      0.46%     95.89% |       66775      0.46%     96.35% |       66762      0.46%     96.80% |       66756      0.46%     97.26% |       66752      0.46%     97.72% |       66762      0.46%     98.17% |       66761      0.46%     98.63% |       66742      0.46%     99.09% |       66752      0.46%     99.54% |       66752      0.46%    100.00%
system.ruby.L1Cache_Controller.Data::total     14614302                      
system.ruby.L1Cache_Controller.Exclusive_Data |    33976205     99.97%     99.97% |         610      0.00%     99.98% |         611      0.00%     99.98% |         608      0.00%     99.98% |         603      0.00%     99.98% |         605      0.00%     99.98% |         610      0.00%     99.98% |         599      0.00%     99.99% |         606      0.00%     99.99% |         599      0.00%     99.99% |         588      0.00%     99.99% |         602      0.00%     99.99% |         596      0.00%     99.99% |         599      0.00%    100.00% |         597      0.00%    100.00% |         602      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total     33985240                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1618      9.43%      9.43% |        4057     23.64%     33.07% |        2631     15.33%     48.41% |        1358      7.91%     56.32% |        1204      7.02%     63.34% |         890      5.19%     68.52% |         728      4.24%     72.77% |         620      3.61%     76.38% |         665      3.88%     80.26% |         629      3.67%     83.92% |         551      3.21%     87.13% |         484      2.82%     89.95% |         442      2.58%     92.53% |         419      2.44%     94.97% |         443      2.58%     97.55% |         420      2.45%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total        17159                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          95      0.29%      0.29% |        2162      6.51%      6.80% |        1697      5.11%     11.90% |        1688      5.08%     16.99% |        2170      6.53%     23.52% |        1684      5.07%     28.59% |        1685      5.07%     33.66% |        2144      6.46%     40.12% |        2239      6.74%     46.86% |        2770      8.34%     55.20% |        2732      8.23%     63.43% |        2771      8.34%     71.77% |        2222      6.69%     78.46% |        2202      6.63%     85.09% |        2749      8.28%     93.37% |        2203      6.63%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        33213                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1269     46.42%     46.42% |          98      3.58%     50.00% |         101      3.69%     53.69% |         101      3.69%     57.39% |         101      3.69%     61.08% |          98      3.58%     64.67% |          99      3.62%     68.29% |         100      3.66%     71.95% |         101      3.69%     75.64% |          94      3.44%     79.08% |          95      3.47%     82.55% |          99      3.62%     86.17% |          96      3.51%     89.69% |          92      3.37%     93.05% |          95      3.47%     96.53% |          95      3.47%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         2734                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         304     30.04%     30.04% |          53      5.24%     35.28% |          56      5.53%     40.81% |          46      4.55%     45.36% |          51      5.04%     50.40% |          59      5.83%     56.23% |          47      4.64%     60.87% |          43      4.25%     65.12% |          56      5.53%     70.65% |          37      3.66%     74.31% |          44      4.35%     78.66% |          40      3.95%     82.61% |          50      4.94%     87.55% |          39      3.85%     91.40% |          54      5.34%     96.74% |          33      3.26%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         1012                      
system.ruby.L1Cache_Controller.I.Load    |    29561883     96.73%     96.73% |       66688      0.22%     96.95% |       66700      0.22%     97.16% |       66696      0.22%     97.38% |       66695      0.22%     97.60% |       66687      0.22%     97.82% |       66699      0.22%     98.04% |       66693      0.22%     98.25% |       66689      0.22%     98.47% |       66684      0.22%     98.69% |       66673      0.22%     98.91% |       66688      0.22%     99.13% |       66685      0.22%     99.35% |       66672      0.22%     99.56% |       66679      0.22%     99.78% |       66680      0.22%    100.00%
system.ruby.L1Cache_Controller.I.Load::total     30562191                      
system.ruby.L1Cache_Controller.I.Store   |    17984702     99.95%     99.95% |         573      0.00%     99.96% |         575      0.00%     99.96% |         575      0.00%     99.96% |         575      0.00%     99.97% |         573      0.00%     99.97% |         574      0.00%     99.97% |         575      0.00%     99.97% |         574      0.00%     99.98% |         570      0.00%     99.98% |         568      0.00%     99.98% |         572      0.00%     99.99% |         571      0.00%     99.99% |         570      0.00%     99.99% |         572      0.00%    100.00% |         574      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total     17993293                      
system.ruby.L1Cache_Controller.II.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Nack::total            1                      
system.ruby.L1Cache_Controller.IM.Ack    |          62      0.72%      0.72% |         576      6.70%      7.42% |         571      6.64%     14.05% |         570      6.63%     20.68% |         572      6.65%     27.33% |         571      6.64%     33.97% |         567      6.59%     40.56% |         572      6.65%     47.21% |         566      6.58%     53.79% |         564      6.56%     60.35% |         569      6.61%     66.96% |         566      6.58%     73.54% |         572      6.65%     80.19% |         561      6.52%     86.71% |         564      6.56%     93.27% |         579      6.73%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total         8602                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |    17984702     99.95%     99.95% |         575      0.00%     99.96% |         580      0.00%     99.96% |         579      0.00%     99.96% |         578      0.00%     99.96% |         577      0.00%     99.97% |         578      0.00%     99.97% |         579      0.00%     99.97% |         576      0.00%     99.98% |         574      0.00%     99.98% |         570      0.00%     99.98% |         575      0.00%     99.99% |         574      0.00%     99.99% |         571      0.00%     99.99% |         573      0.00%    100.00% |         575      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total     17993336                      
system.ruby.L1Cache_Controller.IM.L1_Replacement |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement::total           31                      
system.ruby.L1Cache_Controller.IS.Data   |    13612887     93.15%     93.15% |       66754      0.46%     93.60% |       66772      0.46%     94.06% |       66770      0.46%     94.52% |       66776      0.46%     94.98% |       66759      0.46%     95.43% |       66770      0.46%     95.89% |       66775      0.46%     96.35% |       66762      0.46%     96.80% |       66756      0.46%     97.26% |       66752      0.46%     97.72% |       66762      0.46%     98.17% |       66761      0.46%     98.63% |       66742      0.46%     99.09% |       66752      0.46%     99.54% |       66752      0.46%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total     14614302                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |    15950264    100.00%    100.00% |          32      0.00%    100.00% |          29      0.00%    100.00% |          27      0.00%    100.00% |          20      0.00%    100.00% |          26      0.00%    100.00% |          28      0.00%    100.00% |          18      0.00%    100.00% |          28      0.00%    100.00% |          22      0.00%    100.00% |          16      0.00%    100.00% |          25      0.00%    100.00% |          20      0.00%    100.00% |          22      0.00%    100.00% |          22      0.00%    100.00% |          23      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total     15950622                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |         379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total          379                      
system.ruby.L1Cache_Controller.Ifetch    |   117673073     80.98%     80.98% |     1771471      1.22%     82.20% |     1871274      1.29%     83.49% |     1912468      1.32%     84.81% |     1932737      1.33%     86.14% |     1917503      1.32%     87.46% |     1829878      1.26%     88.72% |     1897229      1.31%     90.02% |     1931254      1.33%     91.35% |     1796393      1.24%     92.59% |     1764014      1.21%     93.80% |     1754283      1.21%     95.01% |     1771809      1.22%     96.23% |     1732975      1.19%     97.42% |     1844575      1.27%     98.69% |     1903777      1.31%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    145304713                      
system.ruby.L1Cache_Controller.Inv       |           5      0.11%      0.11% |         296      6.54%      6.65% |         312      6.89%     13.54% |         316      6.98%     20.52% |         310      6.85%     27.37% |         312      6.89%     34.26% |         310      6.85%     41.11% |         308      6.80%     47.91% |         313      6.91%     54.83% |         291      6.43%     61.25% |         294      6.49%     67.75% |         293      6.47%     74.22% |         297      6.56%     80.78% |         288      6.36%     87.14% |         299      6.60%     93.75% |         283      6.25%    100.00%
system.ruby.L1Cache_Controller.Inv::total         4527                      
system.ruby.L1Cache_Controller.L1_Replacement |    47548300     97.95%     97.95% |       66184      0.14%     98.09% |       66185      0.14%     98.23% |       66183      0.14%     98.36% |       66185      0.14%     98.50% |       66177      0.14%     98.64% |       66185      0.14%     98.77% |       66182      0.14%     98.91% |       66186      0.14%     99.05% |       66173      0.14%     99.18% |       66168      0.14%     99.32% |       66180      0.14%     99.45% |       66177      0.14%     99.59% |       66174      0.14%     99.73% |       66176      0.14%     99.86% |       66183      0.14%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total     48540998                      
system.ruby.L1Cache_Controller.Load      |   226291849     90.93%     90.93% |     1485936      0.60%     91.53% |     1534863      0.62%     92.15% |     1552563      0.62%     92.77% |     1560066      0.63%     93.40% |     1549825      0.62%     94.02% |     1503529      0.60%     94.62% |     1534853      0.62%     95.24% |     1548552      0.62%     95.86% |     1479116      0.59%     96.46% |     1459904      0.59%     97.04% |     1452933      0.58%     97.63% |     1458962      0.59%     98.21% |     1436380      0.58%     98.79% |     1490345      0.60%     99.39% |     1517311      0.61%    100.00%
system.ruby.L1Cache_Controller.Load::total    248856987                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           1      0.88%      0.88% |          15     13.27%     14.16% |           9      7.96%     22.12% |          12     10.62%     32.74% |           4      3.54%     36.28% |          10      8.85%     45.13% |           8      7.08%     52.21% |           4      3.54%     55.75% |          12     10.62%     66.37% |          10      8.85%     75.22% |           3      2.65%     77.88% |           7      6.19%     84.07% |           3      2.65%     86.73% |           4      3.54%     90.27% |           9      7.96%     98.23% |           2      1.77%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          113                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       93328     99.78%     99.78% |          14      0.01%     99.79% |          16      0.02%     99.81% |          11      0.01%     99.82% |          13      0.01%     99.84% |          14      0.01%     99.85% |          14      0.01%     99.87% |          12      0.01%     99.88% |          15      0.02%     99.90% |           9      0.01%     99.91% |          10      0.01%     99.92% |          16      0.02%     99.93% |          14      0.01%     99.95% |          17      0.02%     99.97% |          11      0.01%     99.98% |          20      0.02%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total        93534                      
system.ruby.L1Cache_Controller.M.Load    |    23988775     99.99%     99.99% |        1475      0.01%    100.00% |          35      0.00%    100.00% |          41      0.00%    100.00% |          30      0.00%    100.00% |          35      0.00%    100.00% |          81      0.00%    100.00% |          25      0.00%    100.00% |          42      0.00%    100.00% |          25      0.00%    100.00% |          22      0.00%    100.00% |          38      0.00%    100.00% |          29      0.00%    100.00% |          34      0.00%    100.00% |          30      0.00%    100.00% |          25      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     23990742                      
system.ruby.L1Cache_Controller.M.Store   |     4034064    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      4034072                      
system.ruby.L1Cache_Controller.MI.Ifetch |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total           10                      
system.ruby.L1Cache_Controller.MI.Load   |         748    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total          748                      
system.ruby.L1Cache_Controller.MI.Store  |         366    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total          366                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |    33975719    100.00%    100.00% |          27      0.00%    100.00% |          29      0.00%    100.00% |          25      0.00%    100.00% |          27      0.00%    100.00% |          28      0.00%    100.00% |          31      0.00%    100.00% |          26      0.00%    100.00% |          28      0.00%    100.00% |          22      0.00%    100.00% |          22      0.00%    100.00% |          29      0.00%    100.00% |          26      0.00%    100.00% |          31      0.00%    100.00% |          24      0.00%    100.00% |          36      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total     33976130                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         230     85.19%     85.19% |           3      1.11%     86.30% |           2      0.74%     87.04% |           3      1.11%     88.15% |           4      1.48%     89.63% |           2      0.74%     90.37% |           3      1.11%     91.48% |           3      1.11%     92.59% |           1      0.37%     92.96% |           2      0.74%     93.70% |           3      1.11%     94.81% |           1      0.37%     95.19% |           2      0.74%     95.93% |           4      1.48%     97.41% |           2      0.74%     98.15% |           5      1.85%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          270                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          92      1.08%      1.08% |         560      6.60%      7.68% |         565      6.66%     14.34% |         562      6.62%     20.96% |         563      6.63%     27.60% |         560      6.60%     34.20% |         561      6.61%     40.81% |         561      6.61%     47.42% |         561      6.61%     54.03% |         559      6.59%     60.62% |         555      6.54%     67.16% |         560      6.60%     73.76% |         560      6.60%     80.36% |         555      6.54%     86.90% |         558      6.58%     93.47% |         554      6.53%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         8486                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |    33882391    100.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |          17      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          12      0.00%    100.00% |          13      0.00%    100.00% |          12      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          16      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total     33882596                      
system.ruby.L1Cache_Controller.MM.Load   |     7452459     99.62%     99.62% |        1904      0.03%     99.65% |        1945      0.03%     99.67% |        1934      0.03%     99.70% |        1869      0.02%     99.72% |        1911      0.03%     99.75% |        1942      0.03%     99.77% |        1866      0.02%     99.80% |        1946      0.03%     99.82% |        1847      0.02%     99.85% |        1818      0.02%     99.87% |        1916      0.03%     99.90% |        1873      0.03%     99.92% |        1912      0.03%     99.95% |        1873      0.03%     99.97% |        1884      0.03%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7480899                      
system.ruby.L1Cache_Controller.MM.Store  |   114090125     99.98%     99.98% |        1762      0.00%     99.98% |        1770      0.00%     99.98% |        1754      0.00%     99.98% |        1753      0.00%     99.98% |        1748      0.00%     99.98% |        1754      0.00%     99.99% |        1742      0.00%     99.99% |        1761      0.00%     99.99% |        1729      0.00%     99.99% |        1721      0.00%     99.99% |        1752      0.00%     99.99% |        1747      0.00%    100.00% |        1750      0.00%    100.00% |        1747      0.00%    100.00% |        1747      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total    114116362                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |          10     11.24%     11.24% |           6      6.74%     17.98% |           2      2.25%     20.22% |           4      4.49%     24.72% |           6      6.74%     31.46% |           2      2.25%     33.71% |           6      6.74%     40.45% |           6      6.74%     47.19% |           3      3.37%     50.56% |           3      3.37%     53.93% |           4      4.49%     58.43% |           3      3.37%     61.80% |           6      6.74%     68.54% |           6      6.74%     75.28% |           7      7.87%     83.15% |          15     16.85%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total           89                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |           3      0.01%      0.01% |        1592      6.46%      6.48% |        1123      4.56%     11.04% |        1114      4.52%     15.56% |        1605      6.52%     22.08% |        1118      4.54%     26.62% |        1112      4.52%     31.13% |        1581      6.42%     37.55% |        1668      6.77%     44.33% |        2199      8.93%     53.26% |        2175      8.83%     62.09% |        2202      8.94%     71.03% |        1659      6.74%     77.77% |        1644      6.68%     84.44% |        2184      8.87%     93.31% |        1647      6.69%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total        24626                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |          35    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total           35                      
system.ruby.L1Cache_Controller.MM_W.Load |       34818     99.25%     99.25% |           5      0.01%     99.27% |          36      0.10%     99.37% |          35      0.10%     99.47% |           8      0.02%     99.49% |          35      0.10%     99.59% |          35      0.10%     99.69% |          34      0.10%     99.79% |           7      0.02%     99.81% |          14      0.04%     99.85% |           8      0.02%     99.87% |          10      0.03%     99.90% |          11      0.03%     99.93% |           8      0.02%     99.95% |           8      0.02%     99.98% |           8      0.02%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        35080                      
system.ruby.L1Cache_Controller.MM_W.Store |    12603373     99.93%     99.93% |         573      0.00%     99.94% |         585      0.00%     99.94% |         580      0.00%     99.94% |         587      0.00%     99.95% |         579      0.00%     99.95% |         582      0.00%     99.96% |         581      0.00%     99.96% |         580      0.00%     99.97% |         578      0.00%     99.97% |         571      0.00%     99.98% |         579      0.00%     99.98% |         577      0.00%     99.99% |         573      0.00%     99.99% |         574      0.00%    100.00% |         578      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total     12612050                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |    29848724     99.97%     99.97% |         580      0.00%     99.97% |         584      0.00%     99.97% |         583      0.00%     99.98% |         585      0.00%     99.98% |         580      0.00%     99.98% |         585      0.00%     99.98% |         582      0.00%     99.98% |         580      0.00%     99.99% |         580      0.00%     99.99% |         574      0.00%     99.99% |         579      0.00%     99.99% |         579      0.00%     99.99% |         578      0.00%    100.00% |         578      0.00%    100.00% |         580      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total     29857431                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |           7      7.37%      7.37% |          10     10.53%     17.89% |           9      9.47%     27.37% |           4      4.21%     31.58% |           7      7.37%     38.95% |          14     14.74%     53.68% |           4      4.21%     57.89% |           4      4.21%     62.11% |           6      6.32%     68.42% |          13     13.68%     82.11% |           8      8.42%     90.53% |           3      3.16%     93.68% |           0      0.00%     93.68% |           0      0.00%     93.68% |           6      6.32%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total           95                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     14.29%     14.29% |           3     21.43%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           3     21.43%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     21.43%     78.57% |           0      0.00%     78.57% |           3     21.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total           26                      
system.ruby.L1Cache_Controller.M_W.Load  |    31809598    100.00%    100.00% |          94      0.00%    100.00% |         171      0.00%    100.00% |         128      0.00%    100.00% |          92      0.00%    100.00% |          83      0.00%    100.00% |         202      0.00%    100.00% |          58      0.00%    100.00% |          92      0.00%    100.00% |         144      0.00%    100.00% |          82      0.00%    100.00% |         100      0.00%    100.00% |          63      0.00%    100.00% |          73      0.00%    100.00% |          69      0.00%    100.00% |          99      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total     31811148                      
system.ruby.L1Cache_Controller.M_W.Store |    11822783    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total     11822809                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |     4127481     99.99%     99.99% |          30      0.00%     99.99% |          27      0.00%     99.99% |          25      0.00%     99.99% |          18      0.00%     99.99% |          25      0.00%     99.99% |          25      0.00%    100.00% |          17      0.00%    100.00% |          27      0.00%    100.00% |          20      0.00%    100.00% |          14      0.00%    100.00% |          24      0.00%    100.00% |          17      0.00%    100.00% |          21      0.00%    100.00% |          20      0.00%    100.00% |          22      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total      4127813                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |          13      3.77%      3.77% |         104     30.14%     33.91% |          29      8.41%     42.32% |          33      9.57%     51.88% |          41     11.88%     63.77% |          44     12.75%     76.52% |           2      0.58%     77.10% |           1      0.29%     77.39% |          12      3.48%     80.87% |          53     15.36%     96.23% |          11      3.19%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           2      0.58%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total          345                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           0      0.00%      0.00% |          10     12.35%     12.35% |           6      7.41%     19.75% |           8      9.88%     29.63% |           2      2.47%     32.10% |           6      7.41%     39.51% |           7      8.64%     48.15% |           2      2.47%     50.62% |          10     12.35%     62.96% |           8      9.88%     72.84% |           2      2.47%     75.31% |           5      6.17%     81.48% |           3      3.70%     85.19% |           3      3.70%     88.89% |           7      8.64%     97.53% |           2      2.47%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total           81                      
system.ruby.L1Cache_Controller.O.L1_Replacement |           1      4.35%      4.35% |           4     17.39%     21.74% |           2      8.70%     30.43% |           4     17.39%     47.83% |           1      4.35%     52.17% |           3     13.04%     65.22% |           1      4.35%     69.57% |           1      4.35%     73.91% |           1      4.35%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           1      4.35%     91.30% |           0      0.00%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.O.Load    |           0      0.00%      0.00% |       34425      3.67%      3.67% |        2352      0.25%      3.92% |         121      0.01%      3.94% |      299423     31.94%     35.88% |      300013     32.01%     67.89% |         113      0.01%     67.90% |           0      0.00%     67.90% |         199      0.02%     67.92% |      300354     32.04%     99.96% |         362      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total       937362                      
system.ruby.L1Cache_Controller.O.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Store::total            4                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |           1      4.35%      4.35% |           4     17.39%     21.74% |           2      8.70%     30.43% |           4     17.39%     47.83% |           1      4.35%     52.17% |           3     13.04%     65.22% |           1      4.35%     69.57% |           1      4.35%     73.91% |           1      4.35%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           1      4.35%     91.30% |           0      0.00%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total           23                      
system.ruby.L1Cache_Controller.OM.Ack    |        3673     98.63%     98.63% |           0      0.00%     98.63% |           0      0.00%     98.63% |           0      0.00%     98.63% |           2      0.05%     98.68% |           0      0.00%     98.68% |           8      0.21%     98.90% |           0      0.00%     98.90% |          10      0.27%     99.17% |           6      0.16%     99.33% |           2      0.05%     99.38% |           8      0.21%     99.60% |           1      0.03%     99.62% |           1      0.03%     99.65% |          13      0.35%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total         3724                      
system.ruby.L1Cache_Controller.OM.All_acks |    18025941     99.95%     99.95% |         578      0.00%     99.96% |         582      0.00%     99.96% |         581      0.00%     99.96% |         583      0.00%     99.96% |         579      0.00%     99.97% |         582      0.00%     99.97% |         581      0.00%     99.97% |         579      0.00%     99.98% |         578      0.00%     99.98% |         572      0.00%     99.98% |         578      0.00%     99.99% |         576      0.00%     99.99% |         577      0.00%     99.99% |         576      0.00%    100.00% |         579      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total     18034622                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     27.59%     27.59% |           4     13.79%     41.38% |           0      0.00%     41.38% |           6     20.69%     62.07% |           0      0.00%     62.07% |           0      0.00%     62.07% |          11     37.93%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total           29                      
system.ruby.L1Cache_Controller.OM.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.OM.Own_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.Own_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |        1357      8.37%      8.37% |        3912     24.14%     32.51% |        2577     15.90%     48.41% |        1301      8.03%     56.44% |        1141      7.04%     63.48% |         818      5.05%     68.53% |         705      4.35%     72.88% |         602      3.71%     76.60% |         623      3.84%     80.44% |         544      3.36%     83.80% |         522      3.22%     87.02% |         464      2.86%     89.88% |         431      2.66%     92.54% |         405      2.50%     95.04% |         406      2.51%     97.54% |         398      2.46%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total        16206                      
system.ruby.L1Cache_Controller.S.Ifetch  |   117671790     80.98%     80.98% |     1771373      1.22%     82.20% |     1871173      1.29%     83.49% |     1912367      1.32%     84.81% |     1932636      1.33%     86.14% |     1917405      1.32%     87.46% |     1829779      1.26%     88.72% |     1897129      1.31%     90.02% |     1931150      1.33%     91.35% |     1796299      1.24%     92.59% |     1763919      1.21%     93.80% |     1754184      1.21%     95.01% |     1771713      1.22%     96.23% |     1732883      1.19%     97.42% |     1844480      1.27%     98.69% |     1903682      1.31%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    145301962                      
system.ruby.L1Cache_Controller.S.Inv     |           5      0.11%      0.11% |         294      6.56%      6.67% |         307      6.85%     13.52% |         312      6.96%     20.48% |         307      6.85%     27.33% |         308      6.87%     34.20% |         306      6.83%     41.02% |         304      6.78%     47.80% |         311      6.94%     54.74% |         287      6.40%     61.14% |         292      6.51%     67.66% |         290      6.47%     74.12% |         294      6.56%     80.68% |         287      6.40%     87.08% |         298      6.65%     93.73% |         281      6.27%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         4483                      
system.ruby.L1Cache_Controller.S.L1_Replacement |    13571803     93.19%     93.19% |       66100      0.45%     93.65% |       66098      0.45%     94.10% |       66108      0.45%     94.55% |       66106      0.45%     95.01% |       66087      0.45%     95.46% |       66106      0.45%     95.91% |       66112      0.45%     96.37% |       66101      0.45%     96.82% |       66113      0.45%     97.28% |       66101      0.45%     97.73% |       66110      0.45%     98.18% |       66101      0.45%     98.64% |       66103      0.45%     99.09% |       66097      0.45%     99.55% |       66114      0.45%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total     14563360                      
system.ruby.L1Cache_Controller.S.Load    |   133438643     86.63%     86.63% |     1381345      0.90%     87.53% |     1463624      0.95%     88.48% |     1483608      0.96%     89.44% |     1191949      0.77%     90.21% |     1181061      0.77%     90.98% |     1434457      0.93%     91.91% |     1466177      0.95%     92.86% |     1479574      0.96%     93.82% |     1110048      0.72%     94.54% |     1390939      0.90%     95.45% |     1384181      0.90%     96.35% |     1390301      0.90%     97.25% |     1367681      0.89%     98.14% |     1421686      0.92%     99.06% |     1448615      0.94%    100.00%
system.ruby.L1Cache_Controller.S.Load::total    154033889                      
system.ruby.L1Cache_Controller.S.Store   |       41239     99.79%     99.79% |           5      0.01%     99.80% |           7      0.02%     99.82% |           6      0.01%     99.84% |           8      0.02%     99.85% |           6      0.01%     99.87% |           8      0.02%     99.89% |           6      0.01%     99.90% |           4      0.01%     99.91% |           7      0.02%     99.93% |           4      0.01%     99.94% |           5      0.01%     99.95% |           5      0.01%     99.96% |           7      0.02%     99.98% |           3      0.01%     99.99% |           5      0.01%    100.00%
system.ruby.L1Cache_Controller.S.Store::total        41325                      
system.ruby.L1Cache_Controller.SI.Ifetch |           4     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total            7                      
system.ruby.L1Cache_Controller.SI.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SI.Inv::total            1                      
system.ruby.L1Cache_Controller.SI.Load   |        4925     99.94%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total         4928                      
system.ruby.L1Cache_Controller.SI.Store  |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Store::total            3                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |    10671939     99.96%     99.96% |         286      0.00%     99.96% |         279      0.00%     99.97% |         279      0.00%     99.97% |         285      0.00%     99.97% |         273      0.00%     99.97% |         289      0.00%     99.98% |         280      0.00%     99.98% |         282      0.00%     99.98% |         274      0.00%     99.98% |         271      0.00%     99.99% |         279      0.00%     99.99% |         271      0.00%     99.99% |         283      0.00%     99.99% |         286      0.00%    100.00% |         292      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total     10676148                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |     2899864     74.60%     74.60% |       65814      1.69%     76.29% |       65819      1.69%     77.99% |       65829      1.69%     79.68% |       65821      1.69%     81.37% |       65814      1.69%     83.07% |       65817      1.69%     84.76% |       65832      1.69%     86.45% |       65819      1.69%     88.15% |       65839      1.69%     89.84% |       65830      1.69%     91.53% |       65831      1.69%     93.23% |       65830      1.69%     94.92% |       65820      1.69%     96.61% |       65811      1.69%     98.31% |       65821      1.69%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total      3887211                      
system.ruby.L1Cache_Controller.SM.Ack    |         700     89.97%     89.97% |           1      0.13%     90.10% |           0      0.00%     90.10% |           0      0.00%     90.10% |          12      1.54%     91.65% |           0      0.00%     91.65% |          18      2.31%     93.96% |           0      0.00%     93.96% |           0      0.00%     93.96% |           4      0.51%     94.47% |           0      0.00%     94.47% |           0      0.00%     94.47% |           0      0.00%     94.47% |          25      3.21%     97.69% |           0      0.00%     97.69% |          18      2.31%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          778                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |       41239     99.90%     99.90% |           3      0.01%     99.90% |           2      0.00%     99.91% |           2      0.00%     99.91% |           5      0.01%     99.92% |           2      0.00%     99.93% |           4      0.01%     99.94% |           2      0.00%     99.94% |           2      0.00%     99.95% |           3      0.01%     99.96% |           2      0.00%     99.96% |           2      0.00%     99.97% |           2      0.00%     99.97% |           6      0.01%     99.99% |           2      0.00%     99.99% |           4      0.01%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total        41282                      
system.ruby.L1Cache_Controller.SM.Fwd_GETS |           0      0.00%      0.00% |           7     58.33%     58.33% |           3     25.00%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           2      4.65%      4.65% |           5     11.63%     16.28% |           4      9.30%     25.58% |           3      6.98%     32.56% |           4      9.30%     41.86% |           4      9.30%     51.16% |           4      9.30%     60.47% |           2      4.65%     65.12% |           4      9.30%     74.42% |           2      4.65%     79.07% |           3      6.98%     86.05% |           3      6.98%     93.02% |           1      2.33%     95.35% |           1      2.33%     97.67% |           1      2.33%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total           43                      
system.ruby.L1Cache_Controller.Store     |   160576655     99.97%     99.97% |        2916      0.00%     99.97% |        2940      0.00%     99.98% |        2918      0.00%     99.98% |        2926      0.00%     99.98% |        2908      0.00%     99.98% |        2922      0.00%     99.98% |        2906      0.00%     99.99% |        2921      0.00%     99.99% |        2887      0.00%     99.99% |        2867      0.00%     99.99% |        2910      0.00%     99.99% |        2903      0.00%     99.99% |        2901      0.00%    100.00% |        2899      0.00%    100.00% |        2905      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total    160620284                      
system.ruby.L1Cache_Controller.Use_Timeout |    33976205     99.97%     99.97% |         610      0.00%     99.98% |         611      0.00%     99.98% |         608      0.00%     99.98% |         603      0.00%     99.98% |         605      0.00%     99.98% |         610      0.00%     99.98% |         599      0.00%     99.99% |         607      0.00%     99.99% |         600      0.00%     99.99% |         588      0.00%     99.99% |         603      0.00%     99.99% |         596      0.00%     99.99% |         599      0.00%    100.00% |         598      0.00%    100.00% |         602      0.00%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total     33985244                      
system.ruby.L1Cache_Controller.Writeback_Ack |    10671939     99.96%     99.96% |         286      0.00%     99.96% |         279      0.00%     99.97% |         279      0.00%     99.97% |         285      0.00%     99.97% |         273      0.00%     99.97% |         289      0.00%     99.98% |         280      0.00%     99.98% |         282      0.00%     99.98% |         274      0.00%     99.98% |         271      0.00%     99.99% |         279      0.00%     99.99% |         271      0.00%     99.99% |         283      0.00%     99.99% |         286      0.00%    100.00% |         292      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total     10676148                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |    36875584     97.39%     97.39% |       65845      0.17%     97.57% |       65850      0.17%     97.74% |       65858      0.17%     97.91% |       65849      0.17%     98.09% |       65845      0.17%     98.26% |       65849      0.17%     98.43% |       65859      0.17%     98.61% |       65848      0.17%     98.78% |       65862      0.17%     98.96% |       65853      0.17%     99.13% |       65861      0.17%     99.30% |       65856      0.17%     99.48% |       65852      0.17%     99.65% |       65836      0.17%     99.83% |       65857      0.17%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total     37863364                      
system.ruby.L1Cache_Controller.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Nack::total            1                      
system.ruby.L2Cache_Controller.All_Acks  |      198631      6.26%      6.26% |      198254      6.25%     12.50% |      198196      6.24%     18.75% |      198258      6.25%     24.99% |      198332      6.25%     31.24% |      198356      6.25%     37.49% |      198345      6.25%     43.73% |      198401      6.25%     49.98% |      198360      6.25%     56.23% |      198434      6.25%     62.48% |      198429      6.25%     68.73% |      198538      6.25%     74.99% |      198468      6.25%     81.24% |      198544      6.25%     87.49% |      198380      6.25%     93.74% |      198610      6.26%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total      3174536                      
system.ruby.L2Cache_Controller.Data      |      443303      6.25%      6.25% |      442902      6.25%     12.50% |      442683      6.25%     18.75% |      442885      6.25%     25.00% |      443036      6.25%     31.25% |      442997      6.25%     37.50% |      442985      6.25%     43.74% |      442979      6.25%     49.99% |      442925      6.25%     56.24% |      443028      6.25%     62.49% |      443017      6.25%     68.74% |      443248      6.25%     75.00% |      443073      6.25%     81.25% |      443187      6.25%     87.50% |      442895      6.25%     93.75% |      443217      6.25%    100.00%
system.ruby.L2Cache_Controller.Data::total      7088360                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |     2131471      6.27%      6.27% |     2124997      6.25%     12.52% |     2128286      6.26%     18.79% |     2119402      6.24%     25.02% |     2121480      6.24%     31.27% |     2123999      6.25%     37.52% |     2120553      6.24%     43.75% |     2117918      6.23%     49.99% |     2120680      6.24%     56.23% |     2125463      6.25%     62.48% |     2133113      6.28%     68.76% |     2131927      6.27%     75.03% |     2119995      6.24%     81.27% |     2121538      6.24%     87.51% |     2128468      6.26%     93.77% |     2115954      6.23%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total     33985244                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |         156     16.83%     16.83% |           6      0.65%     17.48% |          15      1.62%     19.09% |           3      0.32%     19.42% |           0      0.00%     19.42% |         349     37.65%     57.07% |           0      0.00%     57.07% |           0      0.00%     57.07% |          66      7.12%     64.19% |          21      2.27%     66.45% |           0      0.00%     66.45% |           0      0.00%     66.45% |           0      0.00%     66.45% |           0      0.00%     66.45% |         311     33.55%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          927                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         173    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total          173                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |          40     10.70%     10.70% |          14      3.74%     14.44% |          23      6.15%     20.59% |          14      3.74%     24.33% |          13      3.48%     27.81% |         132     35.29%     63.10% |           1      0.27%     63.37% |          14      3.74%     67.11% |          12      3.21%     70.32% |          16      4.28%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |          82     21.93%     96.52% |          13      3.48%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total          374                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |          17      0.19%      0.19% |          37      0.42%      0.62% |          17      0.19%      0.81% |          13      0.15%      0.96% |          27      0.31%      1.27% |          31      0.35%      1.62% |          72      0.82%      2.44% |          36      0.41%      2.85% |          67      0.76%      3.62% |          24      0.27%      3.89% |        8231     93.94%     97.83% |          30      0.34%     98.17% |          28      0.32%     98.49% |          16      0.18%     98.68% |          96      1.10%     99.77% |          20      0.23%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total         8762                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |          54      6.88%      6.88% |           0      0.00%      6.88% |           5      0.64%      7.52% |           0      0.00%      7.52% |           0      0.00%      7.52% |         113     14.39%     21.91% |           0      0.00%     21.91% |           0      0.00%     21.91% |         155     19.75%     41.66% |           3      0.38%     42.04% |           0      0.00%     42.04% |           0      0.00%     42.04% |           0      0.00%     42.04% |           0      0.00%     42.04% |         455     57.96%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total          785                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |          91      0.14%      0.14% |           0      0.00%      0.14% |           0      0.00%      0.14% |           0      0.00%      0.14% |           0      0.00%      0.14% |          68      0.10%      0.24% |           0      0.00%      0.24% |         236      0.36%      0.60% |           0      0.00%      0.60% |       65497     99.00%     99.60% |           0      0.00%     99.60% |           0      0.00%     99.60% |           0      0.00%     99.60% |         266      0.40%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        66158                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |           8      7.08%      7.08% |           9      7.96%     15.04% |           7      6.19%     21.24% |          10      8.85%     30.09% |           4      3.54%     33.63% |          17     15.04%     48.67% |           8      7.08%     55.75% |           5      4.42%     60.18% |           5      4.42%     64.60% |           3      2.65%     67.26% |           1      0.88%     68.14% |           6      5.31%     73.45% |           2      1.77%     75.22% |           6      5.31%     80.53% |          16     14.16%     94.69% |           6      5.31%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total          113                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |         712      6.20%      6.20% |         531      4.62%     10.82% |         635      5.53%     16.35% |         697      6.07%     22.42% |         782      6.81%     29.23% |         714      6.22%     35.45% |         715      6.23%     41.68% |         819      7.13%     48.81% |         963      8.39%     57.20% |         685      5.97%     63.16% |         723      6.30%     69.46% |         707      6.16%     75.62% |         704      6.13%     81.75% |         586      5.10%     86.85% |         742      6.46%     93.31% |         768      6.69%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total        11483                      
system.ruby.L2Cache_Controller.IFLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          95    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETX::total           95                      
system.ruby.L2Cache_Controller.IFLS.Unblock |        1014      6.25%      6.25% |        1009      6.22%     12.47% |         999      6.16%     18.63% |        1005      6.20%     24.83% |        1026      6.33%     31.16% |        1074      6.62%     37.78% |        1070      6.60%     44.38% |        1040      6.41%     50.79% |        1047      6.46%     57.25% |         967      5.96%     63.21% |         975      6.01%     69.22% |        1009      6.22%     75.44% |         994      6.13%     81.57% |         997      6.15%     87.72% |        1006      6.20%     93.92% |         986      6.08%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total        16218                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           5      5.88%      5.88% |           8      9.41%     15.29% |           4      4.71%     20.00% |           8      9.41%     29.41% |           3      3.53%     32.94% |          11     12.94%     45.88% |           6      7.06%     52.94% |           4      4.71%     57.65% |           2      2.35%     60.00% |           2      2.35%     62.35% |           0      0.00%     62.35% |           5      5.88%     68.24% |           2      2.35%     70.59% |           5      5.88%     76.47% |          15     17.65%     94.12% |           5      5.88%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total           85                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |          15     14.85%     14.85% |           0      0.00%     14.85% |           0      0.00%     14.85% |           0      0.00%     14.85% |           0      0.00%     14.85% |          15     14.85%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |           0      0.00%     29.70% |          71     70.30%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total          101                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total           29                      
system.ruby.L2Cache_Controller.IGM.Data  |      196046      6.26%      6.26% |      195640      6.24%     12.50% |      195590      6.24%     18.74% |      195648      6.24%     24.99% |      195664      6.24%     31.23% |      195769      6.25%     37.48% |      195760      6.25%     43.73% |      195773      6.25%     49.98% |      195795      6.25%     56.23% |      195856      6.25%     62.48% |      195866      6.25%     68.73% |      195935      6.25%     74.98% |      195986      6.26%     81.24% |      195957      6.25%     87.49% |      195929      6.25%     93.74% |      196014      6.26%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total      3133228                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |          12     70.59%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           5     29.41%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total           17                      
system.ruby.L2Cache_Controller.IGMLS.Data |        2585      6.26%      6.26% |        2614      6.33%     12.59% |        2606      6.31%     18.89% |        2610      6.32%     25.21% |        2668      6.46%     31.67% |        2587      6.26%     37.93% |        2585      6.26%     44.19% |        2628      6.36%     50.55% |        2565      6.21%     56.76% |        2578      6.24%     63.00% |        2563      6.20%     69.21% |        2603      6.30%     75.51% |        2482      6.01%     81.52% |        2587      6.26%     87.78% |        2451      5.93%     93.72% |        2596      6.28%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total        41308                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.IGMLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |      198631      6.26%      6.26% |      198254      6.25%     12.50% |      198196      6.24%     18.75% |      198258      6.25%     24.99% |      198332      6.25%     31.24% |      198356      6.25%     37.49% |      198345      6.25%     43.73% |      198401      6.25%     49.98% |      198360      6.25%     56.23% |      198434      6.25%     62.48% |      198429      6.25%     68.73% |      198538      6.25%     74.99% |      198468      6.25%     81.24% |      198544      6.25%     87.49% |      198380      6.25%     93.74% |      198610      6.26%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total      3174536                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |      198631      6.26%      6.26% |      198254      6.25%     12.50% |      198196      6.24%     18.75% |      198258      6.25%     24.99% |      198332      6.25%     31.24% |      198356      6.25%     37.49% |      198345      6.25%     43.73% |      198401      6.25%     49.98% |      198360      6.25%     56.23% |      198434      6.25%     62.48% |      198429      6.25%     68.73% |      198538      6.25%     74.99% |      198468      6.25%     81.24% |      198544      6.25%     87.49% |      198380      6.25%     93.74% |      198610      6.26%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total      3174536                      
system.ruby.L2Cache_Controller.IGMO.L1_GETS |          15     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |          15     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.IGS.Data  |      244672      6.25%      6.25% |      244648      6.25%     12.50% |      244487      6.25%     18.75% |      244627      6.25%     25.00% |      244704      6.25%     31.25% |      244641      6.25%     37.50% |      244640      6.25%     43.75% |      244578      6.25%     50.00% |      244565      6.25%     56.25% |      244594      6.25%     62.50% |      244588      6.25%     68.75% |      244710      6.25%     75.00% |      244605      6.25%     81.25% |      244643      6.25%     87.50% |      244515      6.25%     93.75% |      244607      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total      3913824                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |         212      6.64%      6.64% |         174      5.45%     12.09% |         192      6.01%     18.10% |         184      5.76%     23.86% |         215      6.73%     30.59% |         203      6.36%     36.94% |         198      6.20%     43.14% |         230      7.20%     50.34% |         231      7.23%     57.58% |         182      5.70%     63.27% |         181      5.67%     68.94% |         207      6.48%     75.42% |         197      6.17%     81.59% |         178      5.57%     87.16% |         202      6.32%     93.49% |         208      6.51%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total         3194                      
system.ruby.L2Cache_Controller.IGS.Unblock |      244672      6.25%      6.25% |      244648      6.25%     12.50% |      244487      6.25%     18.75% |      244627      6.25%     25.00% |      244704      6.25%     31.25% |      244641      6.25%     37.50% |      244640      6.25%     43.75% |      244578      6.25%     50.00% |      244565      6.25%     56.25% |      244594      6.25%     62.50% |      244588      6.25%     68.75% |      244710      6.25%     75.00% |      244605      6.25%     81.25% |      244643      6.25%     87.50% |      244515      6.25%     93.75% |      244607      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total      3913824                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |          40     10.70%     10.70% |          14      3.74%     14.44% |          23      6.15%     20.59% |          14      3.74%     24.33% |          13      3.48%     27.81% |         132     35.29%     63.10% |           1      0.27%     63.37% |          14      3.74%     67.11% |          12      3.21%     70.32% |          16      4.28%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |           0      0.00%     74.60% |          82     21.93%     96.52% |          13      3.48%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total          374                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           5      5.88%      5.88% |           8      9.41%     15.29% |           4      4.71%     20.00% |           8      9.41%     29.41% |           3      3.53%     32.94% |          11     12.94%     45.88% |           6      7.06%     52.94% |           4      4.71%     57.65% |           2      2.35%     60.00% |           2      2.35%     62.35% |           0      0.00%     62.35% |           5      5.88%     68.24% |           2      2.35%     70.59% |           5      5.88%     76.47% |          15     17.65%     94.12% |           5      5.88%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total           85                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |           2     12.50%     12.50% |           1      6.25%     18.75% |           3     18.75%     37.50% |           2     12.50%     50.00% |           1      6.25%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           1      6.25%     75.00% |           2     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1      6.25%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           1      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total           16                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |           4      5.88%      5.88% |           3      4.41%     10.29% |           5      7.35%     17.65% |           0      0.00%     17.65% |          10     14.71%     32.35% |          21     30.88%     63.24% |           0      0.00%     63.24% |          10     14.71%     77.94% |           2      2.94%     80.88% |           3      4.41%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |          10     14.71%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total           68                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total            7                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |           2     12.50%     12.50% |           1      6.25%     18.75% |           3     18.75%     37.50% |           2     12.50%     50.00% |           1      6.25%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           1      6.25%     75.00% |           2     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1      6.25%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           1      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total           16                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |           4      5.88%      5.88% |           3      4.41%     10.29% |           5      7.35%     17.65% |           0      0.00%     17.65% |          10     14.71%     32.35% |          21     30.88%     63.24% |           0      0.00%     63.24% |          10     14.71%     77.94% |           2      2.94%     80.88% |           3      4.41%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |           0      0.00%     85.29% |          10     14.71%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total           68                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total            7                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total            7                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total            7                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |        1014      6.25%      6.25% |        1009      6.22%     12.47% |         999      6.16%     18.63% |        1005      6.20%     24.83% |        1026      6.33%     31.16% |        1074      6.62%     37.78% |        1070      6.60%     44.38% |        1040      6.41%     50.79% |        1047      6.46%     57.25% |         967      5.96%     63.21% |         975      6.01%     69.22% |        1009      6.22%     75.44% |         994      6.13%     81.57% |         997      6.15%     87.72% |        1006      6.20%     93.92% |         986      6.08%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total        16218                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |        1885      6.26%      6.26% |        1918      6.37%     12.64% |        1903      6.32%     18.96% |        1939      6.44%     25.41% |        1950      6.48%     31.89% |        1873      6.22%     38.11% |        1873      6.22%     44.33% |        1933      6.42%     50.76% |        1879      6.24%     57.00% |        1851      6.15%     63.15% |        1858      6.17%     69.33% |        1917      6.37%     75.70% |        1780      5.92%     81.61% |        1883      6.26%     87.87% |        1751      5.82%     93.69% |        1899      6.31%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total        30092                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |         289      5.77%      5.77% |         312      6.23%     12.00% |         300      5.99%     17.99% |         306      6.11%     24.10% |         306      6.11%     30.21% |         320      6.39%     36.60% |         316      6.31%     42.91% |         329      6.57%     49.48% |         327      6.53%     56.01% |         353      7.05%     63.06% |         321      6.41%     69.47% |         316      6.31%     75.78% |         300      5.99%     81.77% |         308      6.15%     87.92% |         305      6.09%     94.01% |         300      5.99%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total         5008                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |      242712      6.25%      6.25% |      242635      6.25%     12.50% |      242505      6.25%     18.75% |      242608      6.25%     25.00% |      242657      6.25%     31.25% |      242670      6.25%     37.50% |      242665      6.25%     43.75% |      242543      6.25%     50.00% |      242584      6.25%     56.25% |      242637      6.25%     62.50% |      242622      6.25%     68.75% |      242693      6.25%     75.00% |      242714      6.25%     81.25% |      242678      6.25%     87.50% |      242664      6.25%     93.75% |      242616      6.25%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total      3882203                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ILSW.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.ILSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_PUTS::total            5                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |         289      5.77%      5.77% |         312      6.23%     12.00% |         300      5.99%     17.99% |         306      6.11%     24.10% |         306      6.11%     30.21% |         320      6.39%     36.60% |         316      6.31%     42.91% |         329      6.57%     49.48% |         327      6.53%     56.01% |         353      7.05%     63.06% |         321      6.41%     69.47% |         316      6.31%     75.78% |         300      5.99%     81.77% |         308      6.15%     87.92% |         305      6.09%     94.01% |         300      5.99%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total         5008                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |          23      6.01%      6.01% |          16      4.18%     10.18% |          24      6.27%     16.45% |          23      6.01%     22.45% |          16      4.18%     26.63% |          48     12.53%     39.16% |          19      4.96%     44.13% |          41     10.70%     54.83% |          13      3.39%     58.22% |          19      4.96%     63.19% |          10      2.61%     65.80% |          21      5.48%     71.28% |          23      6.01%     77.28% |          15      3.92%     81.20% |          53     13.84%     95.04% |          19      4.96%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total          383                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           2      0.02%      0.02% |          30      0.35%      0.38% |           0      0.00%      0.38% |           0      0.00%      0.38% |          15      0.18%      0.55% |           0      0.00%      0.55% |          61      0.72%      1.27% |           0      0.00%      1.27% |          59      0.69%      1.97% |           8      0.09%      2.06% |        8222     96.82%     98.88% |          15      0.18%     99.06% |           7      0.08%     99.14% |           7      0.08%     99.22% |          59      0.69%     99.92% |           7      0.08%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total         8492                      
system.ruby.L2Cache_Controller.ILX.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |     2131425      6.27%      6.27% |     2124924      6.25%     12.53% |     2128238      6.26%     18.79% |     2119352      6.24%     25.03% |     2121440      6.24%     31.27% |     2123940      6.25%     37.52% |     2120462      6.24%     43.77% |     2117865      6.23%     50.00% |     2120598      6.24%     56.24% |     2125409      6.26%     62.50% |     2124868      6.25%     68.75% |     2131879      6.27%     75.02% |     2119957      6.24%     81.26% |     2121507      6.24%     87.51% |     2128346      6.26%     93.77% |     2115920      6.23%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total     33976130                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |          60      4.27%      4.27% |          79      5.62%      9.89% |          89      6.33%     16.22% |         113      8.04%     24.25% |          74      5.26%     29.52% |         106      7.54%     37.06% |          86      6.12%     43.17% |          62      4.41%     47.58% |          76      5.41%     52.99% |          97      6.90%     59.89% |          98      6.97%     66.86% |         116      8.25%     75.11% |          82      5.83%     80.94% |          90      6.40%     87.34% |          88      6.26%     93.60% |          90      6.40%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total         1406                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |          26      6.63%      6.63% |          19      4.85%     11.48% |          34      8.67%     20.15% |          24      6.12%     26.28% |          14      3.57%     29.85% |          21      5.36%     35.20% |          25      6.38%     41.58% |          33      8.42%     50.00% |          18      4.59%     54.59% |          16      4.08%     58.67% |          32      8.16%     66.84% |          18      4.59%     71.43% |          29      7.40%     78.83% |          23      5.87%     84.69% |          35      8.93%     93.62% |          25      6.38%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total          392                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |     2131425      6.27%      6.27% |     2124924      6.25%     12.53% |     2128238      6.26%     18.79% |     2119352      6.24%     25.03% |     2121440      6.24%     31.27% |     2123940      6.25%     37.52% |     2120462      6.24%     43.77% |     2117865      6.23%     50.00% |     2120598      6.24%     56.24% |     2125409      6.26%     62.50% |     2124868      6.25%     68.75% |     2131879      6.27%     75.02% |     2119957      6.24%     81.26% |     2121507      6.24%     87.51% |     2128346      6.26%     93.77% |     2115920      6.23%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total     33976130                      
system.ruby.L2Cache_Controller.IW.L1_GETS |           4     15.38%     15.38% |           2      7.69%     23.08% |           0      0.00%     23.08% |           1      3.85%     26.92% |           1      3.85%     30.77% |           3     11.54%     42.31% |           0      0.00%     42.31% |           2      7.69%     50.00% |           4     15.38%     65.38% |           2      7.69%     73.08% |           0      0.00%     73.08% |           2      7.69%     80.77% |           2      7.69%     88.46% |           1      3.85%     92.31% |           1      3.85%     96.15% |           1      3.85%    100.00%
system.ruby.L2Cache_Controller.IW.L1_GETS::total           26                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |      242712      6.25%      6.25% |      242635      6.25%     12.50% |      242505      6.25%     18.75% |      242608      6.25%     25.00% |      242657      6.25%     31.25% |      242670      6.25%     37.50% |      242664      6.25%     43.75% |      242543      6.25%     50.00% |      242584      6.25%     56.25% |      242637      6.25%     62.50% |      242622      6.25%     68.75% |      242693      6.25%     75.00% |      242714      6.25%     81.25% |      242678      6.25%     87.50% |      242664      6.25%     93.75% |      242616      6.25%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total      3882202                      
system.ruby.L2Cache_Controller.L1_GETS   |     1939569      6.34%      6.34% |     1926603      6.30%     12.64% |     1939986      6.34%     18.98% |     1919890      6.28%     25.26% |     1919597      6.28%     31.54% |     1914788      6.26%     37.80% |     1909890      6.24%     44.04% |     1903096      6.22%     50.27% |     1904769      6.23%     56.50% |     1902357      6.22%     62.72% |     1901753      6.22%     68.93% |     1911675      6.25%     75.19% |     1892822      6.19%     81.37% |     1894060      6.19%     87.57% |     1907274      6.24%     93.80% |     1894975      6.20%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total     30583104                      
system.ruby.L2Cache_Controller.L1_GETX   |     1125267      6.22%      6.22% |     1125074      6.22%     12.43% |     1126315      6.22%     18.65% |     1124355      6.21%     24.87% |     1124995      6.21%     31.08% |     1124238      6.21%     37.29% |     1124769      6.21%     43.50% |     1124511      6.21%     49.72% |     1125584      6.22%     55.94% |     1129446      6.24%     62.17% |     1201880      6.64%     68.81% |     1129683      6.24%     75.06% |     1129381      6.24%     81.29% |     1129688      6.24%     87.54% |     1128369      6.23%     93.77% |     1127946      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total     18101501                      
system.ruby.L2Cache_Controller.L1_PUTO   |           2      8.70%      8.70% |           1      4.35%     13.04% |           3     13.04%     26.09% |           2      8.70%     34.78% |           1      4.35%     39.13% |           4     17.39%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           3     13.04%     78.26% |           0      0.00%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           0      0.00%     86.96% |           1      4.35%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total           23                      
system.ruby.L2Cache_Controller.L1_PUTS   |      305773      7.00%      7.00% |      321840      7.36%     14.36% |      343296      7.85%     22.21% |      324387      7.42%     29.63% |      256129      5.86%     35.49% |      203795      4.66%     40.15% |      225163      5.15%     45.30% |      314486      7.19%     52.50% |      339986      7.78%     60.28% |      148354      3.39%     63.67% |      247847      5.67%     69.34% |      206153      4.72%     74.06% |      180751      4.13%     78.19% |      261648      5.99%     84.18% |      256264      5.86%     90.04% |      435435      9.96%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total      4371307                      
system.ruby.L2Cache_Controller.L1_PUTS_only |      623040      6.11%      6.11% |      600720      5.89%     12.01% |      590522      5.79%     17.80% |      596192      5.85%     23.65% |      662599      6.50%     30.15% |      706348      6.93%     37.08% |      684608      6.72%     43.80% |      590831      5.80%     49.60% |      564666      5.54%     55.14% |      753909      7.40%     62.53% |      653035      6.41%     68.94% |      699040      6.86%     75.80% |      717396      7.04%     82.84% |      636530      6.25%     89.08% |      645395      6.33%     95.42% |      467248      4.58%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total     10192079                      
system.ruby.L2Cache_Controller.L1_PUTX   |     2131425      6.27%      6.27% |     2124924      6.25%     12.53% |     2128238      6.26%     18.79% |     2119352      6.24%     25.03% |     2121440      6.24%     31.27% |     2123940      6.25%     37.52% |     2120462      6.24%     43.77% |     2117865      6.23%     50.00% |     2120598      6.24%     56.24% |     2125409      6.26%     62.50% |     2124868      6.25%     68.75% |     2131879      6.27%     75.02% |     2119957      6.24%     81.26% |     2121507      6.24%     87.51% |     2128346      6.26%     93.77% |     2115920      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total     33976130                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |      243001      6.25%      6.25% |      242947      6.25%     12.50% |      242805      6.25%     18.75% |      242914      6.25%     25.00% |      242963      6.25%     31.25% |      242990      6.25%     37.50% |      242980      6.25%     43.75% |      242872      6.25%     50.00% |      242911      6.25%     56.25% |      242990      6.25%     62.50% |      242943      6.25%     68.75% |      243009      6.25%     75.00% |      243014      6.25%     81.25% |      242986      6.25%     87.50% |      242969      6.25%     93.75% |      242916      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total      3887210                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |     2131427      6.27%      6.27% |     2124925      6.25%     12.53% |     2128241      6.26%     18.79% |     2119354      6.24%     25.03% |     2121441      6.24%     31.27% |     2123944      6.25%     37.52% |     2120463      6.24%     43.77% |     2117866      6.23%     50.00% |     2120601      6.24%     56.24% |     2125409      6.26%     62.50% |     2124869      6.25%     68.75% |     2131880      6.27%     75.02% |     2119957      6.24%     81.26% |     2121508      6.24%     87.51% |     2128347      6.26%     93.77% |     2115921      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total     33976153                      
system.ruby.L2Cache_Controller.L2_Replacement |      439904      6.25%      6.25% |      439518      6.25%     12.50% |      439319      6.25%     18.75% |      439498      6.25%     24.99% |      439573      6.25%     31.24% |      439590      6.25%     37.49% |      439632      6.25%     43.74% |      439560      6.25%     49.99% |      439582      6.25%     56.24% |      439692      6.25%     62.49% |      439658      6.25%     68.74% |      439843      6.25%     74.99% |      439783      6.25%     81.24% |      439838      6.25%     87.50% |      439647      6.25%     93.75% |      439831      6.25%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total      7034468                      
system.ruby.L2Cache_Controller.M.L1_GETS |     1006215      6.31%      6.31% |     1000038      6.27%     12.58% |     1001988      6.28%     18.86% |      995058      6.24%     25.10% |      996487      6.25%     31.35% |      999751      6.27%     37.61% |      995867      6.24%     43.86% |      993404      6.23%     50.09% |      995451      6.24%     56.33% |      996017      6.24%     62.57% |      996753      6.25%     68.82% |     1002247      6.28%     75.10% |      990622      6.21%     81.31% |      991864      6.22%     87.53% |     1000570      6.27%     93.81% |      988020      6.19%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total     15950352                      
system.ruby.L2Cache_Controller.M.L1_GETX |      926603      6.24%      6.24% |      926660      6.24%     12.48% |      928081      6.25%     18.73% |      926065      6.24%     24.96% |      926631      6.24%     31.20% |      925850      6.23%     37.44% |      926263      6.24%     43.67% |      926073      6.24%     49.91% |      926800      6.24%     56.15% |      930986      6.27%     62.42% |      929700      6.26%     68.68% |      931107      6.27%     74.95% |      930875      6.27%     81.22% |      931109      6.27%     87.48% |      929407      6.26%     93.74% |      929299      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total     14851509                      
system.ruby.L2Cache_Controller.M.L2_Replacement |      202213      6.26%      6.26% |      201858      6.25%     12.50% |      201764      6.24%     18.74% |      201823      6.24%     24.99% |      201933      6.25%     31.24% |      201978      6.25%     37.49% |      201960      6.25%     43.73% |      201997      6.25%     49.98% |      201944      6.25%     56.23% |      202018      6.25%     62.48% |      202033      6.25%     68.73% |      202133      6.25%     74.99% |      202084      6.25%     81.24% |      202159      6.25%     87.49% |      201998      6.25%     93.74% |      202207      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total      3232102                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |      202213      6.26%      6.26% |      201858      6.25%     12.50% |      201764      6.24%     18.74% |      201823      6.24%     24.99% |      201933      6.25%     31.24% |      201978      6.25%     37.49% |      201960      6.25%     43.73% |      201997      6.25%     49.98% |      201944      6.25%     56.23% |      202018      6.25%     62.48% |      202033      6.25%     68.73% |      202133      6.25%     74.99% |      202084      6.25%     81.24% |      202159      6.25%     87.49% |      201998      6.25%     93.74% |      202207      6.26%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total      3232102                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |      926603      6.24%      6.24% |      926660      6.24%     12.48% |      928081      6.25%     18.73% |      926065      6.24%     24.96% |      926631      6.24%     31.20% |      925850      6.23%     37.44% |      926263      6.24%     43.67% |      926073      6.24%     49.91% |      926800      6.24%     56.15% |      930986      6.27%     62.42% |      929700      6.26%     68.68% |      931107      6.27%     74.95% |      930875      6.27%     81.22% |      931109      6.27%     87.48% |      929407      6.26%     93.74% |      929299      6.26%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total     14851509                      
system.ruby.L2Cache_Controller.NP.L1_GETS |      244672      6.25%      6.25% |      244648      6.25%     12.50% |      244487      6.25%     18.75% |      244627      6.25%     25.00% |      244704      6.25%     31.25% |      244641      6.25%     37.50% |      244640      6.25%     43.75% |      244578      6.25%     50.00% |      244565      6.25%     56.25% |      244594      6.25%     62.50% |      244588      6.25%     68.75% |      244710      6.25%     75.00% |      244605      6.25%     81.25% |      244643      6.25%     87.50% |      244515      6.25%     93.75% |      244607      6.25%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total      3913824                      
system.ruby.L2Cache_Controller.NP.L1_GETX |      195018      6.26%      6.26% |      194653      6.24%     12.50% |      194610      6.24%     18.74% |      194647      6.24%     24.99% |      194648      6.24%     31.23% |      194713      6.25%     37.48% |      194763      6.25%     43.73% |      194742      6.25%     49.98% |      194780      6.25%     56.23% |      194856      6.25%     62.48% |      194845      6.25%     68.73% |      194906      6.25%     74.98% |      194975      6.26%     81.24% |      194955      6.25%     87.49% |      194914      6.25%     93.74% |      195001      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total      3117026                      
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack::total            1                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |           9     12.50%     12.50% |          11     15.28%     27.78% |          13     18.06%     45.83% |          14     19.44%     65.28% |           3      4.17%     69.44% |           5      6.94%     76.39% |           0      0.00%     76.39% |           4      5.56%     81.94% |          10     13.89%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           3      4.17%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total           72                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |           2     13.33%     13.33% |           1      6.67%     20.00% |           2     13.33%     33.33% |           2     13.33%     46.67% |           1      6.67%     53.33% |           2     13.33%     66.67% |           0      0.00%     66.67% |           1      6.67%     73.33% |           2     13.33%     86.67% |           0      0.00%     86.67% |           0      0.00%     86.67% |           1      6.67%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total           15                      
system.ruby.L2Cache_Controller.OLSX.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSX.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |           9     12.50%     12.50% |          11     15.28%     27.78% |          13     18.06%     45.83% |          14     19.44%     65.28% |           3      4.17%     69.44% |           5      6.94%     76.39% |           0      0.00%     76.39% |           4      5.56%     81.94% |          10     13.89%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           3      4.17%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total           72                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |     1006215      6.31%      6.31% |     1000038      6.27%     12.58% |     1001988      6.28%     18.86% |      995058      6.24%     25.10% |      996487      6.25%     31.35% |      999751      6.27%     37.61% |      995867      6.24%     43.86% |      993404      6.23%     50.09% |      995451      6.24%     56.33% |      996017      6.24%     62.57% |      996753      6.25%     68.82% |     1002247      6.28%     75.10% |      990622      6.21%     81.31% |      991864      6.22%     87.53% |     1000570      6.27%     93.81% |      988020      6.19%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total     15950352                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.OXW.Unblock |           2     13.33%     13.33% |           1      6.67%     20.00% |           2     13.33%     33.33% |           2     13.33%     46.67% |           1      6.67%     53.33% |           2     13.33%     66.67% |           0      0.00%     66.67% |           1      6.67%     73.33% |           2     13.33%     86.67% |           0      0.00%     86.67% |           0      0.00%     86.67% |           1      6.67%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total           15                      
system.ruby.L2Cache_Controller.S.L1_GETS |      381000      6.03%      6.03% |      358732      5.68%     11.70% |      348689      5.52%     17.22% |      354218      5.60%     22.83% |      420621      6.66%     29.48% |      464332      7.35%     36.83% |      442598      7.00%     43.83% |      348928      5.52%     49.35% |      322712      5.11%     54.46% |      511934      8.10%     62.56% |      411061      6.50%     69.06% |      456980      7.23%     76.29% |      475330      7.52%     83.81% |      394516      6.24%     90.05% |      403374      6.38%     96.44% |      225292      3.56%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total      6320317                      
system.ruby.L2Cache_Controller.S.L1_GETX |        1028      6.34%      6.34% |         987      6.09%     12.44% |         980      6.05%     18.49% |        1001      6.18%     24.66% |        1016      6.27%     30.93% |        1056      6.52%     37.45% |         997      6.15%     43.61% |        1031      6.36%     49.97% |        1015      6.26%     56.23% |        1000      6.17%     62.41% |        1021      6.30%     68.71% |        1029      6.35%     75.06% |        1011      6.24%     81.30% |        1002      6.18%     87.48% |        1015      6.26%     93.75% |        1013      6.25%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETX::total        16202                      
system.ruby.L2Cache_Controller.S.L2_Replacement |      237479      6.25%      6.25% |      237449      6.25%     12.50% |      237333      6.25%     18.75% |      237456      6.25%     25.00% |      237422      6.25%     31.25% |      237392      6.25%     37.50% |      237462      6.25%     43.75% |      237342      6.25%     50.00% |      237418      6.25%     56.25% |      237433      6.25%     62.50% |      237405      6.25%     68.75% |      237496      6.25%     75.00% |      237498      6.25%     81.25% |      237464      6.25%     87.50% |      237452      6.25%     93.75% |      237419      6.25%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total      3798920                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |      305273      7.00%      7.00% |      321353      7.36%     14.36% |      342833      7.86%     22.22% |      323942      7.42%     29.64% |      255657      5.86%     35.50% |      203261      4.66%     40.16% |      224655      5.15%     45.31% |      313975      7.20%     52.50% |      339471      7.78%     60.28% |      147811      3.39%     63.67% |      247355      5.67%     69.34% |      205674      4.71%     74.05% |      180263      4.13%     78.18% |      261169      5.99%     84.17% |      255798      5.86%     90.03% |      434967      9.97%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total      4363457                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |         700      6.24%      6.24% |         696      6.21%     12.45% |         703      6.27%     18.71% |         671      5.98%     24.70% |         718      6.40%     31.10% |         714      6.37%     37.46% |         712      6.35%     43.81% |         695      6.20%     50.01% |         686      6.12%     56.13% |         727      6.48%     62.61% |         705      6.29%     68.89% |         686      6.12%     75.01% |         702      6.26%     81.27% |         704      6.28%     87.54% |         700      6.24%     93.79% |         697      6.21%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total        11216                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |      305454      7.00%      7.00% |      321514      7.36%     14.36% |      342978      7.86%     22.22% |      324067      7.42%     29.64% |      255810      5.86%     35.50% |      203449      4.66%     40.16% |      224845      5.15%     45.31% |      314142      7.19%     52.50% |      339646      7.78%     60.28% |      147996      3.39%     63.67% |      247526      5.67%     69.34% |      205837      4.71%     74.05% |      180451      4.13%     78.19% |      261338      5.99%     84.17% |      255957      5.86%     90.03% |      435122      9.97%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total      4366132                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |      380326      6.03%      6.03% |      358084      5.67%     11.70% |      348015      5.52%     17.22% |      353582      5.60%     22.82% |      419941      6.66%     29.48% |      463674      7.35%     36.83% |      441942      7.00%     43.83% |      348287      5.52%     49.35% |      322079      5.10%     54.45% |      511272      8.10%     62.56% |      410412      6.50%     69.06% |      456346      7.23%     76.29% |      474682      7.52%     83.82% |      393851      6.24%     90.06% |      402730      6.38%     96.44% |      224631      3.56%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total      6309854                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |         212      6.15%      6.15% |         211      6.12%     12.28% |         221      6.42%     18.69% |         219      6.36%     25.05% |         218      6.33%     31.38% |         220      6.39%     37.76% |         210      6.10%     43.86% |         221      6.42%     50.28% |         220      6.39%     56.66% |         241      7.00%     63.66% |         220      6.39%     70.04% |         214      6.21%     76.26% |         201      5.83%     82.09% |         215      6.24%     88.33% |         197      5.72%     94.05% |         205      5.95%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total         3445                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |         103     61.68%     61.68% |           0      0.00%     61.68% |           0      0.00%     61.68% |           3      1.80%     63.47% |           0      0.00%     63.47% |          23     13.77%     77.25% |          36     21.56%     98.80% |           2      1.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total          167                      
system.ruby.L2Cache_Controller.SLSS.Unblock |      305273      7.00%      7.00% |      321353      7.36%     14.36% |      342833      7.86%     22.22% |      323942      7.42%     29.64% |      255657      5.86%     35.50% |      203261      4.66%     40.16% |      224655      5.15%     45.31% |      313975      7.20%     52.50% |      339471      7.78%     60.28% |      147811      3.39%     63.67% |      247355      5.67%     69.34% |      205674      4.71%     74.05% |      180263      4.13%     78.18% |      261169      5.99%     84.17% |      255798      5.86%     90.03% |      434967      9.97%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total      4363457                      
system.ruby.L2Cache_Controller.SLSW.L1_GETS |           0      0.00%      0.00% |           1      6.67%      6.67% |           1      6.67%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           1      6.67%     26.67% |           1      6.67%     33.33% |           0      0.00%     33.33% |           2     13.33%     46.67% |           0      0.00%     46.67% |           2     13.33%     60.00% |           1      6.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |          17     89.47%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           0      0.00%     89.47% |           1      5.26%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           1      5.26%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total           19                      
system.ruby.L2Cache_Controller.SLSW.Unblock |      305454      7.00%      7.00% |      321514      7.36%     14.36% |      342978      7.86%     22.22% |      324067      7.42%     29.64% |      255810      5.86%     35.50% |      203449      4.66%     40.16% |      224845      5.15%     45.31% |      314142      7.19%     52.50% |      339646      7.78%     60.28% |      147996      3.39%     63.67% |      247526      5.67%     69.34% |      205837      4.71%     74.05% |      180451      4.13%     78.19% |      261338      5.99%     84.17% |      255957      5.86%     90.03% |      435122      9.97%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total      4366132                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.SS.Unblock |      381000      6.03%      6.03% |      358732      5.68%     11.70% |      348689      5.52%     17.22% |      354218      5.60%     22.83% |      420621      6.66%     29.48% |      464332      7.35%     36.83% |      442597      7.00%     43.83% |      348928      5.52%     49.35% |      322712      5.11%     54.46% |      511934      8.10%     62.56% |      411061      6.50%     69.06% |      456980      7.23%     76.29% |      475330      7.52%     83.81% |      394516      6.24%     90.05% |      403374      6.38%     96.44% |      225292      3.56%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total      6320316                      
system.ruby.L2Cache_Controller.SW.L1_GETS |           1      2.94%      2.94% |           0      0.00%      2.94% |           2      5.88%      8.82% |           1      2.94%     11.76% |           1      2.94%     14.71% |           4     11.76%     26.47% |           2      5.88%     32.35% |           0      0.00%     32.35% |           1      2.94%     35.29% |           9     26.47%     61.76% |           6     17.65%     79.41% |           1      2.94%     82.35% |           0      0.00%     82.35% |           1      2.94%     85.29% |           4     11.76%     97.06% |           1      2.94%    100.00%
system.ruby.L2Cache_Controller.SW.L1_GETS::total           34                      
system.ruby.L2Cache_Controller.SW.Unblock |      380326      6.03%      6.03% |      358084      5.67%     11.70% |      348015      5.52%     17.22% |      353582      5.60%     22.82% |      419941      6.66%     29.48% |      463674      7.35%     36.83% |      441942      7.00%     43.83% |      348287      5.52%     49.35% |      322079      5.10%     54.45% |      511272      8.10%     62.56% |      410412      6.50%     69.06% |      456346      7.23%     76.29% |      474682      7.52%     83.82% |      393851      6.24%     90.06% |      402730      6.38%     96.44% |      224631      3.56%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total      6309854                      
system.ruby.L2Cache_Controller.Unblock   |     1617802      6.40%      6.40% |     1605378      6.35%     12.74% |     1628051      6.44%     19.18% |     1601481      6.33%     25.51% |     1597790      6.32%     31.83% |     1580610      6.25%     38.08% |     1579759      6.25%     44.33% |     1570984      6.21%     50.54% |     1569552      6.21%     56.75% |     1564596      6.19%     62.93% |     1561919      6.18%     69.11% |     1570563      6.21%     75.32% |     1556327      6.15%     81.47% |     1556521      6.15%     87.63% |     1563479      6.18%     93.81% |     1565638      6.19%    100.00%
system.ruby.L2Cache_Controller.Unblock::total     25290450                      
system.ruby.L2Cache_Controller.Writeback_Ack |      202213      6.26%      6.26% |      201858      6.25%     12.50% |      201765      6.24%     18.74% |      201823      6.24%     24.99% |      201933      6.25%     31.24% |      201978      6.25%     37.49% |      201960      6.25%     43.73% |      201997      6.25%     49.98% |      201944      6.25%     56.23% |      202018      6.25%     62.48% |      202033      6.25%     68.73% |      202133      6.25%     74.99% |      202084      6.25%     81.24% |      202159      6.25%     87.49% |      201998      6.25%     93.74% |      202207      6.26%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total      3232103                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    436577293                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000243                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000168                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.015573                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |   436471424     99.98%     99.98% |      105857      0.02%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    436577293                      
system.ruby.LD.latency_hist_seqr::bucket_size          512                      
system.ruby.LD.latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.latency_hist_seqr::samples    497701602                      
system.ruby.LD.latency_hist_seqr::mean       9.985975                      
system.ruby.LD.latency_hist_seqr::gmean      1.639256                      
system.ruby.LD.latency_hist_seqr::stdev     47.478006                      
system.ruby.LD.latency_hist_seqr         |   497205348     99.90%     99.90% |      330784      0.07%     99.97% |       75752      0.02%     99.98% |       54482      0.01%     99.99% |       28414      0.01%    100.00% |        5464      0.00%    100.00% |        1350      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     497701602                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.miss_latency_hist_seqr::samples     61124309                      
system.ruby.LD.miss_latency_hist_seqr::mean    74.166118                      
system.ruby.LD.miss_latency_hist_seqr::gmean    55.876572                      
system.ruby.LD.miss_latency_hist_seqr::stdev   116.869990                      
system.ruby.LD.miss_latency_hist_seqr    |    60628055     99.19%     99.19% |      330784      0.54%     99.73% |       75752      0.12%     99.85% |       54482      0.09%     99.94% |       28414      0.05%     99.99% |        5464      0.01%    100.00% |        1350      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     61124309                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       103966                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      103966    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       103966                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       120835                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    85.123127                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     2.425752                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   215.861959                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      104302     86.32%     86.32% |         303      0.25%     86.57% |         371      0.31%     86.88% |        2046      1.69%     88.57% |        6526      5.40%     93.97% |        6056      5.01%     98.98% |        1194      0.99%     99.97% |          19      0.02%     99.99% |           8      0.01%     99.99% |          10      0.01%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       120835                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        16869                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   603.585690                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   571.095720                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   146.139623                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         336      1.99%      1.99% |         303      1.80%      3.79% |         371      2.20%      5.99% |        2046     12.13%     18.12% |        6526     38.69%     56.80% |        6056     35.90%     92.70% |        1194      7.08%     99.78% |          19      0.11%     99.89% |           8      0.05%     99.94% |          10      0.06%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        16869                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       120835                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      120835    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       120835                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       120835                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      120835    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       120835                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        10408                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.002306                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.001600                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.047967                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       10384     99.77%     99.77% |          24      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        10408                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples        13680                      
system.ruby.RMW_Read.latency_hist_seqr::mean    19.051827                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     2.684591                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    49.883338                      
system.ruby.RMW_Read.latency_hist_seqr   |       13222     96.65%     96.65% |         346      2.53%     99.18% |          88      0.64%     99.82% |          10      0.07%     99.90% |           4      0.03%     99.93% |           2      0.01%     99.94% |           2      0.01%     99.96% |           4      0.03%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        13680                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         3272                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    76.466076                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    61.787511                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    77.923016                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        2814     86.00%     86.00% |         346     10.57%     96.58% |          88      2.69%     99.27% |          10      0.31%     99.57% |           4      0.12%     99.69% |           2      0.06%     99.76% |           2      0.06%     99.82% |           4      0.12%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         3272                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    284934911                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000038                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000026                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.006199                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |   284924081    100.00%    100.00% |       10790      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    284934911                      
system.ruby.ST.latency_hist_seqr::bucket_size          512                      
system.ruby.ST.latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.latency_hist_seqr::samples    320983977                      
system.ruby.ST.latency_hist_seqr::mean       9.467275                      
system.ruby.ST.latency_hist_seqr::gmean      1.584782                      
system.ruby.ST.latency_hist_seqr::stdev     35.483313                      
system.ruby.ST.latency_hist_seqr         |   320854435     99.96%     99.96% |      116448      0.04%    100.00% |       11406      0.00%    100.00% |        1362      0.00%    100.00% |         260      0.00%    100.00% |          58      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     320983977                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.miss_latency_hist_seqr::samples     36049066                      
system.ruby.ST.miss_latency_hist_seqr::mean    76.393045                      
system.ruby.ST.miss_latency_hist_seqr::gmean    60.319212                      
system.ruby.ST.miss_latency_hist_seqr::stdev    78.518102                      
system.ruby.ST.miss_latency_hist_seqr    |    35919524     99.64%     99.64% |      116448      0.32%     99.96% |       11406      0.03%    100.00% |        1362      0.00%    100.00% |         260      0.00%    100.00% |          58      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     36049066                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.004943                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5166.401110                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009660                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   758.309797                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006224                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.002585                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3251.197480                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1012350403                      
system.ruby.hit_latency_hist_seqr::mean      1.000115                      
system.ruby.hit_latency_hist_seqr::gmean     1.000080                      
system.ruby.hit_latency_hist_seqr::stdev     0.010745                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |  1012233670     99.99%     99.99% |      116681      0.01%    100.00% |          52      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1012350403                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    386862462                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    339274638                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses     47587824                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    117673059                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    117671790                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1269                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles       1571879                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.184094                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.306382                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.066611                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   458.171675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     6.371140                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  2623.164850                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.021314                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.773717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.034703                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  6492.348108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load     87812392                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store        48460                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load        19495                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           40                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.006575                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1488852                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1421586                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        67266                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      1771471                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      1771373                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           98                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001189                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   306.774708                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   307.314454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     5.460958                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3371.178234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   306.774791                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  4096.137742                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load      1050686                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   306.774623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1462771                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1395526                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        67245                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      1764014                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      1763919                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001177                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   306.768953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   552.908209                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs    27.303270                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3968.793547                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   306.769217                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  4328.201204                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load      1050604                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   306.768907                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1455843                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1388577                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        67266                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      1754283                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      1754184                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001171                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   306.768420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   307.309173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs    12.741569                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  3148.566497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   306.768684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5685.566314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load      1050747                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   306.768376                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1461865                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1394604                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        67261                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      1771809                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      1771713                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001179                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   306.767826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   552.874882                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs    20.023509                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  3065.242161                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   306.767887                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  4584.164029                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load      1050699                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   306.767784                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1439281                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1372032                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        67249                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      1732975                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      1732883                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001157                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   306.767151                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   306.943339                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     9.101588                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  3339.354129                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   306.767182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  4209.466059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load      1050641                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load           12                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   306.767107                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses      1493244                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits      1425989                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        67255                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses      1844575                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits      1844480                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001217                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   306.766600                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   552.905579                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs    18.202552                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3785.164401                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   306.767044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  4986.955768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load      1050662                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load            4                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   306.766555                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses      1520216                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits      1452957                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        67259                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses      1903777                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits      1903682                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001249                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   306.766095                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   306.957133                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs    13.652160                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  3651.834257                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   306.766089                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  6294.833970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load      1050677                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load           10                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   306.766048                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1537803                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1470521                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        67282                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      1871274                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      1871173                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001243                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   306.773978                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   306.966336                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs    23.436797                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3762.523802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   306.774148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4101.000930                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load      1050906                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load           16                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   306.773936                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1555481                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1488204                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        67277                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      1912468                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      1912367                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001265                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   306.773330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   306.963129                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs    20.023516                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3635.934802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   306.773432                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4479.472972                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load      1050847                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load           14                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   306.773288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1562992                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1495714                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        67278                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      1932737                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      1932636                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001275                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   306.772744                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   306.946887                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs    13.652192                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3575.881991                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   306.772776                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4474.392735                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load      1049924                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load            7                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   306.772703                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1552733                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1485467                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        67266                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      1917503                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      1917405                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           98                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001266                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   306.772158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   552.908787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs    20.535956                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3702.974591                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   306.772330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  6456.464904                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load      1050618                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store            5                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   306.772083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1506451                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1439170                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        67281                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      1829878                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      1829779                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001217                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   306.771539                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   552.912077                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     8.475639                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4083.093434                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   306.771715                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  6068.404256                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load      1050882                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load           22                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   306.771458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      1537759                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits      1470485                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        67274                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      1897229                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      1897129                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001253                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   306.770941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   306.946072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs    20.706320                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3447.429309                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   306.771199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  4319.748647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load      1050700                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store            5                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   306.770889                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1551470                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1484202                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        67268                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      1931251                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      1931150                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001270                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   306.771946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   306.943865                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs    16.382856                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3235.304148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   306.770337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  6233.433557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load      1050637                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load            4                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   306.770150                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1482003                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1414741                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        67262                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      1796393                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      1796299                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001196                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   306.769567                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   552.908857                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs    20.022624                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  3903.473112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   306.769682                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  6295.155514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      1050705                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   306.769521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   333.788961                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.003129                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7388.099707                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls         1375                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses      3063478                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits      2619091                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       444387                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles           248                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.020547                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  4493.342209                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001603                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  2066.731928                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   306.820012                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.003107                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  8045.826483                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls          915                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses      3050762                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits      2606783                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       443979                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles           142                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.020452                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  4502.305945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.001596                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  2719.041460                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.004705                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9355.070451                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls        66540                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses      3037093                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits      2584869                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       452224                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles        15542                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.020287                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  4499.681546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.001583                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  4043.309967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.008311                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.003104                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time  8711.004912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls         1052                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses      3040306                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits      2596008                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       444298                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles          159                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.020369                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  4497.495052                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001586                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3379.602039                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   333.004131                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.003083                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  8057.764377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls         1014                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses      3021189                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits      2577090                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       444099                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles          170                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.020225                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  4490.063676                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  2716.733138                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   333.039114                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.003083                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  8708.955629                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls          880                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses      3022869                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits      2578658                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       444211                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles          136                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.020236                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  4491.464644                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.001577                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3379.860465                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   333.004170                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.003126                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  9350.649763                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         2386                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses      3033259                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits      2589149                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       444110                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles          484                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.020317                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  4494.196806                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.001582                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  4042.336844                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.007427                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.003090                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  9334.781798                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         1096                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses      3021825                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits      2577578                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       444247                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles          189                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.020229                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  4487.296048                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  4041.986390                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   333.000315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.003120                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8681.176318                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls          977                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses      3065324                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits      2621591                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       443733                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles           154                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.020564                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  4498.028741                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.001605                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3382.218308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.003843                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.003100                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8684.945445                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls         1027                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      3043218                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits      2599283                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       443935                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           171                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.020394                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time  4487.937459                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.001592                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  3381.365089                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.003842                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.003101                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8042.752618                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls         1087                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses      3043505                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits      2599396                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       444109                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles           185                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.020395                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  4509.526648                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.001592                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  2719.541659                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   306.864181                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.003105                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8709.522931                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls         1570                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses      3037456                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits      2593194                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       444262                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles           279                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.020347                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  4494.932438                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.001587                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3381.876410                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.090456                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.003094                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  8694.124804                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls         1136                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses      3033525                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits      2589383                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       444142                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           182                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.020318                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  4482.617695                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.001585                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3382.361179                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.001614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.003094                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  8062.964133                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls         1150                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses      3026458                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits      2582380                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       444078                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles           199                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.020265                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  4495.104662                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.001581                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  2718.803518                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.001994                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.003112                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8712.437517                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls         1862                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses      3028492                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits      2584434                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       444058                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles           353                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.020280                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  4496.616374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.001581                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3379.691122                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   333.276043                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.003093                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9340.864335                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls         1017                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses      3030788                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits      2586748                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       444040                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles           158                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.020299                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  4485.658113                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.001581                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  4042.052429                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          512                      
system.ruby.latency_hist_seqr::max_bucket         5119                      
system.ruby.latency_hist_seqr::samples     1109549093                      
system.ruby.latency_hist_seqr::mean          7.490304                      
system.ruby.latency_hist_seqr::gmean         1.426227                      
system.ruby.latency_hist_seqr::stdev        37.366274                      
system.ruby.latency_hist_seqr            |  1108909404     99.94%     99.94% |      461101      0.04%     99.98% |       87182      0.01%     99.99% |       55844      0.01%    100.00% |       28674      0.00%    100.00% |        5522      0.00%    100.00% |        1358      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1109549093                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.miss_latency_hist_seqr::samples     97198690                      
system.ruby.miss_latency_hist_seqr::mean    75.087358                      
system.ruby.miss_latency_hist_seqr::gmean    57.509749                      
system.ruby.miss_latency_hist_seqr::stdev   104.548339                      
system.ruby.miss_latency_hist_seqr       |    96559001     99.34%     99.34% |      461101      0.47%     99.82% |       87182      0.09%     99.91% |       55844      0.06%     99.96% |       28674      0.03%     99.99% |        5522      0.01%    100.00% |        1358      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     97198690                      
system.ruby.network.average_flit_latency    17.243812                      
system.ruby.network.average_flit_network_latency    10.592495                      
system.ruby.network.average_flit_queueing_latency     6.651317                      
system.ruby.network.average_flit_vnet_latency |   13.459592                       |   12.871981                       |    8.369166                      
system.ruby.network.average_flit_vqueue_latency |    1.182951                       |           1                       |   10.978885                      
system.ruby.network.average_hops             1.888362                      
system.ruby.network.average_packet_latency    13.884557                      
system.ruby.network.average_packet_network_latency    10.229064                      
system.ruby.network.average_packet_queueing_latency     3.655493                      
system.ruby.network.average_packet_vnet_latency |   12.447941                       |   11.542312                       |    8.403107                      
system.ruby.network.average_packet_vqueue_latency |    1.382156                       |           1                       |    5.628398                      
system.ruby.network.avg_link_utilization     2.012697                      
system.ruby.network.avg_vc_load          |    0.548505     27.25%     27.25% |    0.155434      7.72%     34.97% |    0.057021      2.83%     37.81% |    0.052478      2.61%     40.42% |    0.059096      2.94%     43.35% |    0.006003      0.30%     43.65% |    0.004912      0.24%     43.89% |    0.004844      0.24%     44.13% |    0.883615     43.90%     88.04% |    0.095889      4.76%     92.80% |    0.072493      3.60%     96.40% |    0.072406      3.60%    100.00%
system.ruby.network.avg_vc_load::total       2.012697                      
system.ruby.network.ext_in_link_utilization   1419101369                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization   1419101368                      
system.ruby.network.flit_network_latency |  3855984031                       |   340862637                       |  3319113169                      
system.ruby.network.flit_queueing_latency |   338898937                       |    26480978                       |  4354097076                      
system.ruby.network.flits_injected       |   286485959     40.38%     40.38% |    26480978      3.73%     44.11% |   396588284     55.89%    100.00%
system.ruby.network.flits_injected::total    709555221                      
system.ruby.network.flits_received       |   286485954     40.38%     40.38% |    26480978      3.73%     44.11% |   396588284     55.89%    100.00%
system.ruby.network.flits_received::total    709555216                      
system.ruby.network.int_link_utilization   2679777310                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links48.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links48.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links49.credit_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links49.network_link.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |  1680876626                       |   156427942                       |  1460768179                      
system.ruby.network.packet_queueing_latency |   186635917                       |    13552566                       |   978421964                      
system.ruby.network.packets_injected     |   135032503     41.88%     41.88% |    13552566      4.20%     46.08% |   173836676     53.92%    100.00%
system.ruby.network.packets_injected::total    322421745                      
system.ruby.network.packets_received     |   135032502     41.88%     41.88% |    13552566      4.20%     46.08% |   173836676     53.92%    100.00%
system.ruby.network.packets_received::total    322421744                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads   1406354050                      
system.ruby.network.routers00.buffer_writes   1406354050                      
system.ruby.network.routers00.crossbar_activity    703181557                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity    709507667                      
system.ruby.network.routers00.sw_output_arbiter_activity    703181557                      
system.ruby.network.routers01.buffer_reads    224880308                      
system.ruby.network.routers01.buffer_writes    224880308                      
system.ruby.network.routers01.crossbar_activity    112440924                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity    112613054                      
system.ruby.network.routers01.sw_output_arbiter_activity    112440924                      
system.ruby.network.routers02.buffer_reads     91531255                      
system.ruby.network.routers02.buffer_writes     91531255                      
system.ruby.network.routers02.crossbar_activity     45765968                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity     45782489                      
system.ruby.network.routers02.sw_output_arbiter_activity     45765968                      
system.ruby.network.routers03.buffer_reads     91006391                      
system.ruby.network.routers03.buffer_writes     91006391                      
system.ruby.network.routers03.crossbar_activity     45503458                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity     45522523                      
system.ruby.network.routers03.sw_output_arbiter_activity     45503458                      
system.ruby.network.routers04.buffer_reads    179800276                      
system.ruby.network.routers04.buffer_writes    179800276                      
system.ruby.network.routers04.crossbar_activity     89900667                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity     90027425                      
system.ruby.network.routers04.sw_output_arbiter_activity     89900667                      
system.ruby.network.routers05.buffer_reads     90923121                      
system.ruby.network.routers05.buffer_writes     90923121                      
system.ruby.network.routers05.crossbar_activity     45461842                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity     45479930                      
system.ruby.network.routers05.sw_output_arbiter_activity     45461842                      
system.ruby.network.routers06.buffer_reads     90812386                      
system.ruby.network.routers06.buffer_writes     90812386                      
system.ruby.network.routers06.crossbar_activity     45406478                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity     45424209                      
system.ruby.network.routers06.sw_output_arbiter_activity     45406478                      
system.ruby.network.routers07.buffer_reads    223601978                      
system.ruby.network.routers07.buffer_writes    223601978                      
system.ruby.network.routers07.crossbar_activity    111801654                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity    111974680                      
system.ruby.network.routers07.sw_output_arbiter_activity    111801654                      
system.ruby.network.routers08.buffer_reads    179160747                      
system.ruby.network.routers08.buffer_writes    179160747                      
system.ruby.network.routers08.crossbar_activity     89580937                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity     89693321                      
system.ruby.network.routers08.sw_output_arbiter_activity     89580937                      
system.ruby.network.routers09.buffer_reads     90804839                      
system.ruby.network.routers09.buffer_writes     90804839                      
system.ruby.network.routers09.crossbar_activity     45402710                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity     45417241                      
system.ruby.network.routers09.sw_output_arbiter_activity     45402710                      
system.ruby.network.routers10.buffer_reads     90816229                      
system.ruby.network.routers10.buffer_writes     90816229                      
system.ruby.network.routers10.crossbar_activity     45408412                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity     45426905                      
system.ruby.network.routers10.sw_output_arbiter_activity     45408412                      
system.ruby.network.routers11.buffer_reads    223773378                      
system.ruby.network.routers11.buffer_writes    223773378                      
system.ruby.network.routers11.crossbar_activity    111887432                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity    112051806                      
system.ruby.network.routers11.sw_output_arbiter_activity    111887432                      
system.ruby.network.routers12.buffer_reads    710420256                      
system.ruby.network.routers12.buffer_writes    710420256                      
system.ruby.network.routers12.crossbar_activity    355212387                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity    356998593                      
system.ruby.network.routers12.sw_output_arbiter_activity    355212387                      
system.ruby.network.routers13.buffer_reads    223574652                      
system.ruby.network.routers13.buffer_writes    223574652                      
system.ruby.network.routers13.crossbar_activity    111788004                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity    111972456                      
system.ruby.network.routers13.sw_output_arbiter_activity    111788004                      
system.ruby.network.routers14.buffer_reads     90872032                      
system.ruby.network.routers14.buffer_writes     90872032                      
system.ruby.network.routers14.crossbar_activity     45436282                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity     45453394                      
system.ruby.network.routers14.sw_output_arbiter_activity     45436282                      
system.ruby.network.routers15.buffer_reads     90546780                      
system.ruby.network.routers15.buffer_writes     90546780                      
system.ruby.network.routers15.crossbar_activity     45273654                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity     45288616                      
system.ruby.network.routers15.sw_output_arbiter_activity     45273654                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples   1109549095                      
system.ruby.outstanding_req_hist_seqr::mean     1.638050                      
system.ruby.outstanding_req_hist_seqr::gmean     1.494834                      
system.ruby.outstanding_req_hist_seqr::stdev     0.730035                      
system.ruby.outstanding_req_hist_seqr    |   549045217     49.48%     49.48% |   544213311     49.05%     98.53% |    16123483      1.45%     99.98% |      148454      0.01%    100.00% |       12264      0.00%    100.00% |        3778      0.00%    100.00% |        1596      0.00%    100.00% |         750      0.00%    100.00% |         242      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1109549095                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 1727423785395                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
