Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 11 04:35:49 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     242         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (618)
5. checking no_input_delay (7)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (249)
--------------------------
 There are 242 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: time_hr1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: time_hr1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: time_hr1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: time_hr1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: time_hr2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: time_hr2_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (618)
--------------------------------------------------
 There are 618 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  652          inf        0.000                      0                  652           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           652 Endpoints
Min Delay           652 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            time_hr1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.363ns  (logic 3.116ns (19.043%)  route 13.247ns (80.957%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=1 LUT5=6 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  mode_IBUF_inst/O
                         net (fo=90, routed)          6.465     7.979    mode_IBUF
    SLICE_X46Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  time_sec1[3]_i_2/O
                         net (fo=7, routed)           1.091     9.193    time_sec1[3]_i_2_n_0
    SLICE_X61Y165        LUT5 (Prop_lut5_I0_O)        0.150     9.343 r  time_sec2[2]_i_2/O
                         net (fo=5, routed)           0.461     9.805    time_sec2[2]_i_2_n_0
    SLICE_X59Y164        LUT5 (Prop_lut5_I1_O)        0.332    10.137 r  time_min1[3]_i_2/O
                         net (fo=5, routed)           0.826    10.963    time_min1[3]_i_2_n_0
    SLICE_X59Y163        LUT5 (Prop_lut5_I2_O)        0.124    11.087 r  time_min2[2]_i_2/O
                         net (fo=4, routed)           0.599    11.686    time_min2[2]_i_2_n_0
    SLICE_X61Y163        LUT5 (Prop_lut5_I1_O)        0.124    11.810 r  time_hr1[0]_i_3/O
                         net (fo=7, routed)           1.006    12.816    time_hr1[0]_i_3_n_0
    SLICE_X62Y161        LUT5 (Prop_lut5_I4_O)        0.150    12.966 r  time_hr1[3]_i_4/O
                         net (fo=4, routed)           0.816    13.782    time_hr1[3]_i_4_n_0
    SLICE_X63Y162        LUT5 (Prop_lut5_I0_O)        0.328    14.110 r  time_hr1[3]_i_3/O
                         net (fo=4, routed)           1.019    15.129    time_hr1[3]_i_3_n_0
    SLICE_X62Y163        LUT6 (Prop_lut6_I5_O)        0.124    15.253 r  time_hr1[3]_i_2/O
                         net (fo=5, routed)           0.964    16.217    time_hr1[3]_i_2_n_0
    SLICE_X62Y162        LUT2 (Prop_lut2_I0_O)        0.146    16.363 r  time_hr1[2]_i_1/O
                         net (fo=1, routed)           0.000    16.363    time_hr1[2]
    SLICE_X62Y162        FDCE                                         r  time_hr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            time_hr1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.341ns  (logic 3.094ns (18.934%)  route 13.247ns (81.066%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=1 LUT5=6 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  mode_IBUF_inst/O
                         net (fo=90, routed)          6.465     7.979    mode_IBUF
    SLICE_X46Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  time_sec1[3]_i_2/O
                         net (fo=7, routed)           1.091     9.193    time_sec1[3]_i_2_n_0
    SLICE_X61Y165        LUT5 (Prop_lut5_I0_O)        0.150     9.343 r  time_sec2[2]_i_2/O
                         net (fo=5, routed)           0.461     9.805    time_sec2[2]_i_2_n_0
    SLICE_X59Y164        LUT5 (Prop_lut5_I1_O)        0.332    10.137 r  time_min1[3]_i_2/O
                         net (fo=5, routed)           0.826    10.963    time_min1[3]_i_2_n_0
    SLICE_X59Y163        LUT5 (Prop_lut5_I2_O)        0.124    11.087 r  time_min2[2]_i_2/O
                         net (fo=4, routed)           0.599    11.686    time_min2[2]_i_2_n_0
    SLICE_X61Y163        LUT5 (Prop_lut5_I1_O)        0.124    11.810 r  time_hr1[0]_i_3/O
                         net (fo=7, routed)           1.006    12.816    time_hr1[0]_i_3_n_0
    SLICE_X62Y161        LUT5 (Prop_lut5_I4_O)        0.150    12.966 r  time_hr1[3]_i_4/O
                         net (fo=4, routed)           0.816    13.782    time_hr1[3]_i_4_n_0
    SLICE_X63Y162        LUT5 (Prop_lut5_I0_O)        0.328    14.110 r  time_hr1[3]_i_3/O
                         net (fo=4, routed)           1.019    15.129    time_hr1[3]_i_3_n_0
    SLICE_X62Y163        LUT6 (Prop_lut6_I5_O)        0.124    15.253 r  time_hr1[3]_i_2/O
                         net (fo=5, routed)           0.964    16.217    time_hr1[3]_i_2_n_0
    SLICE_X62Y162        LUT2 (Prop_lut2_I0_O)        0.124    16.341 r  time_hr1[1]_i_1/O
                         net (fo=1, routed)           0.000    16.341    time_hr1[1]
    SLICE_X62Y162        FDCE                                         r  time_hr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            night_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.215ns  (logic 3.122ns (19.255%)  route 13.092ns (80.745%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=6 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  mode_IBUF_inst/O
                         net (fo=90, routed)          6.465     7.979    mode_IBUF
    SLICE_X46Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  time_sec1[3]_i_2/O
                         net (fo=7, routed)           1.091     9.193    time_sec1[3]_i_2_n_0
    SLICE_X61Y165        LUT5 (Prop_lut5_I0_O)        0.150     9.343 r  time_sec2[2]_i_2/O
                         net (fo=5, routed)           0.461     9.805    time_sec2[2]_i_2_n_0
    SLICE_X59Y164        LUT5 (Prop_lut5_I1_O)        0.332    10.137 r  time_min1[3]_i_2/O
                         net (fo=5, routed)           0.826    10.963    time_min1[3]_i_2_n_0
    SLICE_X59Y163        LUT5 (Prop_lut5_I2_O)        0.124    11.087 r  time_min2[2]_i_2/O
                         net (fo=4, routed)           0.599    11.686    time_min2[2]_i_2_n_0
    SLICE_X61Y163        LUT5 (Prop_lut5_I1_O)        0.124    11.810 r  time_hr1[0]_i_3/O
                         net (fo=7, routed)           1.006    12.816    time_hr1[0]_i_3_n_0
    SLICE_X62Y161        LUT5 (Prop_lut5_I4_O)        0.150    12.966 r  time_hr1[3]_i_4/O
                         net (fo=4, routed)           0.816    13.782    time_hr1[3]_i_4_n_0
    SLICE_X63Y162        LUT5 (Prop_lut5_I0_O)        0.328    14.110 r  time_hr1[3]_i_3/O
                         net (fo=4, routed)           1.005    15.115    time_hr1[3]_i_3_n_0
    SLICE_X62Y163        LUT6 (Prop_lut6_I5_O)        0.124    15.239 r  night[1][4]_i_2/O
                         net (fo=1, routed)           0.823    16.063    p_4_out
    SLICE_X64Y163        LUT3 (Prop_lut3_I0_O)        0.152    16.215 r  night[1][4]_i_1/O
                         net (fo=1, routed)           0.000    16.215    night[1][4]_i_1_n_0
    SLICE_X64Y163        FDRE                                         r  night_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            time_hr1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.209ns  (logic 3.094ns (19.088%)  route 13.115ns (80.912%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=1 LUT5=6 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  mode_IBUF_inst/O
                         net (fo=90, routed)          6.465     7.979    mode_IBUF
    SLICE_X46Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  time_sec1[3]_i_2/O
                         net (fo=7, routed)           1.091     9.193    time_sec1[3]_i_2_n_0
    SLICE_X61Y165        LUT5 (Prop_lut5_I0_O)        0.150     9.343 r  time_sec2[2]_i_2/O
                         net (fo=5, routed)           0.461     9.805    time_sec2[2]_i_2_n_0
    SLICE_X59Y164        LUT5 (Prop_lut5_I1_O)        0.332    10.137 r  time_min1[3]_i_2/O
                         net (fo=5, routed)           0.826    10.963    time_min1[3]_i_2_n_0
    SLICE_X59Y163        LUT5 (Prop_lut5_I2_O)        0.124    11.087 r  time_min2[2]_i_2/O
                         net (fo=4, routed)           0.599    11.686    time_min2[2]_i_2_n_0
    SLICE_X61Y163        LUT5 (Prop_lut5_I1_O)        0.124    11.810 r  time_hr1[0]_i_3/O
                         net (fo=7, routed)           1.006    12.816    time_hr1[0]_i_3_n_0
    SLICE_X62Y161        LUT5 (Prop_lut5_I4_O)        0.150    12.966 r  time_hr1[3]_i_4/O
                         net (fo=4, routed)           0.816    13.782    time_hr1[3]_i_4_n_0
    SLICE_X63Y162        LUT5 (Prop_lut5_I0_O)        0.328    14.110 r  time_hr1[3]_i_3/O
                         net (fo=4, routed)           1.019    15.129    time_hr1[3]_i_3_n_0
    SLICE_X62Y163        LUT6 (Prop_lut6_I5_O)        0.124    15.253 r  time_hr1[3]_i_2/O
                         net (fo=5, routed)           0.832    16.085    time_hr1[3]_i_2_n_0
    SLICE_X62Y162        LUT2 (Prop_lut2_I0_O)        0.124    16.209 r  time_hr1[3]_i_1/O
                         net (fo=1, routed)           0.000    16.209    time_hr1[3]
    SLICE_X62Y162        FDCE                                         r  time_hr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            time_hr2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.096ns  (logic 3.120ns (19.385%)  route 12.975ns (80.615%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=6 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  mode_IBUF_inst/O
                         net (fo=90, routed)          6.465     7.979    mode_IBUF
    SLICE_X46Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  time_sec1[3]_i_2/O
                         net (fo=7, routed)           1.091     9.193    time_sec1[3]_i_2_n_0
    SLICE_X61Y165        LUT5 (Prop_lut5_I0_O)        0.150     9.343 r  time_sec2[2]_i_2/O
                         net (fo=5, routed)           0.461     9.805    time_sec2[2]_i_2_n_0
    SLICE_X59Y164        LUT5 (Prop_lut5_I1_O)        0.332    10.137 r  time_min1[3]_i_2/O
                         net (fo=5, routed)           0.826    10.963    time_min1[3]_i_2_n_0
    SLICE_X59Y163        LUT5 (Prop_lut5_I2_O)        0.124    11.087 r  time_min2[2]_i_2/O
                         net (fo=4, routed)           0.599    11.686    time_min2[2]_i_2_n_0
    SLICE_X61Y163        LUT5 (Prop_lut5_I1_O)        0.124    11.810 r  time_hr1[0]_i_3/O
                         net (fo=7, routed)           1.006    12.816    time_hr1[0]_i_3_n_0
    SLICE_X62Y161        LUT5 (Prop_lut5_I4_O)        0.150    12.966 r  time_hr1[3]_i_4/O
                         net (fo=4, routed)           0.816    13.782    time_hr1[3]_i_4_n_0
    SLICE_X63Y162        LUT5 (Prop_lut5_I0_O)        0.328    14.110 r  time_hr1[3]_i_3/O
                         net (fo=4, routed)           1.019    15.129    time_hr1[3]_i_3_n_0
    SLICE_X62Y163        LUT6 (Prop_lut6_I5_O)        0.124    15.253 r  time_hr1[3]_i_2/O
                         net (fo=5, routed)           0.692    15.946    time_hr1[3]_i_2_n_0
    SLICE_X62Y163        LUT4 (Prop_lut4_I3_O)        0.150    16.096 r  time_hr2[1]_i_1/O
                         net (fo=1, routed)           0.000    16.096    time_hr2[1]_i_1_n_0
    SLICE_X62Y163        FDCE                                         r  time_hr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            time_hr1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.070ns  (logic 3.094ns (19.254%)  route 12.975ns (80.746%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=1 LUT5=6 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  mode_IBUF_inst/O
                         net (fo=90, routed)          6.465     7.979    mode_IBUF
    SLICE_X46Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  time_sec1[3]_i_2/O
                         net (fo=7, routed)           1.091     9.193    time_sec1[3]_i_2_n_0
    SLICE_X61Y165        LUT5 (Prop_lut5_I0_O)        0.150     9.343 r  time_sec2[2]_i_2/O
                         net (fo=5, routed)           0.461     9.805    time_sec2[2]_i_2_n_0
    SLICE_X59Y164        LUT5 (Prop_lut5_I1_O)        0.332    10.137 r  time_min1[3]_i_2/O
                         net (fo=5, routed)           0.826    10.963    time_min1[3]_i_2_n_0
    SLICE_X59Y163        LUT5 (Prop_lut5_I2_O)        0.124    11.087 r  time_min2[2]_i_2/O
                         net (fo=4, routed)           0.599    11.686    time_min2[2]_i_2_n_0
    SLICE_X61Y163        LUT5 (Prop_lut5_I1_O)        0.124    11.810 r  time_hr1[0]_i_3/O
                         net (fo=7, routed)           1.006    12.816    time_hr1[0]_i_3_n_0
    SLICE_X62Y161        LUT5 (Prop_lut5_I4_O)        0.150    12.966 r  time_hr1[3]_i_4/O
                         net (fo=4, routed)           0.816    13.782    time_hr1[3]_i_4_n_0
    SLICE_X63Y162        LUT5 (Prop_lut5_I0_O)        0.328    14.110 r  time_hr1[3]_i_3/O
                         net (fo=4, routed)           1.019    15.129    time_hr1[3]_i_3_n_0
    SLICE_X62Y163        LUT6 (Prop_lut6_I5_O)        0.124    15.253 r  time_hr1[3]_i_2/O
                         net (fo=5, routed)           0.692    15.946    time_hr1[3]_i_2_n_0
    SLICE_X62Y163        LUT2 (Prop_lut2_I0_O)        0.124    16.069 r  time_hr1[0]_i_1/O
                         net (fo=1, routed)           0.000    16.069    time_hr1[0]
    SLICE_X62Y163        FDCE                                         r  time_hr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            night_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.853ns  (logic 3.094ns (19.517%)  route 12.759ns (80.483%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  mode_IBUF_inst/O
                         net (fo=90, routed)          6.465     7.979    mode_IBUF
    SLICE_X46Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  time_sec1[3]_i_2/O
                         net (fo=7, routed)           1.091     9.193    time_sec1[3]_i_2_n_0
    SLICE_X61Y165        LUT5 (Prop_lut5_I0_O)        0.150     9.343 r  time_sec2[2]_i_2/O
                         net (fo=5, routed)           0.461     9.805    time_sec2[2]_i_2_n_0
    SLICE_X59Y164        LUT5 (Prop_lut5_I1_O)        0.332    10.137 r  time_min1[3]_i_2/O
                         net (fo=5, routed)           0.826    10.963    time_min1[3]_i_2_n_0
    SLICE_X59Y163        LUT5 (Prop_lut5_I2_O)        0.124    11.087 r  time_min2[2]_i_2/O
                         net (fo=4, routed)           0.599    11.686    time_min2[2]_i_2_n_0
    SLICE_X61Y163        LUT5 (Prop_lut5_I1_O)        0.124    11.810 r  time_hr1[0]_i_3/O
                         net (fo=7, routed)           1.006    12.816    time_hr1[0]_i_3_n_0
    SLICE_X62Y161        LUT5 (Prop_lut5_I4_O)        0.150    12.966 r  time_hr1[3]_i_4/O
                         net (fo=4, routed)           0.988    13.954    time_hr1[3]_i_4_n_0
    SLICE_X63Y163        LUT6 (Prop_lut6_I3_O)        0.328    14.282 r  time_hr2[0]_i_2/O
                         net (fo=4, routed)           0.900    15.182    time_hr2[1]
    SLICE_X62Y163        LUT6 (Prop_lut6_I4_O)        0.124    15.306 r  night[0][6]_i_2/O
                         net (fo=1, routed)           0.424    15.729    night[0][6]_i_2_n_0
    SLICE_X64Y163        LUT3 (Prop_lut3_I0_O)        0.124    15.853 r  night[0][6]_i_1/O
                         net (fo=1, routed)           0.000    15.853    night[0][6]_i_1_n_0
    SLICE_X64Y163        FDRE                                         r  night_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.677ns  (logic 2.630ns (16.776%)  route 13.047ns (83.224%))
  Logic Levels:           13  (FDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y152        FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X13Y152        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[16]/Q
                         net (fo=56, routed)          3.119     3.575    cnt[16]
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.124     3.699 r  state[3]_C_i_33/O
                         net (fo=1, routed)           0.165     3.864    state[3]_C_i_33_n_0
    SLICE_X8Y149         LUT6 (Prop_lut6_I0_O)        0.124     3.988 r  state[3]_C_i_19/O
                         net (fo=3, routed)           0.688     4.676    state[3]_C_i_19_n_0
    SLICE_X6Y151         LUT6 (Prop_lut6_I5_O)        0.124     4.800 f  state[3]_C_i_21/O
                         net (fo=2, routed)           0.810     5.610    state[3]_C_i_21_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     5.734 f  CNT_EM[0]_i_13/O
                         net (fo=3, routed)           0.285     6.019    CNT_EM[0]_i_13_n_0
    SLICE_X5Y150         LUT3 (Prop_lut3_I0_O)        0.124     6.143 f  state[2]_C_i_21/O
                         net (fo=3, routed)           1.160     7.302    state[2]_C_i_21_n_0
    SLICE_X2Y151         LUT2 (Prop_lut2_I0_O)        0.146     7.448 f  cnt[31]_i_28/O
                         net (fo=5, routed)           0.631     8.079    cnt[31]_i_28_n_0
    SLICE_X4Y152         LUT6 (Prop_lut6_I5_O)        0.328     8.407 f  state[2]_C_i_14/O
                         net (fo=7, routed)           1.049     9.456    state[2]_C_i_14_n_0
    SLICE_X4Y152         LUT4 (Prop_lut4_I2_O)        0.152     9.608 f  cnt[6]_i_4/O
                         net (fo=10, routed)          1.476    11.083    cnt[6]_i_4_n_0
    SLICE_X2Y156         LUT5 (Prop_lut5_I4_O)        0.352    11.435 r  cnt[31]_i_17/O
                         net (fo=1, routed)           0.817    12.252    cnt[31]_i_17_n_0
    SLICE_X6Y156         LUT6 (Prop_lut6_I1_O)        0.328    12.580 r  cnt[31]_i_8/O
                         net (fo=2, routed)           1.132    13.712    cnt[31]_i_8_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I0_O)        0.124    13.836 r  cnt[31]_i_4/O
                         net (fo=26, routed)          1.717    15.553    cnt[31]_i_4_n_0
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.124    15.677 r  cnt[31]_i_2/O
                         net (fo=1, routed)           0.000    15.677    cnt[31]_i_2_n_0
    SLICE_X11Y160        FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.675ns  (logic 2.630ns (16.778%)  route 13.045ns (83.222%))
  Logic Levels:           13  (FDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y152        FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X13Y152        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[16]/Q
                         net (fo=56, routed)          3.119     3.575    cnt[16]
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.124     3.699 r  state[3]_C_i_33/O
                         net (fo=1, routed)           0.165     3.864    state[3]_C_i_33_n_0
    SLICE_X8Y149         LUT6 (Prop_lut6_I0_O)        0.124     3.988 r  state[3]_C_i_19/O
                         net (fo=3, routed)           0.688     4.676    state[3]_C_i_19_n_0
    SLICE_X6Y151         LUT6 (Prop_lut6_I5_O)        0.124     4.800 f  state[3]_C_i_21/O
                         net (fo=2, routed)           0.810     5.610    state[3]_C_i_21_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     5.734 f  CNT_EM[0]_i_13/O
                         net (fo=3, routed)           0.285     6.019    CNT_EM[0]_i_13_n_0
    SLICE_X5Y150         LUT3 (Prop_lut3_I0_O)        0.124     6.143 f  state[2]_C_i_21/O
                         net (fo=3, routed)           1.160     7.302    state[2]_C_i_21_n_0
    SLICE_X2Y151         LUT2 (Prop_lut2_I0_O)        0.146     7.448 f  cnt[31]_i_28/O
                         net (fo=5, routed)           0.631     8.079    cnt[31]_i_28_n_0
    SLICE_X4Y152         LUT6 (Prop_lut6_I5_O)        0.328     8.407 f  state[2]_C_i_14/O
                         net (fo=7, routed)           1.049     9.456    state[2]_C_i_14_n_0
    SLICE_X4Y152         LUT4 (Prop_lut4_I2_O)        0.152     9.608 f  cnt[6]_i_4/O
                         net (fo=10, routed)          1.476    11.083    cnt[6]_i_4_n_0
    SLICE_X2Y156         LUT5 (Prop_lut5_I4_O)        0.352    11.435 r  cnt[31]_i_17/O
                         net (fo=1, routed)           0.817    12.252    cnt[31]_i_17_n_0
    SLICE_X6Y156         LUT6 (Prop_lut6_I1_O)        0.328    12.580 r  cnt[31]_i_8/O
                         net (fo=2, routed)           1.132    13.712    cnt[31]_i_8_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I0_O)        0.124    13.836 r  cnt[31]_i_4/O
                         net (fo=26, routed)          1.715    15.551    cnt[31]_i_4_n_0
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.124    15.675 r  cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    15.675    cnt[30]_i_1_n_0
    SLICE_X11Y160        FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.573ns  (logic 2.630ns (16.888%)  route 12.943ns (83.112%))
  Logic Levels:           13  (FDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y152        FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X13Y152        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[16]/Q
                         net (fo=56, routed)          3.119     3.575    cnt[16]
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.124     3.699 r  state[3]_C_i_33/O
                         net (fo=1, routed)           0.165     3.864    state[3]_C_i_33_n_0
    SLICE_X8Y149         LUT6 (Prop_lut6_I0_O)        0.124     3.988 r  state[3]_C_i_19/O
                         net (fo=3, routed)           0.688     4.676    state[3]_C_i_19_n_0
    SLICE_X6Y151         LUT6 (Prop_lut6_I5_O)        0.124     4.800 f  state[3]_C_i_21/O
                         net (fo=2, routed)           0.810     5.610    state[3]_C_i_21_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     5.734 f  CNT_EM[0]_i_13/O
                         net (fo=3, routed)           0.285     6.019    CNT_EM[0]_i_13_n_0
    SLICE_X5Y150         LUT3 (Prop_lut3_I0_O)        0.124     6.143 f  state[2]_C_i_21/O
                         net (fo=3, routed)           1.160     7.302    state[2]_C_i_21_n_0
    SLICE_X2Y151         LUT2 (Prop_lut2_I0_O)        0.146     7.448 f  cnt[31]_i_28/O
                         net (fo=5, routed)           0.631     8.079    cnt[31]_i_28_n_0
    SLICE_X4Y152         LUT6 (Prop_lut6_I5_O)        0.328     8.407 f  state[2]_C_i_14/O
                         net (fo=7, routed)           1.049     9.456    state[2]_C_i_14_n_0
    SLICE_X4Y152         LUT4 (Prop_lut4_I2_O)        0.152     9.608 f  cnt[6]_i_4/O
                         net (fo=10, routed)          1.476    11.083    cnt[6]_i_4_n_0
    SLICE_X2Y156         LUT5 (Prop_lut5_I4_O)        0.352    11.435 r  cnt[31]_i_17/O
                         net (fo=1, routed)           0.817    12.252    cnt[31]_i_17_n_0
    SLICE_X6Y156         LUT6 (Prop_lut6_I1_O)        0.328    12.580 r  cnt[31]_i_8/O
                         net (fo=2, routed)           1.132    13.712    cnt[31]_i_8_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I0_O)        0.124    13.836 r  cnt[31]_i_4/O
                         net (fo=26, routed)          1.613    15.449    cnt[31]_i_4_n_0
    SLICE_X10Y157        LUT6 (Prop_lut6_I1_O)        0.124    15.573 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.000    15.573    cnt[27]_i_1_n_0
    SLICE_X10Y157        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            s_yellow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDPE                         0.000     0.000 r  state_reg[0]_P/C
    SLICE_X3Y167         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  state_reg[0]_P/Q
                         net (fo=21, routed)          0.110     0.251    state_reg[0]_P_n_0
    SLICE_X2Y167         LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  s_yellow_i_1/O
                         net (fo=1, routed)           0.000     0.296    s_yellow_i_1_n_0
    SLICE_X2Y167         FDCE                                         r  s_yellow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_sec2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_sec2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDCE                         0.000     0.000 r  time_sec2_reg[2]/C
    SLICE_X60Y165        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_sec2_reg[2]/Q
                         net (fo=7, routed)           0.092     0.220    time_sec2__0[2]
    SLICE_X60Y165        LUT4 (Prop_lut4_I0_O)        0.099     0.319 r  time_sec2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.319    time_sec2__1[3]
    SLICE_X60Y165        FDCE                                         r  time_sec2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y164        FDCE                         0.000     0.000 r  time_min1_reg[0]/C
    SLICE_X59Y164        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min1_reg[0]/Q
                         net (fo=8, routed)           0.135     0.276    data3[0]
    SLICE_X58Y164        LUT5 (Prop_lut5_I4_O)        0.045     0.321 r  time_min1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.321    time_min1[1]_i_1_n_0
    SLICE_X58Y164        FDCE                                         r  time_min1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_hr2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_hr2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.189ns (58.403%)  route 0.135ns (41.597%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDCE                         0.000     0.000 r  time_hr2_reg[0]/C
    SLICE_X63Y163        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_hr2_reg[0]/Q
                         net (fo=6, routed)           0.135     0.276    time_hr2_reg_n_0_[0]
    SLICE_X62Y163        LUT4 (Prop_lut4_I2_O)        0.048     0.324 r  time_hr2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    time_hr2[1]_i_1_n_0
    SLICE_X62Y163        FDCE                                         r  time_hr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.189ns (58.392%)  route 0.135ns (41.608%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y164        FDCE                         0.000     0.000 r  time_min1_reg[0]/C
    SLICE_X59Y164        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min1_reg[0]/Q
                         net (fo=8, routed)           0.135     0.276    data3[0]
    SLICE_X58Y164        LUT5 (Prop_lut5_I0_O)        0.048     0.324 r  time_min1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.324    time_min1[3]_i_1_n_0
    SLICE_X58Y164        FDCE                                         r  time_min1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.209ns (63.609%)  route 0.120ns (36.391%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y164        FDCE                         0.000     0.000 r  time_min1_reg[1]/C
    SLICE_X58Y164        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  time_min1_reg[1]/Q
                         net (fo=7, routed)           0.120     0.284    data3[1]
    SLICE_X59Y164        LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  time_min1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    time_min1__0[2]
    SLICE_X59Y164        FDCE                                         r  time_min1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_sec1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_sec2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.094%)  route 0.152ns (44.906%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y165        FDCE                         0.000     0.000 r  time_sec1_reg[0]/C
    SLICE_X59Y165        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_sec1_reg[0]/Q
                         net (fo=8, routed)           0.152     0.293    time_sec1[0]
    SLICE_X61Y165        LUT6 (Prop_lut6_I4_O)        0.045     0.338 r  time_sec2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.338    time_sec2[0]
    SLICE_X61Y165        FDCE                                         r  time_sec2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.227ns (65.818%)  route 0.118ns (34.182%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDCE                         0.000     0.000 r  time_min2_reg[2]/C
    SLICE_X60Y163        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_min2_reg[2]/Q
                         net (fo=6, routed)           0.118     0.246    time_min2__0[2]
    SLICE_X60Y163        LUT4 (Prop_lut4_I0_O)        0.099     0.345 r  time_min2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.345    time_min2__1[3]
    SLICE_X60Y163        FDCE                                         r  time_min2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cd2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.818%)  route 0.160ns (46.182%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE                         0.000     0.000 r  state_reg[1]_C/C
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[1]_C/Q
                         net (fo=16, routed)          0.160     0.301    state_reg[1]_C_n_0
    SLICE_X1Y166         LUT6 (Prop_lut6_I1_O)        0.045     0.346 r  cd2_i_1/O
                         net (fo=1, routed)           0.000     0.346    cd2_i_1_n_0
    SLICE_X1Y166         FDCE                                         r  cd2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            s_green_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.283%)  route 0.163ns (46.717%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDPE                         0.000     0.000 r  state_reg[0]_P/C
    SLICE_X3Y167         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  state_reg[0]_P/Q
                         net (fo=21, routed)          0.163     0.304    state_reg[0]_P_n_0
    SLICE_X1Y167         LUT6 (Prop_lut6_I3_O)        0.045     0.349 r  s_green_i_1/O
                         net (fo=1, routed)           0.000     0.349    s_green_i_1_n_0
    SLICE_X1Y167         FDCE                                         r  s_green_reg/D
  -------------------------------------------------------------------    -------------------





