

================================================================
== Vitis HLS Report for 'maxpool2d_2'
================================================================
* Date:           Tue Nov 26 16:15:53 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      159|      159|  1.590 us|  1.590 us|  159|  159|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |      157|      157|         9|          1|          1|   150|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     734|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     627|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     627|     984|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_5ns_3ns_8_4_1_U41  |mac_muladd_3ns_5ns_3ns_8_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_7ns_4ns_9_4_1_U40  |mac_muladd_3ns_7ns_4ns_9_4_1  |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_238_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln32_fu_220_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln33_1_fu_260_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln33_fu_389_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln34_fu_338_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln38_1_fu_519_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln38_2_fu_455_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln38_3_fu_513_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln38_fu_461_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln44_1_fu_541_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln44_fu_551_p2       |         +|   0|  0|  15|           8|           8|
    |and_ln32_fu_303_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln39_1_fu_680_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_2_fu_686_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_3_fu_769_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_4_fu_775_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_5_fu_858_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_6_fu_864_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_596_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_214_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln33_fu_232_p2      |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln34_fu_297_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln39_10_fu_822_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_11_fu_828_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_12_fu_840_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_13_fu_846_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_1_fu_584_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_2_fu_644_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_3_fu_650_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_4_fu_662_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_5_fu_668_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_6_fu_733_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_7_fu_739_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_8_fu_751_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_9_fu_757_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_fu_578_p2      |      icmp|   0|  0|  15|           8|           2|
    |empty_36_fu_483_p2       |        or|   0|  0|   4|           4|           1|
    |or_ln33_fu_309_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln38_1_fu_530_p2      |        or|   0|  0|  10|           1|          10|
    |or_ln38_fu_472_p2        |        or|   0|  0|  10|           1|          10|
    |or_ln39_1_fu_656_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_674_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_3_fu_745_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_4_fu_763_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_5_fu_834_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_6_fu_852_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_590_p2        |        or|   0|  0|   2|           1|           1|
    |output_r_d0              |    select|   0|  0|  32|           1|          32|
    |select_ln32_1_fu_244_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln32_2_fu_375_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln32_3_fu_382_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln32_fu_360_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln33_1_fu_395_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln33_2_fu_414_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln33_3_fu_429_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln33_4_fu_266_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln33_fu_314_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln39_1_fu_692_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln39_2_fu_781_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln39_fu_602_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_292_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 734|         347|         284|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_f_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |f_fu_98                                 |   9|          2|    3|          6|
    |i_fu_90                                 |   9|          2|    3|          6|
    |indvar_flatten28_fu_102                 |   9|          2|    8|         16|
    |indvar_flatten_fu_94                    |   9|          2|    6|         12|
    |j_fu_86                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   42|         84|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln44_reg_994                     |   8|   0|    8|          0|
    |and_ln32_reg_957                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |f_fu_98                              |   3|   0|    3|          0|
    |i_fu_90                              |   3|   0|    3|          0|
    |icmp_ln32_reg_934                    |   1|   0|    1|          0|
    |icmp_ln33_reg_938                    |   1|   0|    1|          0|
    |indvar_flatten28_fu_102              |   8|   0|    8|          0|
    |indvar_flatten_fu_94                 |   6|   0|    6|          0|
    |input_load_1_reg_1006                |  32|   0|   32|          0|
    |input_load_1_reg_1006_pp0_iter5_reg  |  32|   0|   32|          0|
    |input_load_2_reg_1013                |  32|   0|   32|          0|
    |input_load_3_reg_1020                |  32|   0|   32|          0|
    |input_load_reg_999                   |  32|   0|   32|          0|
    |j_fu_86                              |   3|   0|    3|          0|
    |select_ln39_1_reg_1034               |  32|   0|   32|          0|
    |select_ln39_2_reg_1041               |  32|   0|   32|          0|
    |select_ln39_reg_1027                 |  32|   0|   32|          0|
    |add_ln44_reg_994                     |  64|  32|    8|          0|
    |icmp_ln32_reg_934                    |  64|  32|    1|          0|
    |icmp_ln33_reg_938                    |  64|  32|    1|          0|
    |input_load_2_reg_1013                |  64|  32|   32|          0|
    |input_load_3_reg_1020                |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 627| 160|  381|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|input_r_address0     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address2     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce2          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q2           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address3     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce3          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q3           |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0    |  out|    9|   ap_memory|      output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|      output_r|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 15 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten28 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.40ns)   --->   "%store_ln32 = store i8 0, i8 %indvar_flatten28" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 17 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%store_ln32 = store i3 0, i3 %f" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 18 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln32 = store i6 0, i6 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 19 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 20 [1/1] (0.40ns)   --->   "%store_ln32 = store i3 0, i3 %i" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln32 = store i3 0, i3 %j" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_36_4" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 22 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten28_load = load i8 %indvar_flatten28" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 23 'load' 'indvar_flatten28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln32 = icmp_eq  i8 %indvar_flatten28_load, i8 150" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 24 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln32 = add i8 %indvar_flatten28_load, i8 1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 25 'add' 'add_ln32' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc41, void %for.end43" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 26 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f_load = load i3 %f" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 28 'load' 'f_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%icmp_ln33 = icmp_eq  i6 %indvar_flatten_load, i6 25" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%add_ln32_1 = add i3 %f_load, i3 1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 30 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.18ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i3 %add_ln32_1, i3 %f_load" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 31 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %select_ln32_1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 32 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (0.94ns) (grouped into DSP with root node empty)   --->   "%mul_ln32 = mul i9 %zext_ln32, i9 100" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 33 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i3 %select_ln32_1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 34 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 35 [3/3] (0.94ns) (grouped into DSP with root node add_ln44_2)   --->   "%mul_ln32_1 = mul i8 %zext_ln32_1, i8 25" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 35 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%add_ln33_1 = add i6 %indvar_flatten_load, i6 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 36 'add' 'add_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.20ns)   --->   "%select_ln33_4 = select i1 %icmp_ln33, i6 1, i6 %add_ln33_1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 37 'select' 'select_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.40ns)   --->   "%store_ln34 = store i8 %add_ln32, i8 %indvar_flatten28" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_1 : Operation 39 [1/1] (0.40ns)   --->   "%store_ln34 = store i3 %select_ln32_1, i3 %f" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_1 : Operation 40 [1/1] (0.40ns)   --->   "%store_ln34 = store i6 %select_ln33_4, i6 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 40 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 41 [2/3] (0.94ns) (grouped into DSP with root node empty)   --->   "%mul_ln32 = mul i9 %zext_ln32, i9 100" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 41 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [2/3] (0.94ns) (grouped into DSP with root node add_ln44_2)   --->   "%mul_ln32_1 = mul i8 %zext_ln32_1, i8 25" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 42 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 43 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node empty)   --->   "%mul_ln32 = mul i9 %zext_ln32, i9 100" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 44 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln44_2)   --->   "%mul_ln32_1 = mul i8 %zext_ln32_1, i8 25" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 45 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, i1 1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 46 'xor' 'xor_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln34 = icmp_eq  i3 %j_load, i3 5" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 47 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln34, i1 %xor_ln32" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 48 'and' 'and_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln32, i1 %icmp_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 49 'or' 'or_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i3 0, i3 %j_load" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 50 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%j_cast11 = zext i3 %select_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 51 'zext' 'j_cast11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln33, i1 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 52 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %tmp_2" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 53 'zext' 'p_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.54ns) (root node of the DSP)   --->   "%empty = add i9 %p_cast, i9 %mul_ln32" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 54 'add' 'empty' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln44_2 = add i8 %mul_ln32_1, i8 %j_cast11" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 55 'add' 'add_ln44_2' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.61ns)   --->   "%add_ln34 = add i3 %select_ln33, i3 1" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 56 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.40ns)   --->   "%store_ln34 = store i3 %add_ln34, i3 %j" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 57 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i"   --->   Operation 58 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_7, i2 0"   --->   Operation 59 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln33 & !and_ln32)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.18ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i3 0, i3 %i_7" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 61 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_7, i1 0"   --->   Operation 62 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln32 & !icmp_ln33 & !and_ln32)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i4 0, i4 %tmp_1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 63 'select' 'select_ln32_2' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_3)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i5 0, i5 %p_shl" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 64 'select' 'select_ln32_3' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.61ns)   --->   "%add_ln33 = add i3 %select_ln32, i3 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 65 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.18ns)   --->   "%select_ln33_1 = select i1 %and_ln32, i3 %add_ln33, i3 %select_ln32" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 66 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%select_ln33_1_cast = zext i3 %select_ln33_1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 67 'zext' 'select_ln33_1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%p_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln33, i1 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 68 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %and_ln32, i4 %p_mid1, i4 %select_ln32_2" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 69 'select' 'select_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_3)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln33, i2 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 70 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.19ns) (out node of the LUT)   --->   "%select_ln33_3 = select i1 %and_ln32, i5 %p_shl_mid1, i5 %select_ln32_3" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 71 'select' 'select_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%select_ln33_4_cast = zext i5 %select_ln33_3" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 72 'zext' 'select_ln33_4_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln33_1, i4 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 73 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl1_0_cast = zext i7 %p_shl1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 74 'zext' 'p_shl1_0_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.54ns) (root node of the DSP)   --->   "%empty = add i9 %p_cast, i9 %mul_ln32" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 75 'add' 'empty' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %empty" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 76 'zext' 'zext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_2 = add i10 %select_ln33_4_cast, i10 %zext_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 77 'add' 'add_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln38 = add i10 %add_ln38_2, i10 %p_shl1_0_cast" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 78 'add' 'add_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i10 %add_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 79 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 80 'getelementptr' 'input_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (1.09ns)   --->   "%input_load = load i11 %input_addr" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln38 = or i10 %add_ln38, i10 1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 82 'or' 'or_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i10 %or_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 83 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_2" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 84 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (1.09ns)   --->   "%input_load_1 = load i11 %input_addr_1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 85 'load' 'input_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_36 = or i4 %select_ln33_2, i4 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 86 'or' 'empty_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl1_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_36, i3 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 87 'bitconcatenate' 'p_shl1_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl1_1_cast = zext i7 %p_shl1_1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 88 'zext' 'p_shl1_1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_36, i1 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 89 'bitconcatenate' 'p_shl2_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i5 %p_shl2_1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 90 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_3 = add i10 %zext_ln38_3, i10 %zext_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 91 'add' 'add_ln38_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln38_1 = add i10 %add_ln38_3, i10 %p_shl1_1_cast" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 92 'add' 'add_ln38_1' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i10 %add_ln38_1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 93 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_4" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 94 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (1.09ns)   --->   "%input_load_2 = load i11 %input_addr_2" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 95 'load' 'input_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln38_1 = or i10 %add_ln38_1, i10 1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 96 'or' 'or_ln38_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i10 %or_ln38_1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 97 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_5" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 98 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (1.09ns)   --->   "%input_load_3 = load i11 %input_addr_3" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 99 'load' 'input_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 100 [1/1] (0.71ns)   --->   "%add_ln44_1 = add i5 %select_ln33_3, i5 %select_ln33_1_cast" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 100 'add' 'add_ln44_1' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %add_ln44_1" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 101 'zext' 'zext_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 102 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln44_2 = add i8 %mul_ln32_1, i8 %j_cast11" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 102 'add' 'add_ln44_2' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln44 = add i8 %add_ln44_2, i8 %zext_ln44" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 103 'add' 'add_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.40ns)   --->   "%store_ln34 = store i3 %select_ln33_1, i3 %i" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 104 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 105 [1/2] (1.09ns)   --->   "%input_load = load i11 %input_addr" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 105 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_5 : [1/1] (0.59ns)   --->   Input mux for Operation 106 '%tmp_8 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38'
ST_5 : Operation 106 [2/2] (1.98ns)   --->   "%tmp_8 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 106 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/2] (1.09ns)   --->   "%input_load_1 = load i11 %input_addr_1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 107 'load' 'input_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 108 [1/2] (1.09ns)   --->   "%input_load_2 = load i11 %input_addr_2" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 108 'load' 'input_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 109 [1/2] (1.09ns)   --->   "%input_load_3 = load i11 %input_addr_3" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 109 'load' 'input_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 5.56>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %input_load" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 110 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 111 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %bitcast_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 112 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln39 = icmp_ne  i8 %tmp, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 113 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.88ns)   --->   "%icmp_ln39_1 = icmp_eq  i23 %trunc_ln39, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 114 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %icmp_ln39_1, i1 %icmp_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 115 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/2] (2.57ns)   --->   "%tmp_8 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 116 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%and_ln39 = and i1 %or_ln39, i1 %tmp_8" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 117 'and' 'and_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %and_ln39, i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 118 'select' 'select_ln39' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : [1/1] (0.59ns)   --->   Input mux for Operation 119 '%tmp_3 = fcmp_ogt  i32 %input_load_1, i32 %select_ln39'
ST_6 : Operation 119 [2/2] (1.98ns)   --->   "%tmp_3 = fcmp_ogt  i32 %input_load_1, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 119 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.81>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %input_load_1" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 120 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_1, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 121 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i32 %bitcast_ln39_1" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 122 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 123 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_2, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 124 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i32 %bitcast_ln39_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 125 'trunc' 'trunc_ln39_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln39_2 = icmp_ne  i8 %tmp_9, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 126 'icmp' 'icmp_ln39_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.88ns)   --->   "%icmp_ln39_3 = icmp_eq  i23 %trunc_ln39_1, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 127 'icmp' 'icmp_ln39_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_2)   --->   "%or_ln39_1 = or i1 %icmp_ln39_3, i1 %icmp_ln39_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 128 'or' 'or_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln39_4 = icmp_ne  i8 %tmp_s, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 129 'icmp' 'icmp_ln39_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.88ns)   --->   "%icmp_ln39_5 = icmp_eq  i23 %trunc_ln39_2, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 130 'icmp' 'icmp_ln39_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_2)   --->   "%or_ln39_2 = or i1 %icmp_ln39_5, i1 %icmp_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 131 'or' 'or_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_2)   --->   "%and_ln39_1 = and i1 %or_ln39_1, i1 %or_ln39_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 132 'and' 'and_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (2.57ns)   --->   "%tmp_3 = fcmp_ogt  i32 %input_load_1, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 133 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_2 = and i1 %and_ln39_1, i1 %tmp_3" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 134 'and' 'and_ln39_2' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_1 = select i1 %and_ln39_2, i32 %input_load_1, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 135 'select' 'select_ln39_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : [1/1] (0.59ns)   --->   Input mux for Operation 136 '%tmp_6 = fcmp_ogt  i32 %input_load_2, i32 %select_ln39_1'
ST_7 : Operation 136 [2/2] (1.98ns)   --->   "%tmp_6 = fcmp_ogt  i32 %input_load_2, i32 %select_ln39_1" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 136 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.81>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i32 %input_load_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 137 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_3, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 138 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln39_3 = trunc i32 %bitcast_ln39_3" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 139 'trunc' 'trunc_ln39_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i32 %select_ln39_1" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 140 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_4, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 141 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = trunc i32 %bitcast_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 142 'trunc' 'trunc_ln39_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln39_6 = icmp_ne  i8 %tmp_4, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 143 'icmp' 'icmp_ln39_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.88ns)   --->   "%icmp_ln39_7 = icmp_eq  i23 %trunc_ln39_3, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 144 'icmp' 'icmp_ln39_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_4)   --->   "%or_ln39_3 = or i1 %icmp_ln39_7, i1 %icmp_ln39_6" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 145 'or' 'or_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.70ns)   --->   "%icmp_ln39_8 = icmp_ne  i8 %tmp_5, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 146 'icmp' 'icmp_ln39_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.88ns)   --->   "%icmp_ln39_9 = icmp_eq  i23 %trunc_ln39_4, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 147 'icmp' 'icmp_ln39_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_4)   --->   "%or_ln39_4 = or i1 %icmp_ln39_9, i1 %icmp_ln39_8" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 148 'or' 'or_ln39_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_4)   --->   "%and_ln39_3 = and i1 %or_ln39_3, i1 %or_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 149 'and' 'and_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/2] (2.57ns)   --->   "%tmp_6 = fcmp_ogt  i32 %input_load_2, i32 %select_ln39_1" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 150 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_4 = and i1 %and_ln39_3, i1 %tmp_6" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 151 'and' 'and_ln39_4' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_2 = select i1 %and_ln39_4, i32 %input_load_2, i32 %select_ln39_1" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 152 'select' 'select_ln39_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : [1/1] (0.59ns)   --->   Input mux for Operation 153 '%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln39_2'
ST_8 : Operation 153 [2/2] (1.98ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln39_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 153 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [lenet_proj/lenet_support_1.cpp:48]   --->   Operation 180 'ret' 'ret_ln48' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 157 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 159 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i32 %input_load_3" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 160 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_5, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 161 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln39_5 = trunc i32 %bitcast_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 162 'trunc' 'trunc_ln39_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln39_6 = bitcast i32 %select_ln39_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 163 'bitcast' 'bitcast_ln39_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_6, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 164 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln39_6 = trunc i32 %bitcast_ln39_6" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 165 'trunc' 'trunc_ln39_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.70ns)   --->   "%icmp_ln39_10 = icmp_ne  i8 %tmp_7, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 166 'icmp' 'icmp_ln39_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.88ns)   --->   "%icmp_ln39_11 = icmp_eq  i23 %trunc_ln39_5, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 167 'icmp' 'icmp_ln39_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_6)   --->   "%or_ln39_5 = or i1 %icmp_ln39_11, i1 %icmp_ln39_10" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 168 'or' 'or_ln39_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.70ns)   --->   "%icmp_ln39_12 = icmp_ne  i8 %tmp_10, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 169 'icmp' 'icmp_ln39_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.88ns)   --->   "%icmp_ln39_13 = icmp_eq  i23 %trunc_ln39_6, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 170 'icmp' 'icmp_ln39_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_6)   --->   "%or_ln39_6 = or i1 %icmp_ln39_13, i1 %icmp_ln39_12" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 171 'or' 'or_ln39_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_6)   --->   "%and_ln39_5 = and i1 %or_ln39_5, i1 %or_ln39_6" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 172 'and' 'and_ln39_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/2] (2.57ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln39_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 173 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_6 = and i1 %and_ln39_5, i1 %tmp_11" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 174 'and' 'and_ln39_6' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_3 = select i1 %and_ln39_6, i32 %input_load_3, i32 %select_ln39_2" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 175 'select' 'select_ln39_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i8 %add_ln44" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 176 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln44_1" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 177 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (1.09ns)   --->   "%store_ln44 = store i32 %select_ln39_3, i9 %output_addr" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 178 'store' 'store_ln44' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_36_4" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 179 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0111000000]
i                     (alloca           ) [ 0111100000]
indvar_flatten        (alloca           ) [ 0100000000]
f                     (alloca           ) [ 0100000000]
indvar_flatten28      (alloca           ) [ 0100000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
br_ln32               (br               ) [ 0000000000]
indvar_flatten28_load (load             ) [ 0000000000]
icmp_ln32             (icmp             ) [ 0111111110]
add_ln32              (add              ) [ 0000000000]
br_ln32               (br               ) [ 0000000000]
indvar_flatten_load   (load             ) [ 0000000000]
f_load                (load             ) [ 0000000000]
icmp_ln33             (icmp             ) [ 0111100000]
add_ln32_1            (add              ) [ 0000000000]
select_ln32_1         (select           ) [ 0000000000]
zext_ln32             (zext             ) [ 0111000000]
zext_ln32_1           (zext             ) [ 0111000000]
add_ln33_1            (add              ) [ 0000000000]
select_ln33_4         (select           ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
j_load                (load             ) [ 0000000000]
mul_ln32              (mul              ) [ 0100100000]
mul_ln32_1            (mul              ) [ 0100100000]
xor_ln32              (xor              ) [ 0000000000]
icmp_ln34             (icmp             ) [ 0000000000]
and_ln32              (and              ) [ 0100100000]
or_ln33               (or               ) [ 0000000000]
select_ln33           (select           ) [ 0000000000]
j_cast11              (zext             ) [ 0100100000]
tmp_2                 (bitconcatenate   ) [ 0000000000]
p_cast                (zext             ) [ 0100100000]
add_ln34              (add              ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
i_7                   (load             ) [ 0000000000]
p_shl                 (bitconcatenate   ) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
select_ln32           (select           ) [ 0000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000]
select_ln32_2         (select           ) [ 0000000000]
select_ln32_3         (select           ) [ 0000000000]
add_ln33              (add              ) [ 0000000000]
select_ln33_1         (select           ) [ 0000000000]
select_ln33_1_cast    (zext             ) [ 0000000000]
p_mid1                (bitconcatenate   ) [ 0000000000]
select_ln33_2         (select           ) [ 0000000000]
p_shl_mid1            (bitconcatenate   ) [ 0000000000]
select_ln33_3         (select           ) [ 0000000000]
select_ln33_4_cast    (zext             ) [ 0000000000]
p_shl1                (bitconcatenate   ) [ 0000000000]
p_shl1_0_cast         (zext             ) [ 0000000000]
empty                 (add              ) [ 0000000000]
zext_ln38             (zext             ) [ 0000000000]
add_ln38_2            (add              ) [ 0000000000]
add_ln38              (add              ) [ 0000000000]
zext_ln38_1           (zext             ) [ 0000000000]
input_addr            (getelementptr    ) [ 0100010000]
or_ln38               (or               ) [ 0000000000]
zext_ln38_2           (zext             ) [ 0000000000]
input_addr_1          (getelementptr    ) [ 0100010000]
empty_36              (or               ) [ 0000000000]
p_shl1_1              (bitconcatenate   ) [ 0000000000]
p_shl1_1_cast         (zext             ) [ 0000000000]
p_shl2_1              (bitconcatenate   ) [ 0000000000]
zext_ln38_3           (zext             ) [ 0000000000]
add_ln38_3            (add              ) [ 0000000000]
add_ln38_1            (add              ) [ 0000000000]
zext_ln38_4           (zext             ) [ 0000000000]
input_addr_2          (getelementptr    ) [ 0100010000]
or_ln38_1             (or               ) [ 0000000000]
zext_ln38_5           (zext             ) [ 0000000000]
input_addr_3          (getelementptr    ) [ 0100010000]
add_ln44_1            (add              ) [ 0000000000]
zext_ln44             (zext             ) [ 0000000000]
add_ln44_2            (add              ) [ 0000000000]
add_ln44              (add              ) [ 0100011111]
store_ln34            (store            ) [ 0000000000]
input_load            (load             ) [ 0100001000]
input_load_1          (load             ) [ 0100001100]
input_load_2          (load             ) [ 0100001110]
input_load_3          (load             ) [ 0100001111]
bitcast_ln39          (bitcast          ) [ 0000000000]
tmp                   (partselect       ) [ 0000000000]
trunc_ln39            (trunc            ) [ 0000000000]
icmp_ln39             (icmp             ) [ 0000000000]
icmp_ln39_1           (icmp             ) [ 0000000000]
or_ln39               (or               ) [ 0000000000]
tmp_8                 (fcmp             ) [ 0000000000]
and_ln39              (and              ) [ 0000000000]
select_ln39           (select           ) [ 0100000100]
bitcast_ln39_1        (bitcast          ) [ 0000000000]
tmp_9                 (partselect       ) [ 0000000000]
trunc_ln39_1          (trunc            ) [ 0000000000]
bitcast_ln39_2        (bitcast          ) [ 0000000000]
tmp_s                 (partselect       ) [ 0000000000]
trunc_ln39_2          (trunc            ) [ 0000000000]
icmp_ln39_2           (icmp             ) [ 0000000000]
icmp_ln39_3           (icmp             ) [ 0000000000]
or_ln39_1             (or               ) [ 0000000000]
icmp_ln39_4           (icmp             ) [ 0000000000]
icmp_ln39_5           (icmp             ) [ 0000000000]
or_ln39_2             (or               ) [ 0000000000]
and_ln39_1            (and              ) [ 0000000000]
tmp_3                 (fcmp             ) [ 0000000000]
and_ln39_2            (and              ) [ 0000000000]
select_ln39_1         (select           ) [ 0100000010]
bitcast_ln39_3        (bitcast          ) [ 0000000000]
tmp_4                 (partselect       ) [ 0000000000]
trunc_ln39_3          (trunc            ) [ 0000000000]
bitcast_ln39_4        (bitcast          ) [ 0000000000]
tmp_5                 (partselect       ) [ 0000000000]
trunc_ln39_4          (trunc            ) [ 0000000000]
icmp_ln39_6           (icmp             ) [ 0000000000]
icmp_ln39_7           (icmp             ) [ 0000000000]
or_ln39_3             (or               ) [ 0000000000]
icmp_ln39_8           (icmp             ) [ 0000000000]
icmp_ln39_9           (icmp             ) [ 0000000000]
or_ln39_4             (or               ) [ 0000000000]
and_ln39_3            (and              ) [ 0000000000]
tmp_6                 (fcmp             ) [ 0000000000]
and_ln39_4            (and              ) [ 0000000000]
select_ln39_2         (select           ) [ 0100000001]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
specloopname_ln34     (specloopname     ) [ 0000000000]
bitcast_ln39_5        (bitcast          ) [ 0000000000]
tmp_7                 (partselect       ) [ 0000000000]
trunc_ln39_5          (trunc            ) [ 0000000000]
bitcast_ln39_6        (bitcast          ) [ 0000000000]
tmp_10                (partselect       ) [ 0000000000]
trunc_ln39_6          (trunc            ) [ 0000000000]
icmp_ln39_10          (icmp             ) [ 0000000000]
icmp_ln39_11          (icmp             ) [ 0000000000]
or_ln39_5             (or               ) [ 0000000000]
icmp_ln39_12          (icmp             ) [ 0000000000]
icmp_ln39_13          (icmp             ) [ 0000000000]
or_ln39_6             (or               ) [ 0000000000]
and_ln39_5            (and              ) [ 0000000000]
tmp_11                (fcmp             ) [ 0000000000]
and_ln39_6            (and              ) [ 0000000000]
select_ln39_3         (select           ) [ 0000000000]
zext_ln44_1           (zext             ) [ 0000000000]
output_addr           (getelementptr    ) [ 0000000000]
store_ln44            (store            ) [ 0000000000]
br_ln34               (br               ) [ 0000000000]
ret_ln48              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="f_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten28_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten28/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="0"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="8" bw="11" slack="0"/>
<pin id="123" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="12" bw="11" slack="2147483647"/>
<pin id="127" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="3"/>
<pin id="121" dir="1" index="7" bw="32" slack="2"/>
<pin id="125" dir="1" index="11" bw="32" slack="1"/>
<pin id="129" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_1/4 input_load_2/4 input_load_3/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_3_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="output_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln44_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="3"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln32_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln32_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln32_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln32_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln32_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvar_flatten28_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten28_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln32_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln32_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="f_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln33_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln32_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln32_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln32_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln32_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln33_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln33_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_4/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln34_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln34_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln34_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="j_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="2"/>
<pin id="291" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln32_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="2"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln34_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln32_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln33_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="2"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln33_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_cast11_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast11/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln34_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln34_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="2"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="i_7_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="3"/>
<pin id="351" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_shl_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln32_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="3"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln32_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="3"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln32_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="3"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln33_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln33_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln33_1_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln33_1_cast/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_mid1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln33_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="4" slack="0"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl_mid1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln33_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_3/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln33_4_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln33_4_cast/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_shl1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl1_0_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_0_cast/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln38_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln38_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln38_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln38_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln38_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="0"/>
<pin id="475" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln38_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="empty_36_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_shl1_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="4" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_1/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_shl1_1_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_1_cast/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_shl2_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_1/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln38_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln38_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_3/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln38_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln38_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_4/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln38_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_1/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln38_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_5/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln44_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="0" index="1" bw="3" slack="0"/>
<pin id="544" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln44_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln44_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln34_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="3"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="bitcast_ln39_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln39_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln39_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln39_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="23" slack="0"/>
<pin id="586" dir="0" index="1" bw="23" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="or_ln39_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln39_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln39_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="0" index="2" bw="32" slack="0"/>
<pin id="606" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="bitcast_ln39_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="2"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="0" index="3" bw="6" slack="0"/>
<pin id="618" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln39_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="bitcast_ln39_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_2/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_s_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="6" slack="0"/>
<pin id="634" dir="0" index="3" bw="6" slack="0"/>
<pin id="635" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln39_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_2/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln39_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_2/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln39_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="23" slack="0"/>
<pin id="652" dir="0" index="1" bw="23" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_3/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="or_ln39_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln39_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="8" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_4/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln39_5_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="23" slack="0"/>
<pin id="670" dir="0" index="1" bw="23" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_5/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="or_ln39_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_2/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="and_ln39_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_1/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="and_ln39_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_2/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln39_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="2"/>
<pin id="695" dir="0" index="2" bw="32" slack="1"/>
<pin id="696" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="bitcast_ln39_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="3"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_3/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_4_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="0" index="2" bw="6" slack="0"/>
<pin id="706" dir="0" index="3" bw="6" slack="0"/>
<pin id="707" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln39_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_3/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="bitcast_ln39_4_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_4/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="0" index="3" bw="6" slack="0"/>
<pin id="724" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln39_4_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_4/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="icmp_ln39_6_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_6/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="icmp_ln39_7_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="23" slack="0"/>
<pin id="741" dir="0" index="1" bw="23" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_7/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="or_ln39_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_3/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln39_8_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_8/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln39_9_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="23" slack="0"/>
<pin id="759" dir="0" index="1" bw="23" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_9/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="or_ln39_4_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_4/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="and_ln39_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_3/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="and_ln39_4_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_4/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln39_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="3"/>
<pin id="784" dir="0" index="2" bw="32" slack="1"/>
<pin id="785" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="bitcast_ln39_5_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="4"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_5/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="6" slack="0"/>
<pin id="795" dir="0" index="3" bw="6" slack="0"/>
<pin id="796" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln39_5_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_5/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="bitcast_ln39_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_6/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_10_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="0" index="3" bw="6" slack="0"/>
<pin id="813" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="trunc_ln39_6_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_6/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="icmp_ln39_10_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_10/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="icmp_ln39_11_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="23" slack="0"/>
<pin id="830" dir="0" index="1" bw="23" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_11/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="or_ln39_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_5/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln39_12_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_12/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln39_13_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="23" slack="0"/>
<pin id="848" dir="0" index="1" bw="23" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_13/9 "/>
</bind>
</comp>

<comp id="852" class="1004" name="or_ln39_6_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_6/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="and_ln39_5_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_5/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="and_ln39_6_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_6/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln39_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="4"/>
<pin id="873" dir="0" index="2" bw="32" slack="1"/>
<pin id="874" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/9 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln44_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="5"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/9 "/>
</bind>
</comp>

<comp id="881" class="1007" name="grp_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="0"/>
<pin id="883" dir="0" index="1" bw="7" slack="0"/>
<pin id="884" dir="0" index="2" bw="4" slack="0"/>
<pin id="885" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32/1 empty/3 "/>
</bind>
</comp>

<comp id="890" class="1007" name="grp_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="0" index="1" bw="5" slack="0"/>
<pin id="893" dir="0" index="2" bw="3" slack="0"/>
<pin id="894" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_1/1 add_ln44_2/3 "/>
</bind>
</comp>

<comp id="899" class="1005" name="j_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="0"/>
<pin id="901" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="906" class="1005" name="i_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="0"/>
<pin id="908" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="913" class="1005" name="indvar_flatten_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="0"/>
<pin id="915" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="920" class="1005" name="f_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="927" class="1005" name="indvar_flatten28_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten28 "/>
</bind>
</comp>

<comp id="934" class="1005" name="icmp_ln32_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="938" class="1005" name="icmp_ln33_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="2"/>
<pin id="940" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="947" class="1005" name="zext_ln32_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="9" slack="1"/>
<pin id="949" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="952" class="1005" name="zext_ln32_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="and_ln32_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="964" class="1005" name="j_cast11_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_cast11 "/>
</bind>
</comp>

<comp id="969" class="1005" name="p_cast_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="9" slack="1"/>
<pin id="971" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="974" class="1005" name="input_addr_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="11" slack="1"/>
<pin id="976" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="979" class="1005" name="input_addr_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="1"/>
<pin id="981" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="input_addr_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="11" slack="1"/>
<pin id="986" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="input_addr_3_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="1"/>
<pin id="991" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln44_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="5"/>
<pin id="996" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="999" class="1005" name="input_load_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1006" class="1005" name="input_load_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="input_load_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="2"/>
<pin id="1015" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_load_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="input_load_3_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="3"/>
<pin id="1022" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="select_ln39_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="select_ln39_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="select_ln39_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="130"><net_src comp="106" pin="3"/><net_sink comp="113" pin=8"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="113" pin=5"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="113" pin="15"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="211" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="232" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="229" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="244" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="226" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="232" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="220" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="244" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="266" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="289" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="314" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="314" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="8" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="349" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="349" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="367" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="352" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="360" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="360" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="389" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="32" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="406" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="375" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="389" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="382" pin="3"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="395" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="436" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="448" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="476"><net_src comp="461" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="487"><net_src comp="414" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="8" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="483" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="32" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="452" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="497" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="534"><net_src comp="519" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="54" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="545"><net_src comp="429" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="402" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="395" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="570"><net_src comp="64" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="68" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="561" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="564" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="70" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="574" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="578" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="168" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="62" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="609"><net_src comp="602" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="619"><net_src comp="64" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="66" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="68" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="626"><net_src comp="610" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="636"><net_src comp="64" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="627" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="66" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="68" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="643"><net_src comp="627" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="613" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="70" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="623" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="72" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="630" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="70" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="640" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="72" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="662" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="656" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="174" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="692" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="708"><net_src comp="64" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="699" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="66" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="68" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="715"><net_src comp="699" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="725"><net_src comp="64" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="66" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="68" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="732"><net_src comp="716" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="702" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="70" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="712" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="72" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="733" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="719" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="729" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="72" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="751" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="745" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="178" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="781" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="797"><net_src comp="64" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="788" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="68" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="788" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="814"><net_src comp="64" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="66" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="68" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="821"><net_src comp="805" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="791" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="70" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="801" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="72" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="822" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="808" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="70" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="818" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="72" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="840" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="834" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="852" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="182" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="870" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="880"><net_src comp="877" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="886"><net_src comp="252" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="20" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="334" pin="1"/><net_sink comp="881" pin=2"/></net>

<net id="889"><net_src comp="881" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="895"><net_src comp="256" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="22" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="322" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="898"><net_src comp="890" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="902"><net_src comp="86" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="909"><net_src comp="90" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="916"><net_src comp="94" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="923"><net_src comp="98" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="930"><net_src comp="102" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="937"><net_src comp="214" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="232" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="950"><net_src comp="252" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="955"><net_src comp="256" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="960"><net_src comp="303" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="967"><net_src comp="322" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="972"><net_src comp="334" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="977"><net_src comp="106" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="113" pin=8"/></net>

<net id="982"><net_src comp="131" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="113" pin=5"/></net>

<net id="987"><net_src comp="139" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="992"><net_src comp="147" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="997"><net_src comp="551" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1002"><net_src comp="113" pin="15"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="1005"><net_src comp="999" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1009"><net_src comp="113" pin="11"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1012"><net_src comp="1006" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1016"><net_src comp="113" pin="7"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1023"><net_src comp="113" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1030"><net_src comp="602" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="1037"><net_src comp="692" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="1044"><net_src comp="781" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="1047"><net_src comp="1041" pin="1"/><net_sink comp="870" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: maxpool2d.2 : input_r | {4 5 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		indvar_flatten28_load : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		indvar_flatten_load : 1
		f_load : 1
		icmp_ln33 : 2
		add_ln32_1 : 2
		select_ln32_1 : 3
		zext_ln32 : 4
		mul_ln32 : 5
		zext_ln32_1 : 4
		mul_ln32_1 : 5
		add_ln33_1 : 2
		select_ln33_4 : 3
		store_ln34 : 3
		store_ln34 : 4
		store_ln34 : 4
	State 2
	State 3
		icmp_ln34 : 1
		and_ln32 : 2
		or_ln33 : 2
		select_ln33 : 2
		j_cast11 : 3
		tmp_2 : 3
		p_cast : 4
		empty : 5
		add_ln44_2 : 4
		add_ln34 : 3
		store_ln34 : 4
	State 4
		p_shl : 1
		select_ln32 : 1
		tmp_1 : 1
		select_ln32_2 : 2
		select_ln32_3 : 2
		add_ln33 : 2
		select_ln33_1 : 3
		select_ln33_1_cast : 4
		p_mid1 : 3
		select_ln33_2 : 4
		p_shl_mid1 : 3
		select_ln33_3 : 4
		select_ln33_4_cast : 5
		p_shl1 : 4
		p_shl1_0_cast : 5
		zext_ln38 : 1
		add_ln38_2 : 6
		add_ln38 : 7
		zext_ln38_1 : 8
		input_addr : 9
		input_load : 10
		or_ln38 : 8
		zext_ln38_2 : 8
		input_addr_1 : 9
		input_load_1 : 10
		empty_36 : 5
		p_shl1_1 : 5
		p_shl1_1_cast : 6
		p_shl2_1 : 5
		zext_ln38_3 : 6
		add_ln38_3 : 7
		add_ln38_1 : 8
		zext_ln38_4 : 9
		input_addr_2 : 10
		input_load_2 : 11
		or_ln38_1 : 9
		zext_ln38_5 : 9
		input_addr_3 : 10
		input_load_3 : 11
		add_ln44_1 : 5
		zext_ln44 : 6
		add_ln44 : 7
		store_ln34 : 4
	State 5
		tmp_8 : 1
	State 6
		tmp : 1
		trunc_ln39 : 1
		icmp_ln39 : 2
		icmp_ln39_1 : 2
		or_ln39 : 3
		and_ln39 : 3
		select_ln39 : 3
		tmp_3 : 4
	State 7
		tmp_9 : 1
		trunc_ln39_1 : 1
		tmp_s : 1
		trunc_ln39_2 : 1
		icmp_ln39_2 : 2
		icmp_ln39_3 : 2
		or_ln39_1 : 3
		icmp_ln39_4 : 2
		icmp_ln39_5 : 2
		or_ln39_2 : 3
		and_ln39_1 : 3
		and_ln39_2 : 3
		select_ln39_1 : 3
		tmp_6 : 4
	State 8
		tmp_4 : 1
		trunc_ln39_3 : 1
		tmp_5 : 1
		trunc_ln39_4 : 1
		icmp_ln39_6 : 2
		icmp_ln39_7 : 2
		or_ln39_3 : 3
		icmp_ln39_8 : 2
		icmp_ln39_9 : 2
		or_ln39_4 : 3
		and_ln39_3 : 3
		and_ln39_4 : 3
		select_ln39_2 : 3
		tmp_11 : 4
	State 9
		tmp_7 : 1
		trunc_ln39_5 : 1
		tmp_10 : 1
		trunc_ln39_6 : 1
		icmp_ln39_10 : 2
		icmp_ln39_11 : 2
		or_ln39_5 : 3
		icmp_ln39_12 : 2
		icmp_ln39_13 : 2
		or_ln39_6 : 3
		and_ln39_5 : 3
		and_ln39_6 : 3
		select_ln39_3 : 3
		output_addr : 1
		store_ln44 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln32_fu_214     |    0    |    0    |    15   |
|          |      icmp_ln33_fu_232     |    0    |    0    |    13   |
|          |      icmp_ln34_fu_297     |    0    |    0    |    10   |
|          |      icmp_ln39_fu_578     |    0    |    0    |    15   |
|          |     icmp_ln39_1_fu_584    |    0    |    0    |    30   |
|          |     icmp_ln39_2_fu_644    |    0    |    0    |    15   |
|          |     icmp_ln39_3_fu_650    |    0    |    0    |    30   |
|          |     icmp_ln39_4_fu_662    |    0    |    0    |    15   |
|   icmp   |     icmp_ln39_5_fu_668    |    0    |    0    |    30   |
|          |     icmp_ln39_6_fu_733    |    0    |    0    |    15   |
|          |     icmp_ln39_7_fu_739    |    0    |    0    |    30   |
|          |     icmp_ln39_8_fu_751    |    0    |    0    |    15   |
|          |     icmp_ln39_9_fu_757    |    0    |    0    |    30   |
|          |    icmp_ln39_10_fu_822    |    0    |    0    |    15   |
|          |    icmp_ln39_11_fu_828    |    0    |    0    |    30   |
|          |    icmp_ln39_12_fu_840    |    0    |    0    |    15   |
|          |    icmp_ln39_13_fu_846    |    0    |    0    |    30   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln32_1_fu_244   |    0    |    0    |    3    |
|          |    select_ln33_4_fu_266   |    0    |    0    |    6    |
|          |     select_ln33_fu_314    |    0    |    0    |    3    |
|          |     select_ln32_fu_360    |    0    |    0    |    3    |
|          |    select_ln32_2_fu_375   |    0    |    0    |    4    |
|          |    select_ln32_3_fu_382   |    0    |    0    |    5    |
|  select  |    select_ln33_1_fu_395   |    0    |    0    |    3    |
|          |    select_ln33_2_fu_414   |    0    |    0    |    4    |
|          |    select_ln33_3_fu_429   |    0    |    0    |    5    |
|          |     select_ln39_fu_602    |    0    |    0    |    32   |
|          |    select_ln39_1_fu_692   |    0    |    0    |    32   |
|          |    select_ln39_2_fu_781   |    0    |    0    |    32   |
|          |    select_ln39_3_fu_870   |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln32_fu_220      |    0    |    0    |    15   |
|          |     add_ln32_1_fu_238     |    0    |    0    |    10   |
|          |     add_ln33_1_fu_260     |    0    |    0    |    13   |
|          |      add_ln34_fu_338      |    0    |    0    |    10   |
|          |      add_ln33_fu_389      |    0    |    0    |    10   |
|    add   |     add_ln38_2_fu_455     |    0    |    0    |    18   |
|          |      add_ln38_fu_461      |    0    |    0    |    18   |
|          |     add_ln38_3_fu_513     |    0    |    0    |    18   |
|          |     add_ln38_1_fu_519     |    0    |    0    |    18   |
|          |     add_ln44_1_fu_541     |    0    |    0    |    12   |
|          |      add_ln44_fu_551      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln32_fu_303      |    0    |    0    |    2    |
|          |      and_ln39_fu_596      |    0    |    0    |    2    |
|          |     and_ln39_1_fu_680     |    0    |    0    |    2    |
|    and   |     and_ln39_2_fu_686     |    0    |    0    |    2    |
|          |     and_ln39_3_fu_769     |    0    |    0    |    2    |
|          |     and_ln39_4_fu_775     |    0    |    0    |    2    |
|          |     and_ln39_5_fu_858     |    0    |    0    |    2    |
|          |     and_ln39_6_fu_864     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln33_fu_309      |    0    |    0    |    2    |
|          |       or_ln38_fu_472      |    0    |    0    |    0    |
|          |      empty_36_fu_483      |    0    |    0    |    0    |
|          |      or_ln38_1_fu_530     |    0    |    0    |    0    |
|          |       or_ln39_fu_590      |    0    |    0    |    2    |
|    or    |      or_ln39_1_fu_656     |    0    |    0    |    2    |
|          |      or_ln39_2_fu_674     |    0    |    0    |    2    |
|          |      or_ln39_3_fu_745     |    0    |    0    |    2    |
|          |      or_ln39_4_fu_763     |    0    |    0    |    2    |
|          |      or_ln39_5_fu_834     |    0    |    0    |    2    |
|          |      or_ln39_6_fu_852     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln32_fu_292      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_881        |    1    |    0    |    0    |
|          |         grp_fu_890        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_168        |    0    |    0    |    0    |
|   fcmp   |         grp_fu_174        |    0    |    0    |    0    |
|          |         grp_fu_178        |    0    |    0    |    0    |
|          |         grp_fu_182        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln32_fu_252     |    0    |    0    |    0    |
|          |     zext_ln32_1_fu_256    |    0    |    0    |    0    |
|          |      j_cast11_fu_322      |    0    |    0    |    0    |
|          |       p_cast_fu_334       |    0    |    0    |    0    |
|          | select_ln33_1_cast_fu_402 |    0    |    0    |    0    |
|          | select_ln33_4_cast_fu_436 |    0    |    0    |    0    |
|          |    p_shl1_0_cast_fu_448   |    0    |    0    |    0    |
|   zext   |      zext_ln38_fu_452     |    0    |    0    |    0    |
|          |     zext_ln38_1_fu_467    |    0    |    0    |    0    |
|          |     zext_ln38_2_fu_478    |    0    |    0    |    0    |
|          |    p_shl1_1_cast_fu_497   |    0    |    0    |    0    |
|          |     zext_ln38_3_fu_509    |    0    |    0    |    0    |
|          |     zext_ln38_4_fu_525    |    0    |    0    |    0    |
|          |     zext_ln38_5_fu_536    |    0    |    0    |    0    |
|          |      zext_ln44_fu_547     |    0    |    0    |    0    |
|          |     zext_ln44_1_fu_877    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_326       |    0    |    0    |    0    |
|          |        p_shl_fu_352       |    0    |    0    |    0    |
|          |        tmp_1_fu_367       |    0    |    0    |    0    |
|bitconcatenate|       p_mid1_fu_406       |    0    |    0    |    0    |
|          |     p_shl_mid1_fu_421     |    0    |    0    |    0    |
|          |       p_shl1_fu_440       |    0    |    0    |    0    |
|          |      p_shl1_1_fu_489      |    0    |    0    |    0    |
|          |      p_shl2_1_fu_501      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_564        |    0    |    0    |    0    |
|          |        tmp_9_fu_613       |    0    |    0    |    0    |
|          |        tmp_s_fu_630       |    0    |    0    |    0    |
|partselect|        tmp_4_fu_702       |    0    |    0    |    0    |
|          |        tmp_5_fu_719       |    0    |    0    |    0    |
|          |        tmp_7_fu_791       |    0    |    0    |    0    |
|          |       tmp_10_fu_808       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln39_fu_574     |    0    |    0    |    0    |
|          |    trunc_ln39_1_fu_623    |    0    |    0    |    0    |
|          |    trunc_ln39_2_fu_640    |    0    |    0    |    0    |
|   trunc  |    trunc_ln39_3_fu_712    |    0    |    0    |    0    |
|          |    trunc_ln39_4_fu_729    |    0    |    0    |    0    |
|          |    trunc_ln39_5_fu_801    |    0    |    0    |    0    |
|          |    trunc_ln39_6_fu_818    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   708   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln44_reg_994    |    8   |
|    and_ln32_reg_957    |    1   |
|        f_reg_920       |    3   |
|        i_reg_906       |    3   |
|    icmp_ln32_reg_934   |    1   |
|    icmp_ln33_reg_938   |    1   |
|indvar_flatten28_reg_927|    8   |
| indvar_flatten_reg_913 |    6   |
|  input_addr_1_reg_979  |   11   |
|  input_addr_2_reg_984  |   11   |
|  input_addr_3_reg_989  |   11   |
|   input_addr_reg_974   |   11   |
|  input_load_1_reg_1006 |   32   |
|  input_load_2_reg_1013 |   32   |
|  input_load_3_reg_1020 |   32   |
|   input_load_reg_999   |   32   |
|    j_cast11_reg_964    |    8   |
|        j_reg_899       |    3   |
|     p_cast_reg_969     |    9   |
| select_ln39_1_reg_1034 |   32   |
| select_ln39_2_reg_1041 |   32   |
|  select_ln39_reg_1027  |   32   |
|   zext_ln32_1_reg_952  |    8   |
|    zext_ln32_reg_947   |    9   |
+------------------------+--------+
|          Total         |   336  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_113 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_113 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_113 |  p8  |   2  |  11  |   22   ||    9    |
|     grp_fu_168    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_174    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_178    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_182    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_881    |  p0  |   3  |   3  |    9   ||    14   |
|     grp_fu_890    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_890    |  p1  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   389  || 4.46629 ||   104   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   708  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   104  |
|  Register |    -   |    -   |   336  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   336  |   812  |
+-----------+--------+--------+--------+--------+
