/*
 * Instance header file for ATSAML21J18BU
 *
 * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2021-06-07T06:15:05Z */
#ifndef _SAML21_GCLK_INSTANCE_
#define _SAML21_GCLK_INSTANCE_


/* ========== Instance Parameter definitions for GCLK peripheral ========== */
#define GCLK_GENDIV_BITS                         (16)       
#define GCLK_GEN_BITS                            (4)        
#define GCLK_GEN_NUM                             (9)        /* Number of Generic Clock Generators */
#define GCLK_GEN_NUM_MSB                         (8)        /* Number of Generic Clock Generators - 1 */
#define GCLK_GEN_SOURCE_NUM_MSB                  (8)        /* Number of Generic Clock Sources - 1 */
#define GCLK_NUM                                 (36)       /* Number of Generic Clock Users */
#define GCLK_SOURCE_BITS                         (4)        
#define GCLK_SOURCE_DFLL48M                      (7)        
#define GCLK_SOURCE_DPLL96M                      (8)        
#define GCLK_SOURCE_GCLKGEN1                     (2)        
#define GCLK_SOURCE_GCLKIN                       (1)        
#define GCLK_SOURCE_NUM                          (9)        /* Number of Generic Clock Sources */
#define GCLK_SOURCE_OSCULP32K                    (3)        
#define GCLK_SOURCE_OSC16M                       (6)        
#define GCLK_SOURCE_OSC32K                       (4)        
#define GCLK_SOURCE_XOSC                         (0)        
#define GCLK_SOURCE_XOSC32K                      (5)        
#define GCLK_INSTANCE_ID                         (6)        

#endif /* _SAML21_GCLK_INSTANCE_ */
