// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module WBArbiter_1(
  input  clock,
  input  reset,
  output io_in_0_ready,
  input  io_in_0_valid,
  output io_in_1_ready,
  input  io_in_1_valid,
  output io_in_2_ready,
  input  io_in_2_valid,
  output io_in_3_ready,
  input  io_in_3_valid,
  output io_out_valid
);

  wire       io_in_3_ready_0;
  wire       io_in_2_ready_0;
  wire       io_in_1_ready_0;
  wire       io_in_0_ready_0;
  reg  [2:0] cancelCounter_0;
  reg  [2:0] cancelCounter_1;
  reg  [2:0] cancelCounter_2;
  reg  [2:0] cancelCounter_3;
  reg        isFull_0;
  reg        isFull_1;
  reg        isFull_2;
  reg        isFull_3;
  reg        hasFull;
  wire       _GEN = io_in_0_valid & ~io_in_0_ready_0;
  wire       _GEN_0 = io_in_0_valid & io_in_0_ready_0;
  wire       _GEN_1 = ~_GEN_0 & isFull_0;
  wire       _GEN_2 = io_in_1_valid & ~io_in_1_ready_0;
  wire       _GEN_3 = io_in_1_valid & io_in_1_ready_0;
  wire       _GEN_4 = ~_GEN_3 & isFull_1;
  wire       _GEN_5 = io_in_2_valid & ~io_in_2_ready_0;
  wire       _GEN_6 = io_in_2_valid & io_in_2_ready_0;
  wire       _GEN_7 = ~_GEN_6 & isFull_2;
  wire       _GEN_8 = io_in_3_valid & ~io_in_3_ready_0;
  wire       _GEN_9 = io_in_3_valid & io_in_3_ready_0;
  wire       _GEN_10 = ~_GEN_9 & isFull_3;
  wire       _GEN_11 =
    ~hasFull
    | ~(io_in_0_valid & isFull_0 | io_in_1_valid & isFull_1 | io_in_2_valid & isFull_2
        | io_in_3_valid & isFull_3);
  wire       finalValid_0 = io_in_0_valid & (_GEN_11 | isFull_0);
  wire       finalValid_1 = io_in_1_valid & (_GEN_11 | isFull_1);
  wire       finalValid_2 = io_in_2_valid & (_GEN_11 | isFull_2);
  wire       finalValid_3 = io_in_3_valid & (_GEN_11 | isFull_3);
  wire       _grant_T = finalValid_0 | finalValid_1;
  wire       _io_out_valid_T = _grant_T | finalValid_2;
  assign io_in_0_ready_0 = finalValid_0 | ~io_in_0_valid;
  assign io_in_1_ready_0 = ~finalValid_0 & finalValid_1 | ~io_in_1_valid;
  assign io_in_2_ready_0 = ~_grant_T & finalValid_2 | ~io_in_2_valid;
  assign io_in_3_ready_0 = ~_io_out_valid_T & finalValid_3 | ~io_in_3_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      cancelCounter_0 <= 3'h0;
      cancelCounter_1 <= 3'h0;
      cancelCounter_2 <= 3'h0;
      cancelCounter_3 <= 3'h0;
      isFull_0 <= 1'h0;
      isFull_1 <= 1'h0;
      isFull_2 <= 1'h0;
      isFull_3 <= 1'h0;
      hasFull <= 1'h0;
    end
    else begin
      if (_GEN) begin
        if (&cancelCounter_0)
          cancelCounter_0 <= 3'h7;
        else
          cancelCounter_0 <= 3'(cancelCounter_0 + 3'h1);
        isFull_0 <= &(cancelCounter_0[2:1]);
      end
      else begin
        if (_GEN_0)
          cancelCounter_0 <= 3'h0;
        isFull_0 <= _GEN_1;
      end
      if (_GEN_2) begin
        if (&cancelCounter_1)
          cancelCounter_1 <= 3'h7;
        else
          cancelCounter_1 <= 3'(cancelCounter_1 + 3'h1);
        isFull_1 <= &(cancelCounter_1[2:1]);
      end
      else begin
        if (_GEN_3)
          cancelCounter_1 <= 3'h0;
        isFull_1 <= _GEN_4;
      end
      if (_GEN_5) begin
        if (&cancelCounter_2)
          cancelCounter_2 <= 3'h7;
        else
          cancelCounter_2 <= 3'(cancelCounter_2 + 3'h1);
        isFull_2 <= &(cancelCounter_2[2:1]);
      end
      else begin
        if (_GEN_6)
          cancelCounter_2 <= 3'h0;
        isFull_2 <= _GEN_7;
      end
      if (_GEN_8) begin
        if (&cancelCounter_3)
          cancelCounter_3 <= 3'h7;
        else
          cancelCounter_3 <= 3'(cancelCounter_3 + 3'h1);
        isFull_3 <= &(cancelCounter_3[2:1]);
      end
      else begin
        if (_GEN_9)
          cancelCounter_3 <= 3'h0;
        isFull_3 <= _GEN_10;
      end
      hasFull <=
        |{_GEN_8 ? (&(cancelCounter_3[2:1])) : _GEN_10,
          _GEN_5 ? (&(cancelCounter_2[2:1])) : _GEN_7,
          _GEN_2 ? (&(cancelCounter_1[2:1])) : _GEN_4,
          _GEN ? (&(cancelCounter_0[2:1])) : _GEN_1};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        cancelCounter_0 = _RANDOM[/*Zero width*/ 1'b0][2:0];
        cancelCounter_1 = _RANDOM[/*Zero width*/ 1'b0][5:3];
        cancelCounter_2 = _RANDOM[/*Zero width*/ 1'b0][8:6];
        cancelCounter_3 = _RANDOM[/*Zero width*/ 1'b0][11:9];
        isFull_0 = _RANDOM[/*Zero width*/ 1'b0][12];
        isFull_1 = _RANDOM[/*Zero width*/ 1'b0][13];
        isFull_2 = _RANDOM[/*Zero width*/ 1'b0][14];
        isFull_3 = _RANDOM[/*Zero width*/ 1'b0][15];
        hasFull = _RANDOM[/*Zero width*/ 1'b0][16];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        cancelCounter_0 = 3'h0;
        cancelCounter_1 = 3'h0;
        cancelCounter_2 = 3'h0;
        cancelCounter_3 = 3'h0;
        isFull_0 = 1'h0;
        isFull_1 = 1'h0;
        isFull_2 = 1'h0;
        isFull_3 = 1'h0;
        hasFull = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = io_in_0_ready_0;
  assign io_in_1_ready = io_in_1_ready_0;
  assign io_in_2_ready = io_in_2_ready_0;
  assign io_in_3_ready = io_in_3_ready_0;
  assign io_out_valid = _io_out_valid_T | finalValid_3;
endmodule

