# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../vhd/reg.vhd" \
"../../../../../../tb/reg_tb.vhd" \

# Do not sort compile order
nosort
