==20552== Cachegrind, a cache and branch-prediction profiler
==20552== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20552== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20552== Command: ./srr-large
==20552== 
--20552-- warning: L3 cache found, using its data for the LL simulation.
--20552-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20552-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20552== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20552== (see section Limitations in user manual)
==20552== NOTE: further instances of this message will not be shown
==20552== 
==20552== I   refs:      919,217,731,559
==20552== I1  misses:              1,560
==20552== LLi misses:              1,557
==20552== I1  miss rate:            0.00%
==20552== LLi miss rate:            0.00%
==20552== 
==20552== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20552== D1  misses:        174,774,410  (    169,351,246 rd   +       5,423,164 wr)
==20552== LLd misses:          4,284,063  (      3,713,517 rd   +         570,546 wr)
==20552== D1  miss rate:             0.0% (            0.1%     +             0.0%  )
==20552== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20552== 
==20552== LL refs:           174,775,970  (    169,352,806 rd   +       5,423,164 wr)
==20552== LL misses:           4,285,620  (      3,715,074 rd   +         570,546 wr)
==20552== LL miss rate:              0.0% (            0.0%     +             0.0%  )
