v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 41900 47300 1 0 0 input-2.sym
{
T 41900 47500 5 10 0 0 0 0 1
net=A0:1
T 42500 48000 5 10 0 0 0 0 1
device=none
T 42400 47400 5 10 1 1 0 7 1
value=A0
}
C 41900 46900 1 0 0 input-2.sym
{
T 41900 47100 5 10 0 0 0 0 1
net=A1:1
T 42500 47600 5 10 0 0 0 0 1
device=none
T 42400 47000 5 10 1 1 0 7 1
value=A1
}
C 41900 46500 1 0 0 input-2.sym
{
T 41900 46700 5 10 0 0 0 0 1
net=A2:1
T 42500 47200 5 10 0 0 0 0 1
device=none
T 42400 46600 5 10 1 1 0 7 1
value=A2
}
C 41900 46100 1 0 0 input-2.sym
{
T 41900 46300 5 10 0 0 0 0 1
net=A3:1
T 42500 46800 5 10 0 0 0 0 1
device=none
T 42400 46200 5 10 1 1 0 7 1
value=A3
}
C 43700 44000 1 0 0 74283-1.sym
{
T 44000 48140 5 10 0 0 0 0 1
device=74283
T 44000 47940 5 10 0 0 0 0 1
footprint=DIP16
T 45400 47800 5 10 1 1 0 6 1
refdes=U9
T 43700 44000 5 10 0 0 0 0 1
x-appdesc=Adder (bits 0-3)
}
N 43300 47400 43700 47400 4
N 43700 47000 43300 47000 4
N 43300 46600 43700 46600 4
N 43700 46200 43300 46200 4
C 46100 47300 1 0 0 output-2.sym
{
T 47000 47500 5 10 0 0 0 0 1
net=ADD0:1
T 46300 48000 5 10 0 0 0 0 1
device=none
T 47000 47400 5 10 1 1 0 1 1
value=ADD0
}
C 46100 46900 1 0 0 output-2.sym
{
T 47000 47100 5 10 0 0 0 0 1
net=ADD1:1
T 46300 47600 5 10 0 0 0 0 1
device=none
T 47000 47000 5 10 1 1 0 1 1
value=ADD1
}
C 46100 46500 1 0 0 output-2.sym
{
T 47000 46700 5 10 0 0 0 0 1
net=ADD2:1
T 46300 47200 5 10 0 0 0 0 1
device=none
T 47000 46600 5 10 1 1 0 1 1
value=ADD2
}
C 46100 46100 1 0 0 output-2.sym
{
T 47000 46300 5 10 0 0 0 0 1
net=ADD3:1
T 46300 46800 5 10 0 0 0 0 1
device=none
T 47000 46200 5 10 1 1 0 1 1
value=ADD3
}
N 45700 47400 46100 47400 4
N 46100 47000 45700 47000 4
N 45700 46600 46100 46600 4
N 46100 46200 45700 46200 4
C 41900 45700 1 0 0 input-2.sym
{
T 41900 45900 5 10 0 0 0 0 1
net=ADDB0:1
T 42500 46400 5 10 0 0 0 0 1
device=none
T 42400 45800 5 10 1 1 0 7 1
value=ADDB0
}
C 41900 45300 1 0 0 input-2.sym
{
T 41900 45500 5 10 0 0 0 0 1
net=ADDB1:1
T 42500 46000 5 10 0 0 0 0 1
device=none
T 42400 45400 5 10 1 1 0 7 1
value=ADDB1
}
C 41900 44900 1 0 0 input-2.sym
{
T 41900 45100 5 10 0 0 0 0 1
net=ADDB2:1
T 42500 45600 5 10 0 0 0 0 1
device=none
T 42400 45000 5 10 1 1 0 7 1
value=ADDB2
}
C 41900 44500 1 0 0 input-2.sym
{
T 41900 44700 5 10 0 0 0 0 1
net=ADDB3:1
T 42500 45200 5 10 0 0 0 0 1
device=none
T 42400 44600 5 10 1 1 0 7 1
value=ADDB3
}
N 43300 45800 43700 45800 4
N 43700 45400 43300 45400 4
N 43300 45000 43700 45000 4
N 43700 44600 43300 44600 4
C 49200 47300 1 0 0 input-2.sym
{
T 49200 47500 5 10 0 0 0 0 1
net=A4:1
T 49800 48000 5 10 0 0 0 0 1
device=none
T 49700 47400 5 10 1 1 0 7 1
value=A4
}
C 49200 46900 1 0 0 input-2.sym
{
T 49200 47100 5 10 0 0 0 0 1
net=A5:1
T 49800 47600 5 10 0 0 0 0 1
device=none
T 49700 47000 5 10 1 1 0 7 1
value=A5
}
C 49200 46500 1 0 0 input-2.sym
{
T 49200 46700 5 10 0 0 0 0 1
net=A6:1
T 49800 47200 5 10 0 0 0 0 1
device=none
T 49700 46600 5 10 1 1 0 7 1
value=A6
}
C 49200 46100 1 0 0 input-2.sym
{
T 49200 46300 5 10 0 0 0 0 1
net=A7:1
T 49800 46800 5 10 0 0 0 0 1
device=none
T 49700 46200 5 10 1 1 0 7 1
value=A7
}
C 51000 44000 1 0 0 74283-1.sym
{
T 51300 48140 5 10 0 0 0 0 1
device=74283
T 51300 47940 5 10 0 0 0 0 1
footprint=DIP16
T 52700 47800 5 10 1 1 0 6 1
refdes=U10
T 51000 44000 5 10 0 0 0 0 1
x-appdesc=Adder (bits 4-7)
}
N 50600 47400 51000 47400 4
N 51000 47000 50600 47000 4
N 50600 46600 51000 46600 4
N 51000 46200 50600 46200 4
C 53400 47300 1 0 0 output-2.sym
{
T 54300 47500 5 10 0 0 0 0 1
net=ADD4:1
T 53600 48000 5 10 0 0 0 0 1
device=none
T 54300 47400 5 10 1 1 0 1 1
value=ADD4
}
C 53400 46900 1 0 0 output-2.sym
{
T 54300 47100 5 10 0 0 0 0 1
net=ADD5:1
T 53600 47600 5 10 0 0 0 0 1
device=none
T 54300 47000 5 10 1 1 0 1 1
value=ADD5
}
C 53400 46500 1 0 0 output-2.sym
{
T 54300 46700 5 10 0 0 0 0 1
net=ADD6:1
T 53600 47200 5 10 0 0 0 0 1
device=none
T 54300 46600 5 10 1 1 0 1 1
value=ADD6
}
C 53400 46100 1 0 0 output-2.sym
{
T 54300 46300 5 10 0 0 0 0 1
net=ADD7:1
T 53600 46800 5 10 0 0 0 0 1
device=none
T 54300 46200 5 10 1 1 0 1 1
value=ADD7
}
N 53000 47400 53400 47400 4
N 53400 47000 53000 47000 4
N 53000 46600 53400 46600 4
N 53400 46200 53000 46200 4
C 49200 45700 1 0 0 input-2.sym
{
T 49200 45900 5 10 0 0 0 0 1
net=ADDB4:1
T 49800 46400 5 10 0 0 0 0 1
device=none
T 49700 45800 5 10 1 1 0 7 1
value=ADDB4
}
C 49200 45300 1 0 0 input-2.sym
{
T 49200 45500 5 10 0 0 0 0 1
net=ADDB5:1
T 49800 46000 5 10 0 0 0 0 1
device=none
T 49700 45400 5 10 1 1 0 7 1
value=ADDB5
}
C 49200 44900 1 0 0 input-2.sym
{
T 49200 45100 5 10 0 0 0 0 1
net=ADDB6:1
T 49800 45600 5 10 0 0 0 0 1
device=none
T 49700 45000 5 10 1 1 0 7 1
value=ADDB6
}
C 49200 44500 1 0 0 input-2.sym
{
T 49200 44700 5 10 0 0 0 0 1
net=ADDB7:1
T 49800 45200 5 10 0 0 0 0 1
device=none
T 49700 44600 5 10 1 1 0 7 1
value=ADDB7
}
N 50600 45800 51000 45800 4
N 51000 45400 50600 45400 4
N 50600 45000 51000 45000 4
N 51000 44600 50600 44600 4
N 45700 45800 46100 45800 4
N 46100 44200 46100 45800 4
N 46100 44200 51000 44200 4
{
T 46300 44200 5 10 1 1 0 0 1
netname=HALFCARRY
}
C 41900 44100 1 0 0 input-2.sym
{
T 41900 44300 5 10 0 0 0 0 1
net=SUB:1
T 42500 44800 5 10 0 0 0 0 1
device=none
T 42400 44200 5 10 1 1 0 7 1
value=SUB
}
N 43300 44200 43700 44200 4
T 50000 40700 9 10 1 0 0 0 1
ALU adder
T 49900 40400 9 10 1 0 0 0 1
adder.sch
C 53400 45700 1 0 0 output-2.sym
{
T 54300 45900 5 10 0 0 0 0 1
net=CARRY:1
T 53600 46400 5 10 0 0 0 0 1
device=none
T 54300 45800 5 10 1 1 0 1 1
value=CARRY
}
N 53000 45800 53400 45800 4
