# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SAD.srcs/sources_1/new/FSM.vhd" \
"../../../../SAD.srcs/sources_1/new/I.vhd" \
"../../../../SAD.srcs/sources_1/new/abs_dif.vhd" \
"../../../../SAD.srcs/sources_1/new/comparador.vhd" \
"../../../../SAD.srcs/sources_1/new/display.vhd" \
"../../../../SAD.srcs/sources_1/new/operacional.vhd" \
"../../../../SAD.srcs/sources_1/new/registrador_SAD.vhd" \
"../../../../SAD.srcs/sources_1/new/registrador_soma.vhd" \
"../../../../SAD.srcs/sources_1/new/somador.vhd" \
"../../../../SAD.srcs/sources_1/new/top_level.vhd" \
"../../../../SAD.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
