{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646611992354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646611992354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 19:13:12 2022 " "Processing started: Sun Mar 06 19:13:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646611992354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646611992354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Emdad_MdShahid_03_02_2022_four_bit_add_sub -c Emdad_MdShahid_03_02_2022_four_bit_add_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off Emdad_MdShahid_03_02_2022_four_bit_add_sub -c Emdad_MdShahid_03_02_2022_four_bit_add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646611992354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646611992730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646611992730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc_342/assignments/lab 3/emdad_mdshahid_03_02_2022_half_adder/emdad_mdshahid_03_02_2022_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /csc_342/assignments/lab 3/emdad_mdshahid_03_02_2022_half_adder/emdad_mdshahid_03_02_2022_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_MdShahid_03_02_2022_half_adder-BEHAV_FA " "Found design unit 1: Emdad_MdShahid_03_02_2022_half_adder-BEHAV_FA" {  } { { "../Emdad_MdShahid_03_02_2022_half_adder/Emdad_MdShahid_03_02_2022_half_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_half_adder/Emdad_MdShahid_03_02_2022_half_adder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646612000049 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_MdShahid_03_02_2022_half_adder " "Found entity 1: Emdad_MdShahid_03_02_2022_half_adder" {  } { { "../Emdad_MdShahid_03_02_2022_half_adder/Emdad_MdShahid_03_02_2022_half_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_half_adder/Emdad_MdShahid_03_02_2022_half_adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646612000049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646612000049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc_342/assignments/lab 3/emdad_mdshahid_03_02_2022_one_bit_full_adder/emdad_mdshahid_03_02_2022_one_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /csc_342/assignments/lab 3/emdad_mdshahid_03_02_2022_one_bit_full_adder/emdad_mdshahid_03_02_2022_one_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_MdShahid_03_02_2022_one_bit_full_adder-LogicFunc " "Found design unit 1: Emdad_MdShahid_03_02_2022_one_bit_full_adder-LogicFunc" {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646612000056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_MdShahid_03_02_2022_one_bit_full_adder " "Found entity 1: Emdad_MdShahid_03_02_2022_one_bit_full_adder" {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646612000056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646612000056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_mdshahid_03_02_2022_four_bit_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_mdshahid_03_02_2022_four_bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_MdShahid_03_02_2022_four_bit_add_sub-LogicFunc " "Found design unit 1: Emdad_MdShahid_03_02_2022_four_bit_add_sub-LogicFunc" {  } { { "Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_four_bit_add_sub/Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646612000057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_MdShahid_03_02_2022_four_bit_add_sub " "Found entity 1: Emdad_MdShahid_03_02_2022_four_bit_add_sub" {  } { { "Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_four_bit_add_sub/Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646612000057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646612000057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Emdad_MdShahid_03_02_2022_four_bit_add_sub " "Elaborating entity \"Emdad_MdShahid_03_02_2022_four_bit_add_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646612000104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Emdad_MdShahid_03_02_2022_one_bit_full_adder Emdad_MdShahid_03_02_2022_one_bit_full_adder:Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0 " "Elaborating entity \"Emdad_MdShahid_03_02_2022_one_bit_full_adder\" for hierarchy \"Emdad_MdShahid_03_02_2022_one_bit_full_adder:Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0\"" {  } { { "Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" "Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_four_bit_add_sub/Emdad_MdShahid_03_02_2022_four_bit_add_sub.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646612000131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Emdad_MdShahid_03_02_2022_half_adder Emdad_MdShahid_03_02_2022_one_bit_full_adder:Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0\|Emdad_MdShahid_03_02_2022_half_adder:Emdad_MdShahid_03_06_2022_HA_1 " "Elaborating entity \"Emdad_MdShahid_03_02_2022_half_adder\" for hierarchy \"Emdad_MdShahid_03_02_2022_one_bit_full_adder:Emdad_MdShahid_03_02_2022_four_bit_add_sub_FA0\|Emdad_MdShahid_03_02_2022_half_adder:Emdad_MdShahid_03_06_2022_HA_1\"" {  } { { "../Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" "Emdad_MdShahid_03_06_2022_HA_1" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_one_bit_full_adder/Emdad_MdShahid_03_02_2022_one_bit_full_adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646612000146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646612000778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646612001205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646612001205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646612001357 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646612001357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646612001357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646612001357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646612001367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 19:13:21 2022 " "Processing ended: Sun Mar 06 19:13:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646612001367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646612001367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646612001367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646612001367 ""}
