var g_data = {"11":{"st":"inst","pa":0,"n":"/top/DUT/write_dataA","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"write_dataA","s":11,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[18,18,1]}}},"12":{"st":"inst","pa":0,"n":"/top/DUT/read_dataA","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"read_dataA","s":12,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[18,18,1]}}},"13":{"st":"inst","pa":0,"n":"/top/DUT/write_dataB","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"write_dataB","s":13,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[18,18,1]}}},"14":{"st":"inst","pa":0,"n":"/top/DUT/read_dataB","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"read_dataB","s":14,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[18,18,1]}}},"15":{"st":"inst","pa":0,"n":"/top/DUT/w_enableA","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"w_enableA","s":15,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[6,6,1]}}},"16":{"st":"inst","pa":0,"n":"/top/DUT/w_enableB","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"w_enableB","s":16,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[6,6,1]}}},"17":{"st":"inst","pa":0,"n":"/top/DUT/addressA","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"addressA","s":17,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[18,18,1]}}},"18":{"st":"inst","pa":0,"n":"/top/DUT/addressB","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"addressB","s":18,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[18,18,1]}}},"19":{"st":"inst","pa":0,"n":"/top/DUT/enableA","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"enableA","s":19,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[6,6,1]}}},"20":{"st":"inst","pa":0,"n":"/top/DUT/enableB","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"enableB","s":20,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[6,6,1]}}},"10":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":15,"du":{"n":"work.dual_port_ram","s":7,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"z":1}],"children":[{"n":"enableB","id":20,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"enableA","id":19,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"addressB","id":18,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"addressA","id":17,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"w_enableB","id":16,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"w_enableA","id":15,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"read_dataB","id":14,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"write_dataB","id":13,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"read_dataA","id":12,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"write_dataA","id":11,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[66,66],"b":[16,16],"t":[132,132]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[16,16,1],"t":[116,116,1]}}},"21":{"st":"inst","pa":0,"n":"/top/in0","l":"SystemVerilog","sn":15,"du":{"n":"work.dual_iff","s":1,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"in0","s":21,"z":1}],"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[60,60,1]}}},"9":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":15,"du":{"n":"work.top","s":6,"b":1},"bc":[{"n":"top","s":9,"z":1}],"children":[{"n":"in0","id":21,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"DUT","id":10,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[86,86],"b":[16,16],"t":[196,196]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[4,4,1]}}},"24":{"st":"inst","pa":0,"n":"/pkg","l":"SystemVerilog","sn":4,"du":{"n":"work.pkg","s":4,"b":1},"bc":[{"n":"pkg","s":24,"z":1}],"loc":{"cp":86.12,"data":{"s":[272,250,1],"b":[47,37,1],"fc":[30,18,1],"gb":[276,276,1],"cvpc":[20,1],"g":[4,100.00,1],"a":[1,1,1]}}},"1":{"st":"du","pa":0,"n":"work.dual_iff","l":"SystemVerilog","sn":1,"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[60,60,1]}}},"7":{"st":"du","pa":0,"n":"work.dual_port_ram","l":"Verilog","sn":16,"one_inst":10,"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[16,16,1],"t":[116,116,1]}}},"8":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":16,"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[18,18,1]}}},"4":{"st":"du","pa":0,"n":"work.pkg","l":"SystemVerilog","sn":4,"one_inst":24,"loc":{"cp":86.12,"data":{"s":[272,250,1],"b":[47,37,1],"fc":[30,18,1],"gb":[276,276,1],"cvpc":[20,1],"g":[4,100.00,1],"a":[1,1,1]}}},"6":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":15,"one_inst":9,"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[4,4,1]}}}};
processSummaryData(g_data);