<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Git/ec16_on_ice/Radiant/ec16_on_ice/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package 'env'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package 'numeric_std'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package 'numeric_std_unsigned'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body 'numeric_std_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package 'fixed_float_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2023.1/cae_library/synthesis/verilog/iCE40UP.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
(VERI-1482) Analyzing Verilog file 'C:/Git/ec16_on_ice/Radiant/ec16_on_ice/pll_25_20/rtl/pll_25_20.v'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(5,9-5,18) (VHDL-1014) analyzing package 'icy40_lib'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(114,8-114,19) (VHDL-1012) analyzing entity 'icy40_reset'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(121,14-121,19) (VHDL-1010) analyzing architecture 'synth'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(154,8-154,19) (VHDL-1012) analyzing entity 'icy40_lsosc'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(158,14-158,19) (VHDL-1010) analyzing architecture 'synth'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(174,8-174,19) (VHDL-1012) analyzing entity 'icy40_ebr_i'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(192,14-192,19) (VHDL-1010) analyzing architecture 'synth'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(241,8-241,21) (VHDL-1012) analyzing entity 'icy40_sp16k16'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(252,14-252,19) (VHDL-1010) analyzing architecture 'synth'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(281,8-281,25) (VHDL-1012) analyzing entity 'icy40_dipsw_7segm'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(302,14-302,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/icy40_source/icy40_top.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/icy40_source/icy40_top.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_top.vhd(33,8-33,13) (VHDL-1012) analyzing entity 'icy40'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_top.vhd(74,14-74,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/icy40_source/icy40_led.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/icy40_source/icy40_led.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_led.vhd(16,8-16,17) (VHDL-1012) analyzing entity 'icy40_led'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_led.vhd(26,14-26,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_top.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_top.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_top.vhd(15,8-15,12) (VHDL-1012) analyzing entity 'ec16'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_top.vhd(34,14-34,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_ebr.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_ebr.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_ebr.vhd(16,8-16,17) (VHDL-1012) analyzing entity 'icy40_led'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_ebr.vhd(26,14-26,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_sp.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_sp.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sp.vhd(18,8-18,15) (VHDL-1012) analyzing entity 'ec16_sp'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sp.vhd(29,14-29,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_sf.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_sf.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sf.vhd(17,8-17,15) (VHDL-1012) analyzing entity 'ec16_sf'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sf.vhd(32,14-32,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_sc.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_sc.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sc.vhd(18,8-18,15) (VHDL-1012) analyzing entity 'ec16_sc'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sc.vhd(33,14-33,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_pc.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_pc.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_pc.vhd(19,8-19,15) (VHDL-1012) analyzing entity 'ec16_pc'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_pc.vhd(30,14-30,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_mc.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_mc.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_mc.vhd(18,8-18,15) (VHDL-1012) analyzing entity 'ec16_mc'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_mc.vhd(64,14-64,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_intmem.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_intmem.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intmem.vhd(18,8-18,19) (VHDL-1012) analyzing entity 'ec16_intmem'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intmem.vhd(30,14-30,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_intinj.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_intinj.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intinj.vhd(18,8-18,19) (VHDL-1012) analyzing entity 'ec16_intinj'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intinj.vhd(26,14-26,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd(15,8-15,20) (VHDL-1012) analyzing entity 'ec16_intflag'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd(32,14-32,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_intctl.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_intctl.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intctl.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_intctl'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intctl.vhd(37,14-37,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_intcoord.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_intcoord.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intcoord.vhd(16,8-16,21) (VHDL-1012) analyzing entity 'ec16_intcoord'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intcoord.vhd(30,14-30,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_ext_mngt.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_ext_mngt.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_ext_mngt.vhd(33,8-33,21) (VHDL-1012) analyzing entity 'ec16_ext_mngt'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_ext_mngt.vhd(49,14-49,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_decode.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_decode.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_decode.vhd(33,8-33,19) (VHDL-1012) analyzing entity 'ec16_decode'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_decode.vhd(49,14-49,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_spf.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_spf.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_spf.vhd(15,8-15,20) (VHDL-1012) analyzing entity 'ec16_dec_spf'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_spf.vhd(24,14-24,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_si.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_si.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_si.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_si'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_si.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_se.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_se.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_se.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_se'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_se.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_rti.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_rti.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_rti.vhd(15,8-15,20) (VHDL-1012) analyzing entity 'ec16_dec_rti'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_rti.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pi.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pi.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pi.vhd(17,8-17,19) (VHDL-1012) analyzing entity 'ec16_dec_pi'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pi.vhd(27,14-27,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pf.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pf.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pf.vhd(16,8-16,19) (VHDL-1012) analyzing entity 'ec16_dec_pf'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pf.vhd(27,14-27,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_oe.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_oe.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_oe.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_oe'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_oe.vhd(24,14-24,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iw.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iw.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iw.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_iw'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iw.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ir.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ir.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ir.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_ir'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ir.vhd(24,14-24,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_im.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_im.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_im.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_im'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_im.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iee.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iee.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iee.vhd(15,8-15,20) (VHDL-1012) analyzing entity 'ec16_dec_iee'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iee.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ied.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ied.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ied.vhd(15,8-15,20) (VHDL-1012) analyzing entity 'ec16_dec_ied'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ied.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_id.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_id.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_id.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_id'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_id.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ia.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ia.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ia.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_ia'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ia.vhd(24,14-24,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ew.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ew.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ew.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_ew'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ew.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_er.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_er.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_er.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_er'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_er.vhd(28,14-28,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ea.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ea.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ea.vhd(18,8-18,19) (VHDL-1012) analyzing entity 'ec16_dec_ea'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ea.vhd(26,14-26,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ci.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ci.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ci.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_ci'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ci.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ce.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ce.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ce.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_ce'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ce.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_cd.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_cd.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_cd.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_cd'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_cd.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ai.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ai.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ai.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_ai'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ai.vhd(24,14-24,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_afn.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_afn.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_afn.vhd(15,8-15,20) (VHDL-1012) analyzing entity 'ec16_dec_afn'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_afn.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ae.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ae.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ae.vhd(15,8-15,19) (VHDL-1012) analyzing entity 'ec16_dec_ae'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ae.vhd(24,14-24,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/ec16_source/ec16_alu.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/ec16_source/ec16_alu.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_alu.vhd(18,8-18,16) (VHDL-1012) analyzing entity 'ec16_alu'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_alu.vhd(33,14-33,17) (VHDL-1010) analyzing architecture 'syn'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/RippleFifo_Package.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/RippleFifo_Package.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/RippleFifo_Package.vhd(5,9-5,27) (VHDL-1014) analyzing package 'ripplefifo_package'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd(5,8-5,25) (VHDL-1012) analyzing entity 'ripple_fifo_slice'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd(19,14-19,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/ripple_fifo.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/ripple_fifo.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo.vhd(7,8-7,19) (VHDL-1012) analyzing entity 'ripple_fifo'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo.vhd(22,14-22,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart_Package.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart_Package.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Package.vhd(5,9-5,21) (VHDL-1014) analyzing package 'fart_package'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_FSM.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_FSM.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_FSM.vhd(7,8-7,14) (VHDL-1012) analyzing entity 'tx_fsm'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_FSM.vhd(19,14-19,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_BaudTick.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_BaudTick.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_BaudTick.vhd(7,8-7,19) (VHDL-1012) analyzing entity 'tx_baudtick'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_BaudTick.vhd(15,14-15,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart_Transmitter.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart_Transmitter.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Transmitter.vhd(8,8-8,24) (VHDL-1012) analyzing entity 'fart_transmitter'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Transmitter.vhd(22,14-22,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_BaudTick.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_BaudTick.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_BaudTick.vhd(7,8-7,19) (VHDL-1012) analyzing entity 'rx_baudtick'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_BaudTick.vhd(15,14-15,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart_Receiver.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart_Receiver.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Receiver.vhd(8,8-8,21) (VHDL-1012) analyzing entity 'fart_receiver'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Receiver.vhd(22,14-22,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart.vhd(7,8-7,12) (VHDL-1012) analyzing entity 'fart'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart.vhd(26,14-26,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_FSM.vhd'
Analyzing VHDL file C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_FSM.vhd
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_FSM.vhd(7,8-7,14) (VHDL-1012) analyzing entity 'rx_fsm'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_FSM.vhd(19,14-19,19) (VHDL-1010) analyzing architecture 'synth'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_top.vhd(33,8-33,13) (VHDL-1067) elaborating 'icy40(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_top.vhd(190,2-195,4) (VHDL-1399) switching to Verilog mode to elaborate module 'pll_25_20'
INFO <2049992> - C:/Git/ec16_on_ice/Radiant/ec16_on_ice/pll_25_20/rtl/pll_25_20.v(11,8-11,17) (VERI-1018) compiling module 'pll_25_20_uniq_1'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_top.vhd(190,2-195,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(154,8-154,19) (VHDL-1067) elaborating 'icy40_lsosc_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(160,2-161,60) (VHDL-1399) switching to Verilog mode to elaborate module 'LSOSC'
INFO <2049992> - C:/lscc/radiant/2023.1/cae_library/synthesis/verilog/iCE40UP.v(764,8-764,13) (VERI-1018) compiling module 'LSOSC_uniq_1'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(160,2-161,60) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(114,8-114,19) (VHDL-1067) elaborating 'icy40_reset_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_top.vhd(15,8-15,12) (VHDL-1067) elaborating 'ec16_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sf.vhd(17,8-17,15) (VHDL-1067) elaborating 'ec16_sf_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_alu.vhd(18,8-18,16) (VHDL-1067) elaborating 'ec16_alu_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sp.vhd(18,8-18,15) (VHDL-1067) elaborating 'ec16_sp_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intmem.vhd(18,8-18,19) (VHDL-1067) elaborating 'ec16_intmem_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_pc.vhd(19,8-19,15) (VHDL-1067) elaborating 'ec16_pc_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intinj.vhd(18,8-18,19) (VHDL-1067) elaborating 'ec16_intinj_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_sc.vhd(18,8-18,15) (VHDL-1067) elaborating 'ec16_sc_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_mc.vhd(18,8-18,15) (VHDL-1067) elaborating 'ec16_mc_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pi.vhd(17,8-17,19) (VHDL-1067) elaborating 'ec16_dec_pi_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_pf.vhd(16,8-16,19) (VHDL-1067) elaborating 'ec16_dec_pf_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ea.vhd(18,8-18,19) (VHDL-1067) elaborating 'ec16_dec_ea_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ew.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_ew_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_er.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_er_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_oe.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_oe_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_spf.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_dec_spf_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_id.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_id_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ia.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_ia_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iw.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_iw_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ir.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_ir_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ai.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_ai_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ae.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_ae_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_si.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_si_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_se.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_se_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ce.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_ce_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_cd.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_cd_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_iee.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_dec_iee_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ied.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_dec_ied_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_ci.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_ci_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_im.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_dec_im_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_rti.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_dec_rti_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_dec_afn.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_dec_afn_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intctl.vhd(15,8-15,19) (VHDL-1067) elaborating 'ec16_intctl_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intcoord.vhd(16,8-16,21) (VHDL-1067) elaborating 'ec16_intcoord_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_intflag_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_intflag_uniq_1(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_intflag_uniq_2(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd(15,8-15,20) (VHDL-1067) elaborating 'ec16_intflag_uniq_3(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/ec16_source/ec16_decode.vhd(33,8-33,19) (VHDL-1067) elaborating 'ec16_decode_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(174,8-174,19) (VHDL-1067) elaborating 'icy40_ebr_i_uniq_0(synth)'
WARNING <2049991> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(202,14-202,23) (VHDL-1517) readline() is called past the end of file 'text_file'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_led.vhd(16,8-16,17) (VHDL-1067) elaborating 'icy40_led_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(281,8-281,25) (VHDL-1067) elaborating 'icy40_dipsw_7segm_uniq_0(syn)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart.vhd(7,8-7,12) (VHDL-1067) elaborating 'fart_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Transmitter.vhd(8,8-8,24) (VHDL-1067) elaborating 'fart_transmitter_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo.vhd(7,8-7,19) (VHDL-1067) elaborating 'ripple_fifo_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd(5,8-5,25) (VHDL-1067) elaborating 'ripple_fifo_slice_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd(5,8-5,25) (VHDL-1067) elaborating 'ripple_fifo_slice_uniq_1(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_FSM.vhd(7,8-7,14) (VHDL-1067) elaborating 'tx_fsm_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Tx_BaudTick.vhd(7,8-7,19) (VHDL-1067) elaborating 'tx_baudtick_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Receiver.vhd(8,8-8,21) (VHDL-1067) elaborating 'fart_receiver_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_FSM.vhd(7,8-7,14) (VHDL-1067) elaborating 'rx_fsm_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/Fart_Rx_BaudTick.vhd(7,8-7,19) (VHDL-1067) elaborating 'rx_baudtick_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo.vhd(7,8-7,19) (VHDL-1067) elaborating 'ripple_fifo_uniq_1(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd(5,8-5,25) (VHDL-1067) elaborating 'ripple_fifo_slice_uniq_2(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd(5,8-5,25) (VHDL-1067) elaborating 'ripple_fifo_slice_uniq_3(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(241,8-241,21) (VHDL-1067) elaborating 'icy40_sp16k16_uniq_0(synth)'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(256,2-268,4) (VHDL-1399) switching to Verilog mode to elaborate module 'SP256K'
INFO <2049992> - C:/lscc/radiant/2023.1/cae_library/synthesis/verilog/iCE40UP.v(742,8-742,14) (VERI-1018) compiling module 'SP256K_uniq_1'
INFO <2049992> - C:/Git/ec16_on_ice/source/icy40_source/icy40_lib.vhd(256,2-268,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
Done: design load finished with (0) errors, and (1) warnings

</PRE></BODY></HTML>