# vsim -c tb_regFile_bypass_hier -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:14:27 on Feb 20,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.4.0-100-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.tb_regFile_bypass_hier
# Loading __work.regFile_bypass_hier
# Loading __work.clkrst
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg16
# Loading __work.dff
# log -howmany -rec /* 
# 739
#  run -all
# Simulation 1000 cycles
# Cycle:    0 R1 Sel: 0x4 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x1 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x3 W Data: 0xd609 W Enable: 0x1
# Cycle:    1 R1 Sel: 0x5 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x5 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x1 W Data: 0x5212 W Enable: 0x1
# Cycle:    2 R1 Sel: 0x6 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x5 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x4 W Data: 0x57ed W Enable: 0x1
# Cycle:    3 R1 Sel: 0x6 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x5 R2 Data: 0xd2aa Expected R2 Data: 0xd2aa W Sel: 0x5 W Data: 0xd2aa W Enable: 0x1
# FYI: Read/write of same port in cycle    3
# Cycle:    4 R1 Sel: 0x2 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x7 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x6 W Data: 0x69f2 W Enable: 0x0
# Cycle:    5 R1 Sel: 0x5 R1 Data: 0x28bd Expected R1 Data: 0x28bd R2 Sel: 0x4 R2 Data: 0x57ed Expected R2 Data: 0x57ed W Sel: 0x5 W Data: 0x28bd W Enable: 0x1
# FYI: Read/write of same port in cycle    5
# Cycle:    6 R1 Sel: 0x3 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x2 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x0 W Data: 0x2280 W Enable: 0x0
# Cycle:    7 R1 Sel: 0x5 R1 Data: 0xb813 Expected R1 Data: 0xb813 R2 Sel: 0x6 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x5 W Data: 0xb813 W Enable: 0x1
# FYI: Read/write of same port in cycle    7
# Cycle:    8 R1 Sel: 0x3 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x5 R2 Data: 0xb813 Expected R2 Data: 0xb813 W Sel: 0x6 W Data: 0x4a02 W Enable: 0x1
# Cycle:    9 R1 Sel: 0x7 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x3 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x2 W Data: 0x650a W Enable: 0x0
# Cycle:   10 R1 Sel: 0x2 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x2 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x0 W Data: 0xb341 W Enable: 0x0
# FYI: Both read ports are same in cycle   10
# Cycle:   11 R1 Sel: 0x1 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x3 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x6 W Data: 0x65b6 W Enable: 0x0
# Cycle:   12 R1 Sel: 0x4 R1 Data: 0x57ed Expected R1 Data: 0x57ed R2 Sel: 0x2 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x1 W Data: 0x9a0b W Enable: 0x1
# Cycle:   13 R1 Sel: 0x7 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x3 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x6 W Data: 0x333a W Enable: 0x1
# Cycle:   14 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x1 R2 Data: 0x9a0b Expected R2 Data: 0x9a0b W Sel: 0x4 W Data: 0x0762 W Enable: 0x1
# FYI: Both read ports are same in cycle   14
# Cycle:   15 R1 Sel: 0x7 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x0 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x7 W Data: 0x60b7 W Enable: 0x0
# Cycle:   16 R1 Sel: 0x3 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x1 R2 Data: 0x9a0b Expected R2 Data: 0x9a0b W Sel: 0x0 W Data: 0x3249 W Enable: 0x1
# Cycle:   17 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x6 R2 Data: 0x333a Expected R2 Data: 0x333a W Sel: 0x2 W Data: 0x7f0c W Enable: 0x0
# Cycle:   18 R1 Sel: 0x7 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x5 R2 Data: 0xb813 Expected R2 Data: 0xb813 W Sel: 0x6 W Data: 0xdb12 W Enable: 0x1
# Cycle:   19 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x7 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x5 W Data: 0xf6d3 W Enable: 0x0
# Cycle:   20 R1 Sel: 0x3 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x1 R2 Data: 0x9a0b Expected R2 Data: 0x9a0b W Sel: 0x2 W Data: 0xae3f W Enable: 0x0
# Cycle:   21 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x2 W Data: 0xf29c W Enable: 0x0
# FYI: Both read ports are same in cycle   21
# Cycle:   22 R1 Sel: 0x3 R1 Data: 0xa82f Expected R1 Data: 0xa82f R2 Sel: 0x3 R2 Data: 0xa82f Expected R2 Data: 0xa82f W Sel: 0x3 W Data: 0xa82f W Enable: 0x1
# FYI: Both read ports are same in cycle   22
# FYI: Read/write of same port in cycle   22
# Cycle:   23 R1 Sel: 0x4 R1 Data: 0x0762 Expected R1 Data: 0x0762 R2 Sel: 0x7 R2 Data: 0x0000 Expected R2 Data: 0x0000 W Sel: 0x6 W Data: 0x36cb W Enable: 0x0
# Cycle:   24 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x5 R2 Data: 0x6cda Expected R2 Data: 0x6cda W Sel: 0x5 W Data: 0x6cda W Enable: 0x1
# FYI: Read/write of same port in cycle   24
# Cycle:   25 R1 Sel: 0x7 R1 Data: 0x0000 Expected R1 Data: 0x0000 R2 Sel: 0x1 R2 Data: 0x9a0b Expected R2 Data: 0x9a0b W Sel: 0x0 W Data: 0xff44 W Enable: 0x0
# Cycle:   26 R1 Sel: 0x3 R1 Data: 0xa82f Expected R1 Data: 0xa82f R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x2 W Data: 0xaddc W Enable: 0x1
# Cycle:   27 R1 Sel: 0x3 R1 Data: 0xa82f Expected R1 Data: 0xa82f R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x7 W Data: 0xe94e W Enable: 0x0
# Cycle:   28 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x0 R2 Data: 0x3249 Expected R2 Data: 0x3249 W Sel: 0x0 W Data: 0x8779 W Enable: 0x0
# Cycle:   29 R1 Sel: 0x3 R1 Data: 0xca59 Expected R1 Data: 0xca59 R2 Sel: 0x4 R2 Data: 0x0762 Expected R2 Data: 0x0762 W Sel: 0x3 W Data: 0xca59 W Enable: 0x1
# FYI: Read/write of same port in cycle   29
# Cycle:   30 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x5 R2 Data: 0x6cda Expected R2 Data: 0x6cda W Sel: 0x2 W Data: 0xe276 W Enable: 0x0
# Cycle:   31 R1 Sel: 0x5 R1 Data: 0x6cda Expected R1 Data: 0x6cda R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x7 W Data: 0x9b04 W Enable: 0x1
# Cycle:   32 R1 Sel: 0x4 R1 Data: 0x0762 Expected R1 Data: 0x0762 R2 Sel: 0x0 R2 Data: 0x3249 Expected R2 Data: 0x3249 W Sel: 0x5 W Data: 0xd928 W Enable: 0x1
# Cycle:   33 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x0 R2 Data: 0x3249 Expected R2 Data: 0x3249 W Sel: 0x5 W Data: 0x451c W Enable: 0x1
# Cycle:   34 R1 Sel: 0x4 R1 Data: 0x0762 Expected R1 Data: 0x0762 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x5 W Data: 0x08da W Enable: 0x0
# Cycle:   35 R1 Sel: 0x0 R1 Data: 0x3249 Expected R1 Data: 0x3249 R2 Sel: 0x3 R2 Data: 0xca59 Expected R2 Data: 0xca59 W Sel: 0x6 W Data: 0x99ba W Enable: 0x0
# Cycle:   36 R1 Sel: 0x5 R1 Data: 0x451c Expected R1 Data: 0x451c R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x7 W Data: 0x00b9 W Enable: 0x0
# Cycle:   37 R1 Sel: 0x0 R1 Data: 0x3249 Expected R1 Data: 0x3249 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x5 W Data: 0x1ab6 W Enable: 0x0
# Cycle:   38 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x0 R2 Data: 0x3249 Expected R2 Data: 0x3249 W Sel: 0x3 W Data: 0x9b7e W Enable: 0x1
# Cycle:   39 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x7 W Data: 0xee61 W Enable: 0x1
# Cycle:   40 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x0 R2 Data: 0x3249 Expected R2 Data: 0x3249 W Sel: 0x5 W Data: 0x59f5 W Enable: 0x1
# Cycle:   41 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x5 R2 Data: 0x59f5 Expected R2 Data: 0x59f5 W Sel: 0x3 W Data: 0xb498 W Enable: 0x1
# Cycle:   42 R1 Sel: 0x4 R1 Data: 0x0762 Expected R1 Data: 0x0762 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x0 W Data: 0xd14e W Enable: 0x1
# Cycle:   43 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x7 W Data: 0x66e6 W Enable: 0x0
# Cycle:   44 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x5 R2 Data: 0x59f5 Expected R2 Data: 0x59f5 W Sel: 0x0 W Data: 0xff9e W Enable: 0x1
# Cycle:   45 R1 Sel: 0x0 R1 Data: 0xff9e Expected R1 Data: 0xff9e R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x3 W Data: 0x4113 W Enable: 0x1
# Cycle:   46 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x1 W Data: 0xabc4 W Enable: 0x0
# Cycle:   47 R1 Sel: 0x4 R1 Data: 0x0762 Expected R1 Data: 0x0762 R2 Sel: 0x7 R2 Data: 0xee61 Expected R2 Data: 0xee61 W Sel: 0x2 W Data: 0x9086 W Enable: 0x0
# Cycle:   48 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x5 R2 Data: 0x59f5 Expected R2 Data: 0x59f5 W Sel: 0x4 W Data: 0xcd84 W Enable: 0x0
# Cycle:   49 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x1 R2 Data: 0x9a0b Expected R2 Data: 0x9a0b W Sel: 0x3 W Data: 0xa98e W Enable: 0x1
# FYI: Both read ports are same in cycle   49
# Cycle:   50 R1 Sel: 0x7 R1 Data: 0xee61 Expected R1 Data: 0xee61 R2 Sel: 0x1 R2 Data: 0x9a0b Expected R2 Data: 0x9a0b W Sel: 0x5 W Data: 0xe536 W Enable: 0x1
# Cycle:   51 R1 Sel: 0x3 R1 Data: 0xa98e Expected R1 Data: 0xa98e R2 Sel: 0x0 R2 Data: 0xff9e Expected R2 Data: 0xff9e W Sel: 0x3 W Data: 0xb4ae W Enable: 0x0
# Cycle:   52 R1 Sel: 0x0 R1 Data: 0xff9e Expected R1 Data: 0xff9e R2 Sel: 0x5 R2 Data: 0xe536 Expected R2 Data: 0xe536 W Sel: 0x2 W Data: 0x5f4b W Enable: 0x0
# Cycle:   53 R1 Sel: 0x5 R1 Data: 0xe536 Expected R1 Data: 0xe536 R2 Sel: 0x4 R2 Data: 0x0762 Expected R2 Data: 0x0762 W Sel: 0x1 W Data: 0x9d18 W Enable: 0x0
# Cycle:   54 R1 Sel: 0x1 R1 Data: 0x9a0b Expected R1 Data: 0x9a0b R2 Sel: 0x3 R2 Data: 0xa98e Expected R2 Data: 0xa98e W Sel: 0x3 W Data: 0xf9d8 W Enable: 0x0
# Cycle:   55 R1 Sel: 0x3 R1 Data: 0xa98e Expected R1 Data: 0xa98e R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x3 W Data: 0xe204 W Enable: 0x0
# Cycle:   56 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x0 R2 Data: 0xff9e Expected R2 Data: 0xff9e W Sel: 0x5 W Data: 0x1239 W Enable: 0x1
# Cycle:   57 R1 Sel: 0x3 R1 Data: 0xa98e Expected R1 Data: 0xa98e R2 Sel: 0x1 R2 Data: 0x9a0b Expected R2 Data: 0x9a0b W Sel: 0x7 W Data: 0x85c8 W Enable: 0x1
# Cycle:   58 R1 Sel: 0x7 R1 Data: 0x85c8 Expected R1 Data: 0x85c8 R2 Sel: 0x4 R2 Data: 0x0762 Expected R2 Data: 0x0762 W Sel: 0x6 W Data: 0x2358 W Enable: 0x0
# Cycle:   59 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x5 W Data: 0xe2b1 W Enable: 0x1
# Cycle:   60 R1 Sel: 0x3 R1 Data: 0xa98e Expected R1 Data: 0xa98e R2 Sel: 0x5 R2 Data: 0xe2b1 Expected R2 Data: 0xe2b1 W Sel: 0x7 W Data: 0x03ad W Enable: 0x0
# Cycle:   61 R1 Sel: 0x7 R1 Data: 0x85c8 Expected R1 Data: 0x85c8 R2 Sel: 0x7 R2 Data: 0x85c8 Expected R2 Data: 0x85c8 W Sel: 0x1 W Data: 0x90b9 W Enable: 0x1
# FYI: Both read ports are same in cycle   61
# Cycle:   62 R1 Sel: 0x1 R1 Data: 0x90b9 Expected R1 Data: 0x90b9 R2 Sel: 0x1 R2 Data: 0x90b9 Expected R2 Data: 0x90b9 W Sel: 0x2 W Data: 0x5ea1 W Enable: 0x0
# FYI: Both read ports are same in cycle   62
# Cycle:   63 R1 Sel: 0x5 R1 Data: 0xe2b1 Expected R1 Data: 0xe2b1 R2 Sel: 0x3 R2 Data: 0xa98e Expected R2 Data: 0xa98e W Sel: 0x2 W Data: 0x427c W Enable: 0x0
# Cycle:   64 R1 Sel: 0x0 R1 Data: 0xff9e Expected R1 Data: 0xff9e R2 Sel: 0x7 R2 Data: 0x85c8 Expected R2 Data: 0x85c8 W Sel: 0x0 W Data: 0x0d86 W Enable: 0x0
# Cycle:   65 R1 Sel: 0x0 R1 Data: 0xff9e Expected R1 Data: 0xff9e R2 Sel: 0x0 R2 Data: 0xff9e Expected R2 Data: 0xff9e W Sel: 0x5 W Data: 0xa9f6 W Enable: 0x0
# FYI: Both read ports are same in cycle   65
# Cycle:   66 R1 Sel: 0x4 R1 Data: 0x0762 Expected R1 Data: 0x0762 R2 Sel: 0x1 R2 Data: 0x90b9 Expected R2 Data: 0x90b9 W Sel: 0x4 W Data: 0x6ab0 W Enable: 0x0
# Cycle:   67 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x5 R2 Data: 0xe2b1 Expected R2 Data: 0xe2b1 W Sel: 0x7 W Data: 0x4ee1 W Enable: 0x1
# Cycle:   68 R1 Sel: 0x1 R1 Data: 0xcb25 Expected R1 Data: 0xcb25 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x1 W Data: 0xcb25 W Enable: 0x1
# FYI: Read/write of same port in cycle   68
# Cycle:   69 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x7 R2 Data: 0x4ee1 Expected R2 Data: 0x4ee1 W Sel: 0x4 W Data: 0x7b2c W Enable: 0x1
# Cycle:   70 R1 Sel: 0x3 R1 Data: 0xa98e Expected R1 Data: 0xa98e R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x6 W Data: 0xc2f7 W Enable: 0x0
# Cycle:   71 R1 Sel: 0x5 R1 Data: 0xe2b1 Expected R1 Data: 0xe2b1 R2 Sel: 0x0 R2 Data: 0xff9e Expected R2 Data: 0xff9e W Sel: 0x2 W Data: 0x12a0 W Enable: 0x0
# Cycle:   72 R1 Sel: 0x5 R1 Data: 0xe2b1 Expected R1 Data: 0xe2b1 R2 Sel: 0x5 R2 Data: 0xe2b1 Expected R2 Data: 0xe2b1 W Sel: 0x1 W Data: 0x994b W Enable: 0x0
# FYI: Both read ports are same in cycle   72
# Cycle:   73 R1 Sel: 0x5 R1 Data: 0xe2b1 Expected R1 Data: 0xe2b1 R2 Sel: 0x3 R2 Data: 0x738f Expected R2 Data: 0x738f W Sel: 0x3 W Data: 0x738f W Enable: 0x1
# FYI: Read/write of same port in cycle   73
# Cycle:   74 R1 Sel: 0x5 R1 Data: 0xe2b1 Expected R1 Data: 0xe2b1 R2 Sel: 0x1 R2 Data: 0xcb25 Expected R2 Data: 0xcb25 W Sel: 0x5 W Data: 0x9f44 W Enable: 0x0
# Cycle:   75 R1 Sel: 0x5 R1 Data: 0xe2b1 Expected R1 Data: 0xe2b1 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x5 W Data: 0x5bf8 W Enable: 0x0
# Cycle:   76 R1 Sel: 0x4 R1 Data: 0x7b2c Expected R1 Data: 0x7b2c R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x0 W Data: 0x928c W Enable: 0x1
# Cycle:   77 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x4 R2 Data: 0x7b2c Expected R2 Data: 0x7b2c W Sel: 0x4 W Data: 0xbcaa W Enable: 0x0
# Cycle:   78 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x3 R2 Data: 0x738f Expected R2 Data: 0x738f W Sel: 0x5 W Data: 0xfea6 W Enable: 0x0
# Cycle:   79 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x1 R2 Data: 0xcb25 Expected R2 Data: 0xcb25 W Sel: 0x5 W Data: 0xb014 W Enable: 0x1
# Cycle:   80 R1 Sel: 0x4 R1 Data: 0x7b2c Expected R1 Data: 0x7b2c R2 Sel: 0x7 R2 Data: 0x4ee1 Expected R2 Data: 0x4ee1 W Sel: 0x1 W Data: 0x9786 W Enable: 0x0
# Cycle:   81 R1 Sel: 0x0 R1 Data: 0x928c Expected R1 Data: 0x928c R2 Sel: 0x4 R2 Data: 0x7b2c Expected R2 Data: 0x7b2c W Sel: 0x7 W Data: 0x458c W Enable: 0x0
# Cycle:   82 R1 Sel: 0x1 R1 Data: 0xcb25 Expected R1 Data: 0xcb25 R2 Sel: 0x0 R2 Data: 0x928c Expected R2 Data: 0x928c W Sel: 0x3 W Data: 0x9e4b W Enable: 0x0
# Cycle:   83 R1 Sel: 0x3 R1 Data: 0x738f Expected R1 Data: 0x738f R2 Sel: 0x4 R2 Data: 0x7b2c Expected R2 Data: 0x7b2c W Sel: 0x1 W Data: 0x65c9 W Enable: 0x1
# Cycle:   84 R1 Sel: 0x4 R1 Data: 0x7b2c Expected R1 Data: 0x7b2c R2 Sel: 0x7 R2 Data: 0x4ee1 Expected R2 Data: 0x4ee1 W Sel: 0x0 W Data: 0x419d W Enable: 0x0
# Cycle:   85 R1 Sel: 0x1 R1 Data: 0x65c9 Expected R1 Data: 0x65c9 R2 Sel: 0x1 R2 Data: 0x65c9 Expected R2 Data: 0x65c9 W Sel: 0x4 W Data: 0xb720 W Enable: 0x1
# FYI: Both read ports are same in cycle   85
# Cycle:   86 R1 Sel: 0x3 R1 Data: 0x738f Expected R1 Data: 0x738f R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x5 W Data: 0xf8c8 W Enable: 0x0
# Cycle:   87 R1 Sel: 0x4 R1 Data: 0xb720 Expected R1 Data: 0xb720 R2 Sel: 0x3 R2 Data: 0x738f Expected R2 Data: 0x738f W Sel: 0x2 W Data: 0x7f39 W Enable: 0x0
# Cycle:   88 R1 Sel: 0x1 R1 Data: 0x65c9 Expected R1 Data: 0x65c9 R2 Sel: 0x0 R2 Data: 0x928c Expected R2 Data: 0x928c W Sel: 0x7 W Data: 0xea6e W Enable: 0x1
# Cycle:   89 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x3 R2 Data: 0x738f Expected R2 Data: 0x738f W Sel: 0x7 W Data: 0x7c00 W Enable: 0x1
# Cycle:   90 R1 Sel: 0x4 R1 Data: 0xb720 Expected R1 Data: 0xb720 R2 Sel: 0x1 R2 Data: 0x65c9 Expected R2 Data: 0x65c9 W Sel: 0x7 W Data: 0x49c5 W Enable: 0x0
# Cycle:   91 R1 Sel: 0x1 R1 Data: 0x65c9 Expected R1 Data: 0x65c9 R2 Sel: 0x1 R2 Data: 0x65c9 Expected R2 Data: 0x65c9 W Sel: 0x2 W Data: 0xcd77 W Enable: 0x0
# FYI: Both read ports are same in cycle   91
# Cycle:   92 R1 Sel: 0x3 R1 Data: 0x738f Expected R1 Data: 0x738f R2 Sel: 0x4 R2 Data: 0xb720 Expected R2 Data: 0xb720 W Sel: 0x7 W Data: 0xb1b8 W Enable: 0x0
# Cycle:   93 R1 Sel: 0x0 R1 Data: 0x928c Expected R1 Data: 0x928c R2 Sel: 0x7 R2 Data: 0x7c00 Expected R2 Data: 0x7c00 W Sel: 0x4 W Data: 0xc7b5 W Enable: 0x1
# Cycle:   94 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x1 R2 Data: 0x8b8b Expected R2 Data: 0x8b8b W Sel: 0x1 W Data: 0x8b8b W Enable: 0x1
# FYI: Read/write of same port in cycle   94
# Cycle:   95 R1 Sel: 0x0 R1 Data: 0xdac5 Expected R1 Data: 0xdac5 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x0 W Data: 0xdac5 W Enable: 0x1
# FYI: Read/write of same port in cycle   95
# Cycle:   96 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x7 R2 Data: 0x7c00 Expected R2 Data: 0x7c00 W Sel: 0x0 W Data: 0x6ee9 W Enable: 0x0
# Cycle:   97 R1 Sel: 0x7 R1 Data: 0x7c00 Expected R1 Data: 0x7c00 R2 Sel: 0x1 R2 Data: 0x8b8b Expected R2 Data: 0x8b8b W Sel: 0x6 W Data: 0x7c95 W Enable: 0x0
# Cycle:   98 R1 Sel: 0x5 R1 Data: 0xb014 Expected R1 Data: 0xb014 R2 Sel: 0x0 R2 Data: 0xdac5 Expected R2 Data: 0xdac5 W Sel: 0x1 W Data: 0x7d64 W Enable: 0x1
# Cycle:   99 R1 Sel: 0x7 R1 Data: 0x7c00 Expected R1 Data: 0x7c00 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x5 W Data: 0xf581 W Enable: 0x0
# Cycle:  100 R1 Sel: 0x0 R1 Data: 0xdac5 Expected R1 Data: 0xdac5 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x1 W Data: 0xc30f W Enable: 0x1
# Cycle:  101 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x1 W Data: 0x4d3c W Enable: 0x1
# Cycle:  102 R1 Sel: 0x3 R1 Data: 0x738f Expected R1 Data: 0x738f R2 Sel: 0x7 R2 Data: 0x7c00 Expected R2 Data: 0x7c00 W Sel: 0x1 W Data: 0x9b4a W Enable: 0x1
# Cycle:  103 R1 Sel: 0x3 R1 Data: 0x738f Expected R1 Data: 0x738f R2 Sel: 0x5 R2 Data: 0xb014 Expected R2 Data: 0xb014 W Sel: 0x7 W Data: 0x2751 W Enable: 0x1
# Cycle:  104 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x1 R2 Data: 0x9b4a Expected R2 Data: 0x9b4a W Sel: 0x4 W Data: 0x0762 W Enable: 0x0
# Cycle:  105 R1 Sel: 0x5 R1 Data: 0xa3e5 Expected R1 Data: 0xa3e5 R2 Sel: 0x1 R2 Data: 0x9b4a Expected R2 Data: 0x9b4a W Sel: 0x5 W Data: 0xa3e5 W Enable: 0x1
# FYI: Read/write of same port in cycle  105
# Cycle:  106 R1 Sel: 0x1 R1 Data: 0x9b4a Expected R1 Data: 0x9b4a R2 Sel: 0x7 R2 Data: 0x2751 Expected R2 Data: 0x2751 W Sel: 0x5 W Data: 0x1cdb W Enable: 0x0
# Cycle:  107 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x2 W Data: 0x3dbd W Enable: 0x0
# Cycle:  108 R1 Sel: 0x0 R1 Data: 0xdac5 Expected R1 Data: 0xdac5 R2 Sel: 0x3 R2 Data: 0x738f Expected R2 Data: 0x738f W Sel: 0x0 W Data: 0x5825 W Enable: 0x0
# Cycle:  109 R1 Sel: 0x4 R1 Data: 0xc7b5 Expected R1 Data: 0xc7b5 R2 Sel: 0x3 R2 Data: 0x738f Expected R2 Data: 0x738f W Sel: 0x0 W Data: 0xab79 W Enable: 0x1
# Cycle:  110 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x3 R2 Data: 0x738f Expected R2 Data: 0x738f W Sel: 0x6 W Data: 0x030c W Enable: 0x0
# Cycle:  111 R1 Sel: 0x1 R1 Data: 0x9b4a Expected R1 Data: 0x9b4a R2 Sel: 0x1 R2 Data: 0x9b4a Expected R2 Data: 0x9b4a W Sel: 0x4 W Data: 0xc0b3 W Enable: 0x1
# FYI: Both read ports are same in cycle  111
# Cycle:  112 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x1 R2 Data: 0x9b4a Expected R2 Data: 0x9b4a W Sel: 0x5 W Data: 0x9302 W Enable: 0x1
# Cycle:  113 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x0 W Data: 0x51b8 W Enable: 0x1
# Cycle:  114 R1 Sel: 0x7 R1 Data: 0x2751 Expected R1 Data: 0x2751 R2 Sel: 0x0 R2 Data: 0x51b8 Expected R2 Data: 0x51b8 W Sel: 0x5 W Data: 0x0990 W Enable: 0x0
# Cycle:  115 R1 Sel: 0x3 R1 Data: 0x738f Expected R1 Data: 0x738f R2 Sel: 0x0 R2 Data: 0x51b8 Expected R2 Data: 0x51b8 W Sel: 0x5 W Data: 0x0325 W Enable: 0x0
# Cycle:  116 R1 Sel: 0x5 R1 Data: 0x9302 Expected R1 Data: 0x9302 R2 Sel: 0x1 R2 Data: 0x9b4a Expected R2 Data: 0x9b4a W Sel: 0x0 W Data: 0x51bc W Enable: 0x0
# Cycle:  117 R1 Sel: 0x0 R1 Data: 0x51b8 Expected R1 Data: 0x51b8 R2 Sel: 0x1 R2 Data: 0x9b4a Expected R2 Data: 0x9b4a W Sel: 0x5 W Data: 0x3f4d W Enable: 0x1
# Cycle:  118 R1 Sel: 0x5 R1 Data: 0x3f4d Expected R1 Data: 0x3f4d R2 Sel: 0x4 R2 Data: 0xc0b3 Expected R2 Data: 0xc0b3 W Sel: 0x4 W Data: 0xa66a W Enable: 0x0
# Cycle:  119 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x7 W Data: 0x0b46 W Enable: 0x1
# Cycle:  120 R1 Sel: 0x5 R1 Data: 0x3f4d Expected R1 Data: 0x3f4d R2 Sel: 0x7 R2 Data: 0x0b46 Expected R2 Data: 0x0b46 W Sel: 0x3 W Data: 0xf145 W Enable: 0x1
# Cycle:  121 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x0 R2 Data: 0x51b8 Expected R2 Data: 0x51b8 W Sel: 0x0 W Data: 0xe41e W Enable: 0x0
# Cycle:  122 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x1 R2 Data: 0x9b4a Expected R2 Data: 0x9b4a W Sel: 0x0 W Data: 0x1fab W Enable: 0x1
# Cycle:  123 R1 Sel: 0x0 R1 Data: 0x1fab Expected R1 Data: 0x1fab R2 Sel: 0x5 R2 Data: 0x3f4d Expected R2 Data: 0x3f4d W Sel: 0x3 W Data: 0xa78d W Enable: 0x0
# Cycle:  124 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x4 R2 Data: 0xc0b3 Expected R2 Data: 0xc0b3 W Sel: 0x5 W Data: 0x8d19 W Enable: 0x0
# FYI: Both read ports are same in cycle  124
# Cycle:  125 R1 Sel: 0x3 R1 Data: 0xf145 Expected R1 Data: 0xf145 R2 Sel: 0x0 R2 Data: 0x1fab Expected R2 Data: 0x1fab W Sel: 0x4 W Data: 0x6bc4 W Enable: 0x0
# Cycle:  126 R1 Sel: 0x2 R1 Data: 0xaddc Expected R1 Data: 0xaddc R2 Sel: 0x0 R2 Data: 0x1fab Expected R2 Data: 0x1fab W Sel: 0x2 W Data: 0x66c5 W Enable: 0x0
# Cycle:  127 R1 Sel: 0x3 R1 Data: 0xf145 Expected R1 Data: 0xf145 R2 Sel: 0x2 R2 Data: 0xaddc Expected R2 Data: 0xaddc W Sel: 0x1 W Data: 0x630c W Enable: 0x1
# Cycle:  128 R1 Sel: 0x3 R1 Data: 0xf145 Expected R1 Data: 0xf145 R2 Sel: 0x0 R2 Data: 0x1fab Expected R2 Data: 0x1fab W Sel: 0x1 W Data: 0x03f2 W Enable: 0x1
# Cycle:  129 R1 Sel: 0x3 R1 Data: 0xf145 Expected R1 Data: 0xf145 R2 Sel: 0x5 R2 Data: 0xc168 Expected R2 Data: 0xc168 W Sel: 0x5 W Data: 0xc168 W Enable: 0x1
# FYI: Read/write of same port in cycle  129
# Cycle:  130 R1 Sel: 0x3 R1 Data: 0xf145 Expected R1 Data: 0xf145 R2 Sel: 0x3 R2 Data: 0xf145 Expected R2 Data: 0xf145 W Sel: 0x5 W Data: 0x3e80 W Enable: 0x0
# FYI: Both read ports are same in cycle  130
# Cycle:  131 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x7 R2 Data: 0x0b46 Expected R2 Data: 0x0b46 W Sel: 0x2 W Data: 0x8b36 W Enable: 0x1
# Cycle:  132 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x0 W Data: 0xecaa W Enable: 0x0
# Cycle:  133 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x1 R2 Data: 0x03f2 Expected R2 Data: 0x03f2 W Sel: 0x4 W Data: 0x8ffb W Enable: 0x0
# Cycle:  134 R1 Sel: 0x7 R1 Data: 0x0b46 Expected R1 Data: 0x0b46 R2 Sel: 0x1 R2 Data: 0x03f2 Expected R2 Data: 0x03f2 W Sel: 0x5 W Data: 0x21eb W Enable: 0x1
# Cycle:  135 R1 Sel: 0x7 R1 Data: 0x0b46 Expected R1 Data: 0x0b46 R2 Sel: 0x7 R2 Data: 0x0b46 Expected R2 Data: 0x0b46 W Sel: 0x3 W Data: 0x2ab0 W Enable: 0x0
# FYI: Both read ports are same in cycle  135
# Cycle:  136 R1 Sel: 0x2 R1 Data: 0x8b36 Expected R1 Data: 0x8b36 R2 Sel: 0x2 R2 Data: 0x8b36 Expected R2 Data: 0x8b36 W Sel: 0x7 W Data: 0xa771 W Enable: 0x0
# FYI: Both read ports are same in cycle  136
# Cycle:  137 R1 Sel: 0x1 R1 Data: 0x03f2 Expected R1 Data: 0x03f2 R2 Sel: 0x5 R2 Data: 0x21eb Expected R2 Data: 0x21eb W Sel: 0x4 W Data: 0x4305 W Enable: 0x0
# Cycle:  138 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x2 R2 Data: 0x8b36 Expected R2 Data: 0x8b36 W Sel: 0x7 W Data: 0x4a65 W Enable: 0x1
# Cycle:  139 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x5 R2 Data: 0x21eb Expected R2 Data: 0x21eb W Sel: 0x0 W Data: 0x0e3e W Enable: 0x0
# Cycle:  140 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x0 W Data: 0x4d12 W Enable: 0x1
# FYI: Read/write of same port in cycle  140
# Cycle:  141 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x3 W Data: 0x09f3 W Enable: 0x1
# FYI: Both read ports are same in cycle  141
# Cycle:  142 R1 Sel: 0x7 R1 Data: 0x4a65 Expected R1 Data: 0x4a65 R2 Sel: 0x7 R2 Data: 0x4a65 Expected R2 Data: 0x4a65 W Sel: 0x2 W Data: 0xb614 W Enable: 0x0
# FYI: Both read ports are same in cycle  142
# Cycle:  143 R1 Sel: 0x4 R1 Data: 0xc0b3 Expected R1 Data: 0xc0b3 R2 Sel: 0x3 R2 Data: 0x09f3 Expected R2 Data: 0x09f3 W Sel: 0x4 W Data: 0xc26b W Enable: 0x0
# Cycle:  144 R1 Sel: 0x5 R1 Data: 0x21eb Expected R1 Data: 0x21eb R2 Sel: 0x1 R2 Data: 0xbd85 Expected R2 Data: 0xbd85 W Sel: 0x1 W Data: 0xbd85 W Enable: 0x1
# FYI: Read/write of same port in cycle  144
# Cycle:  145 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x7 W Data: 0xcb3c W Enable: 0x0
# Cycle:  146 R1 Sel: 0x3 R1 Data: 0x09f3 Expected R1 Data: 0x09f3 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x0 W Data: 0x23dc W Enable: 0x0
# Cycle:  147 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x3 R2 Data: 0x09f3 Expected R2 Data: 0x09f3 W Sel: 0x1 W Data: 0x91f8 W Enable: 0x1
# Cycle:  148 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x7 R2 Data: 0x4a65 Expected R2 Data: 0x4a65 W Sel: 0x2 W Data: 0x9287 W Enable: 0x1
# Cycle:  149 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x3 R2 Data: 0x09f3 Expected R2 Data: 0x09f3 W Sel: 0x2 W Data: 0x3831 W Enable: 0x0
# Cycle:  150 R1 Sel: 0x5 R1 Data: 0x21eb Expected R1 Data: 0x21eb R2 Sel: 0x5 R2 Data: 0x21eb Expected R2 Data: 0x21eb W Sel: 0x4 W Data: 0x0740 W Enable: 0x0
# FYI: Both read ports are same in cycle  150
# Cycle:  151 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x3 R2 Data: 0x09f3 Expected R2 Data: 0x09f3 W Sel: 0x5 W Data: 0x86c3 W Enable: 0x0
# Cycle:  152 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x7 R2 Data: 0x4a65 Expected R2 Data: 0x4a65 W Sel: 0x3 W Data: 0x265f W Enable: 0x1
# Cycle:  153 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x2 R2 Data: 0x9287 Expected R2 Data: 0x9287 W Sel: 0x7 W Data: 0xbdc9 W Enable: 0x0
# Cycle:  154 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x7 R2 Data: 0x4a65 Expected R2 Data: 0x4a65 W Sel: 0x3 W Data: 0xa424 W Enable: 0x0
# Cycle:  155 R1 Sel: 0x5 R1 Data: 0x21eb Expected R1 Data: 0x21eb R2 Sel: 0x5 R2 Data: 0x21eb Expected R2 Data: 0x21eb W Sel: 0x0 W Data: 0x721a W Enable: 0x0
# FYI: Both read ports are same in cycle  155
# Cycle:  156 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x0 R2 Data: 0x4d12 Expected R2 Data: 0x4d12 W Sel: 0x4 W Data: 0x9aa3 W Enable: 0x1
# FYI: Both read ports are same in cycle  156
# Cycle:  157 R1 Sel: 0x2 R1 Data: 0x9287 Expected R1 Data: 0x9287 R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x3 W Data: 0x8054 W Enable: 0x0
# Cycle:  158 R1 Sel: 0x0 R1 Data: 0x4d12 Expected R1 Data: 0x4d12 R2 Sel: 0x7 R2 Data: 0x4a65 Expected R2 Data: 0x4a65 W Sel: 0x5 W Data: 0xf3f8 W Enable: 0x1
# Cycle:  159 R1 Sel: 0x3 R1 Data: 0x265f Expected R1 Data: 0x265f R2 Sel: 0x3 R2 Data: 0x265f Expected R2 Data: 0x265f W Sel: 0x0 W Data: 0xdd35 W Enable: 0x1
# FYI: Both read ports are same in cycle  159
# Cycle:  160 R1 Sel: 0x7 R1 Data: 0x4a65 Expected R1 Data: 0x4a65 R2 Sel: 0x0 R2 Data: 0xdd35 Expected R2 Data: 0xdd35 W Sel: 0x5 W Data: 0xc418 W Enable: 0x0
# Cycle:  161 R1 Sel: 0x1 R1 Data: 0x91f8 Expected R1 Data: 0x91f8 R2 Sel: 0x1 R2 Data: 0x91f8 Expected R2 Data: 0x91f8 W Sel: 0x7 W Data: 0x7355 W Enable: 0x1
# FYI: Both read ports are same in cycle  161
# Cycle:  162 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x3 R2 Data: 0x265f Expected R2 Data: 0x265f W Sel: 0x1 W Data: 0xb128 W Enable: 0x0
# Cycle:  163 R1 Sel: 0x5 R1 Data: 0xf3f8 Expected R1 Data: 0xf3f8 R2 Sel: 0x3 R2 Data: 0x265f Expected R2 Data: 0x265f W Sel: 0x4 W Data: 0x13d4 W Enable: 0x0
# Cycle:  164 R1 Sel: 0x6 R1 Data: 0xdb12 Expected R1 Data: 0xdb12 R2 Sel: 0x7 R2 Data: 0x7355 Expected R2 Data: 0x7355 W Sel: 0x0 W Data: 0x4483 W Enable: 0x0
# Cycle:  165 R1 Sel: 0x7 R1 Data: 0x7355 Expected R1 Data: 0x7355 R2 Sel: 0x5 R2 Data: 0x3e77 Expected R2 Data: 0x3e77 W Sel: 0x5 W Data: 0x3e77 W Enable: 0x1
# FYI: Read/write of same port in cycle  165
# Cycle:  166 R1 Sel: 0x0 R1 Data: 0x596c Expected R1 Data: 0x596c R2 Sel: 0x6 R2 Data: 0xdb12 Expected R2 Data: 0xdb12 W Sel: 0x0 W Data: 0x596c W Enable: 0x1
# FYI: Read/write of same port in cycle  166
# Cycle:  167 R1 Sel: 0x4 R1 Data: 0x9aa3 Expected R1 Data: 0x9aa3 R2 Sel: 0x4 R2 Data: 0x9aa3 Expected R2 Data: 0x9aa3 W Sel: 0x6 W Data: 0x1eaf W Enable: 0x1
# FYI: Both read ports are same in cycle  167
# Cycle:  168 R1 Sel: 0x2 R1 Data: 0x9287 Expected R1 Data: 0x9287 R2 Sel: 0x6 R2 Data: 0x1eaf Expected R2 Data: 0x1eaf W Sel: 0x2 W Data: 0x7485 W Enable: 0x0
# Cycle:  169 R1 Sel: 0x2 R1 Data: 0x51d3 Expected R1 Data: 0x51d3 R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x2 W Data: 0x51d3 W Enable: 0x1
# FYI: Both read ports are same in cycle  169
# FYI: Read/write of same port in cycle  169
# Cycle:  170 R1 Sel: 0x3 R1 Data: 0x265f Expected R1 Data: 0x265f R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x1 W Data: 0x28cc W Enable: 0x0
# Cycle:  171 R1 Sel: 0x1 R1 Data: 0x91f8 Expected R1 Data: 0x91f8 R2 Sel: 0x3 R2 Data: 0x265f Expected R2 Data: 0x265f W Sel: 0x1 W Data: 0xd0bf W Enable: 0x0
# Cycle:  172 R1 Sel: 0x1 R1 Data: 0x7354 Expected R1 Data: 0x7354 R2 Sel: 0x6 R2 Data: 0x1eaf Expected R2 Data: 0x1eaf W Sel: 0x1 W Data: 0x7354 W Enable: 0x1
# FYI: Read/write of same port in cycle  172
# Cycle:  173 R1 Sel: 0x7 R1 Data: 0x7355 Expected R1 Data: 0x7355 R2 Sel: 0x4 R2 Data: 0x9aa3 Expected R2 Data: 0x9aa3 W Sel: 0x3 W Data: 0xd583 W Enable: 0x1
# Cycle:  174 R1 Sel: 0x5 R1 Data: 0x3e77 Expected R1 Data: 0x3e77 R2 Sel: 0x7 R2 Data: 0x7355 Expected R2 Data: 0x7355 W Sel: 0x6 W Data: 0x1af1 W Enable: 0x1
# Cycle:  175 R1 Sel: 0x4 R1 Data: 0x9aa3 Expected R1 Data: 0x9aa3 R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x3 W Data: 0xb3fc W Enable: 0x0
# Cycle:  176 R1 Sel: 0x7 R1 Data: 0x7355 Expected R1 Data: 0x7355 R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x2 W Data: 0x1973 W Enable: 0x0
# Cycle:  177 R1 Sel: 0x6 R1 Data: 0x1af1 Expected R1 Data: 0x1af1 R2 Sel: 0x4 R2 Data: 0x9aa3 Expected R2 Data: 0x9aa3 W Sel: 0x2 W Data: 0xb7bb W Enable: 0x0
# Cycle:  178 R1 Sel: 0x7 R1 Data: 0x7355 Expected R1 Data: 0x7355 R2 Sel: 0x0 R2 Data: 0x596c Expected R2 Data: 0x596c W Sel: 0x0 W Data: 0xed9f W Enable: 0x0
# Cycle:  179 R1 Sel: 0x5 R1 Data: 0x3e77 Expected R1 Data: 0x3e77 R2 Sel: 0x3 R2 Data: 0xd583 Expected R2 Data: 0xd583 W Sel: 0x4 W Data: 0x0fb4 W Enable: 0x1
# Cycle:  180 R1 Sel: 0x3 R1 Data: 0x0335 Expected R1 Data: 0x0335 R2 Sel: 0x4 R2 Data: 0x0fb4 Expected R2 Data: 0x0fb4 W Sel: 0x3 W Data: 0x0335 W Enable: 0x1
# FYI: Read/write of same port in cycle  180
# Cycle:  181 R1 Sel: 0x7 R1 Data: 0x7355 Expected R1 Data: 0x7355 R2 Sel: 0x4 R2 Data: 0x0fb4 Expected R2 Data: 0x0fb4 W Sel: 0x4 W Data: 0xa255 W Enable: 0x0
# Cycle:  182 R1 Sel: 0x7 R1 Data: 0x7355 Expected R1 Data: 0x7355 R2 Sel: 0x1 R2 Data: 0x16e4 Expected R2 Data: 0x16e4 W Sel: 0x1 W Data: 0x16e4 W Enable: 0x1
# FYI: Read/write of same port in cycle  182
# Cycle:  183 R1 Sel: 0x2 R1 Data: 0x51d3 Expected R1 Data: 0x51d3 R2 Sel: 0x5 R2 Data: 0x3e77 Expected R2 Data: 0x3e77 W Sel: 0x5 W Data: 0xf3ff W Enable: 0x0
# Cycle:  184 R1 Sel: 0x3 R1 Data: 0x0335 Expected R1 Data: 0x0335 R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x6 W Data: 0x8f37 W Enable: 0x0
# Cycle:  185 R1 Sel: 0x0 R1 Data: 0x596c Expected R1 Data: 0x596c R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x4 W Data: 0x0222 W Enable: 0x0
# Cycle:  186 R1 Sel: 0x2 R1 Data: 0x51d3 Expected R1 Data: 0x51d3 R2 Sel: 0x6 R2 Data: 0x1af1 Expected R2 Data: 0x1af1 W Sel: 0x3 W Data: 0xdae9 W Enable: 0x1
# Cycle:  187 R1 Sel: 0x6 R1 Data: 0x1af1 Expected R1 Data: 0x1af1 R2 Sel: 0x6 R2 Data: 0x1af1 Expected R2 Data: 0x1af1 W Sel: 0x5 W Data: 0x2d7c W Enable: 0x1
# FYI: Both read ports are same in cycle  187
# Cycle:  188 R1 Sel: 0x2 R1 Data: 0x51d3 Expected R1 Data: 0x51d3 R2 Sel: 0x7 R2 Data: 0x7355 Expected R2 Data: 0x7355 W Sel: 0x1 W Data: 0xd683 W Enable: 0x0
# Cycle:  189 R1 Sel: 0x2 R1 Data: 0x51d3 Expected R1 Data: 0x51d3 R2 Sel: 0x5 R2 Data: 0x2d7c Expected R2 Data: 0x2d7c W Sel: 0x4 W Data: 0x07cd W Enable: 0x0
# Cycle:  190 R1 Sel: 0x4 R1 Data: 0x2ee3 Expected R1 Data: 0x2ee3 R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x4 W Data: 0x2ee3 W Enable: 0x1
# FYI: Read/write of same port in cycle  190
# Cycle:  191 R1 Sel: 0x5 R1 Data: 0x2d7c Expected R1 Data: 0x2d7c R2 Sel: 0x4 R2 Data: 0x45dd Expected R2 Data: 0x45dd W Sel: 0x4 W Data: 0x45dd W Enable: 0x1
# FYI: Read/write of same port in cycle  191
# Cycle:  192 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x0 R2 Data: 0x596c Expected R2 Data: 0x596c W Sel: 0x7 W Data: 0xb9ab W Enable: 0x1
# FYI: Read/write of same port in cycle  192
# Cycle:  193 R1 Sel: 0x3 R1 Data: 0xdae9 Expected R1 Data: 0xdae9 R2 Sel: 0x4 R2 Data: 0x45dd Expected R2 Data: 0x45dd W Sel: 0x6 W Data: 0x97bb W Enable: 0x1
# Cycle:  194 R1 Sel: 0x2 R1 Data: 0x51d3 Expected R1 Data: 0x51d3 R2 Sel: 0x2 R2 Data: 0x51d3 Expected R2 Data: 0x51d3 W Sel: 0x6 W Data: 0xd218 W Enable: 0x1
# FYI: Both read ports are same in cycle  194
# Cycle:  195 R1 Sel: 0x6 R1 Data: 0x8966 Expected R1 Data: 0x8966 R2 Sel: 0x5 R2 Data: 0x2d7c Expected R2 Data: 0x2d7c W Sel: 0x6 W Data: 0x8966 W Enable: 0x1
# FYI: Read/write of same port in cycle  195
# Cycle:  196 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x5 R2 Data: 0x2d7c Expected R2 Data: 0x2d7c W Sel: 0x4 W Data: 0xcd7b W Enable: 0x1
# Cycle:  197 R1 Sel: 0x1 R1 Data: 0x16e4 Expected R1 Data: 0x16e4 R2 Sel: 0x1 R2 Data: 0x16e4 Expected R2 Data: 0x16e4 W Sel: 0x2 W Data: 0x61b4 W Enable: 0x1
# FYI: Both read ports are same in cycle  197
# Cycle:  198 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x5 R2 Data: 0x2d7c Expected R2 Data: 0x2d7c W Sel: 0x3 W Data: 0x4170 W Enable: 0x1
# Cycle:  199 R1 Sel: 0x4 R1 Data: 0xcd7b Expected R1 Data: 0xcd7b R2 Sel: 0x0 R2 Data: 0x596c Expected R2 Data: 0x596c W Sel: 0x6 W Data: 0x04f9 W Enable: 0x0
# Cycle:  200 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x1 R2 Data: 0x16e4 Expected R2 Data: 0x16e4 W Sel: 0x0 W Data: 0x7584 W Enable: 0x1
# Cycle:  201 R1 Sel: 0x0 R1 Data: 0x7584 Expected R1 Data: 0x7584 R2 Sel: 0x6 R2 Data: 0x8966 Expected R2 Data: 0x8966 W Sel: 0x1 W Data: 0xd0ac W Enable: 0x1
# Cycle:  202 R1 Sel: 0x1 R1 Data: 0xd0ac Expected R1 Data: 0xd0ac R2 Sel: 0x5 R2 Data: 0x2d7c Expected R2 Data: 0x2d7c W Sel: 0x3 W Data: 0xb791 W Enable: 0x0
# Cycle:  203 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x6 R2 Data: 0x83b7 Expected R2 Data: 0x83b7 W Sel: 0x6 W Data: 0x83b7 W Enable: 0x1
# FYI: Read/write of same port in cycle  203
# Cycle:  204 R1 Sel: 0x4 R1 Data: 0xcd7b Expected R1 Data: 0xcd7b R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x3 W Data: 0xc644 W Enable: 0x0
# Cycle:  205 R1 Sel: 0x1 R1 Data: 0xd0ac Expected R1 Data: 0xd0ac R2 Sel: 0x6 R2 Data: 0x83b7 Expected R2 Data: 0x83b7 W Sel: 0x6 W Data: 0x128d W Enable: 0x0
# Cycle:  206 R1 Sel: 0x0 R1 Data: 0x2ef0 Expected R1 Data: 0x2ef0 R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x0 W Data: 0x2ef0 W Enable: 0x1
# FYI: Read/write of same port in cycle  206
# Cycle:  207 R1 Sel: 0x1 R1 Data: 0xd0ac Expected R1 Data: 0xd0ac R2 Sel: 0x3 R2 Data: 0x4170 Expected R2 Data: 0x4170 W Sel: 0x5 W Data: 0x92df W Enable: 0x0
# Cycle:  208 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x1 W Data: 0xa206 W Enable: 0x0
# FYI: Both read ports are same in cycle  208
# Cycle:  209 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x5 R2 Data: 0x2d7c Expected R2 Data: 0x2d7c W Sel: 0x3 W Data: 0x134d W Enable: 0x1
# Cycle:  210 R1 Sel: 0x6 R1 Data: 0x83b7 Expected R1 Data: 0x83b7 R2 Sel: 0x1 R2 Data: 0x64e0 Expected R2 Data: 0x64e0 W Sel: 0x1 W Data: 0x64e0 W Enable: 0x1
# FYI: Read/write of same port in cycle  210
# Cycle:  211 R1 Sel: 0x1 R1 Data: 0x64e0 Expected R1 Data: 0x64e0 R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x5 W Data: 0x7dfe W Enable: 0x1
# Cycle:  212 R1 Sel: 0x3 R1 Data: 0x134d Expected R1 Data: 0x134d R2 Sel: 0x1 R2 Data: 0x64e0 Expected R2 Data: 0x64e0 W Sel: 0x2 W Data: 0xa556 W Enable: 0x0
# Cycle:  213 R1 Sel: 0x1 R1 Data: 0x64e0 Expected R1 Data: 0x64e0 R2 Sel: 0x3 R2 Data: 0x134d Expected R2 Data: 0x134d W Sel: 0x0 W Data: 0x7a3a W Enable: 0x0
# Cycle:  214 R1 Sel: 0x1 R1 Data: 0x64e0 Expected R1 Data: 0x64e0 R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x6 W Data: 0xd609 W Enable: 0x0
# Cycle:  215 R1 Sel: 0x3 R1 Data: 0x134d Expected R1 Data: 0x134d R2 Sel: 0x2 R2 Data: 0x61b4 Expected R2 Data: 0x61b4 W Sel: 0x4 W Data: 0x5100 W Enable: 0x0
# Cycle:  216 R1 Sel: 0x4 R1 Data: 0xcd7b Expected R1 Data: 0xcd7b R2 Sel: 0x0 R2 Data: 0x2ef0 Expected R2 Data: 0x2ef0 W Sel: 0x1 W Data: 0x251d W Enable: 0x0
# Cycle:  217 R1 Sel: 0x2 R1 Data: 0x61b4 Expected R1 Data: 0x61b4 R2 Sel: 0x0 R2 Data: 0x2ef0 Expected R2 Data: 0x2ef0 W Sel: 0x4 W Data: 0xbbc0 W Enable: 0x1
# Cycle:  218 R1 Sel: 0x1 R1 Data: 0x64e0 Expected R1 Data: 0x64e0 R2 Sel: 0x1 R2 Data: 0x64e0 Expected R2 Data: 0x64e0 W Sel: 0x3 W Data: 0xbe45 W Enable: 0x0
# FYI: Both read ports are same in cycle  218
# Cycle:  219 R1 Sel: 0x0 R1 Data: 0x2ef0 Expected R1 Data: 0x2ef0 R2 Sel: 0x4 R2 Data: 0xbbc0 Expected R2 Data: 0xbbc0 W Sel: 0x1 W Data: 0xd748 W Enable: 0x1
# Cycle:  220 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x3 R2 Data: 0x134d Expected R2 Data: 0x134d W Sel: 0x0 W Data: 0x423f W Enable: 0x0
# Cycle:  221 R1 Sel: 0x6 R1 Data: 0x83b7 Expected R1 Data: 0x83b7 R2 Sel: 0x1 R2 Data: 0xd748 Expected R2 Data: 0xd748 W Sel: 0x6 W Data: 0xfb8e W Enable: 0x0
# Cycle:  222 R1 Sel: 0x1 R1 Data: 0x1b5f Expected R1 Data: 0x1b5f R2 Sel: 0x2 R2 Data: 0x61b4 Expected R2 Data: 0x61b4 W Sel: 0x1 W Data: 0x1b5f W Enable: 0x1
# FYI: Read/write of same port in cycle  222
# Cycle:  223 R1 Sel: 0x5 R1 Data: 0x7dfe Expected R1 Data: 0x7dfe R2 Sel: 0x4 R2 Data: 0xbbc0 Expected R2 Data: 0xbbc0 W Sel: 0x6 W Data: 0x9c58 W Enable: 0x1
# Cycle:  224 R1 Sel: 0x3 R1 Data: 0x134d Expected R1 Data: 0x134d R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x4 W Data: 0xdbd4 W Enable: 0x0
# Cycle:  225 R1 Sel: 0x4 R1 Data: 0xbbc0 Expected R1 Data: 0xbbc0 R2 Sel: 0x6 R2 Data: 0x9c58 Expected R2 Data: 0x9c58 W Sel: 0x1 W Data: 0x2a6f W Enable: 0x1
# Cycle:  226 R1 Sel: 0x6 R1 Data: 0x9c58 Expected R1 Data: 0x9c58 R2 Sel: 0x2 R2 Data: 0x61b4 Expected R2 Data: 0x61b4 W Sel: 0x3 W Data: 0xa5a2 W Enable: 0x0
# Cycle:  227 R1 Sel: 0x3 R1 Data: 0xee31 Expected R1 Data: 0xee31 R2 Sel: 0x0 R2 Data: 0x2ef0 Expected R2 Data: 0x2ef0 W Sel: 0x3 W Data: 0xee31 W Enable: 0x1
# FYI: Read/write of same port in cycle  227
# Cycle:  228 R1 Sel: 0x1 R1 Data: 0x2a6f Expected R1 Data: 0x2a6f R2 Sel: 0x6 R2 Data: 0x9c58 Expected R2 Data: 0x9c58 W Sel: 0x5 W Data: 0x86cd W Enable: 0x0
# Cycle:  229 R1 Sel: 0x2 R1 Data: 0x61b4 Expected R1 Data: 0x61b4 R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x4 W Data: 0xf2b0 W Enable: 0x0
# Cycle:  230 R1 Sel: 0x5 R1 Data: 0x7dfe Expected R1 Data: 0x7dfe R2 Sel: 0x6 R2 Data: 0x9c58 Expected R2 Data: 0x9c58 W Sel: 0x5 W Data: 0xd8b8 W Enable: 0x0
# Cycle:  231 R1 Sel: 0x5 R1 Data: 0x7dfe Expected R1 Data: 0x7dfe R2 Sel: 0x1 R2 Data: 0x2a6f Expected R2 Data: 0x2a6f W Sel: 0x4 W Data: 0xd8f1 W Enable: 0x1
# Cycle:  232 R1 Sel: 0x4 R1 Data: 0xd8f1 Expected R1 Data: 0xd8f1 R2 Sel: 0x3 R2 Data: 0xee31 Expected R2 Data: 0xee31 W Sel: 0x1 W Data: 0xa32d W Enable: 0x0
# Cycle:  233 R1 Sel: 0x4 R1 Data: 0xd8f1 Expected R1 Data: 0xd8f1 R2 Sel: 0x6 R2 Data: 0x9c58 Expected R2 Data: 0x9c58 W Sel: 0x4 W Data: 0xc164 W Enable: 0x0
# Cycle:  234 R1 Sel: 0x2 R1 Data: 0x61b4 Expected R1 Data: 0x61b4 R2 Sel: 0x3 R2 Data: 0xf4cd Expected R2 Data: 0xf4cd W Sel: 0x3 W Data: 0xf4cd W Enable: 0x1
# FYI: Read/write of same port in cycle  234
# Cycle:  235 R1 Sel: 0x3 R1 Data: 0xf4cd Expected R1 Data: 0xf4cd R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x2 W Data: 0x24d9 W Enable: 0x0
# Cycle:  236 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x6 W Data: 0x4c93 W Enable: 0x1
# Cycle:  237 R1 Sel: 0x1 R1 Data: 0x2a6f Expected R1 Data: 0x2a6f R2 Sel: 0x4 R2 Data: 0xd8f1 Expected R2 Data: 0xd8f1 W Sel: 0x0 W Data: 0xc06b W Enable: 0x1
# Cycle:  238 R1 Sel: 0x5 R1 Data: 0x7dfe Expected R1 Data: 0x7dfe R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x7 W Data: 0xf376 W Enable: 0x0
# Cycle:  239 R1 Sel: 0x5 R1 Data: 0x7dfe Expected R1 Data: 0x7dfe R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x6 W Data: 0x6346 W Enable: 0x0
# Cycle:  240 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x4 R2 Data: 0xd8f1 Expected R2 Data: 0xd8f1 W Sel: 0x4 W Data: 0x5f54 W Enable: 0x0
# Cycle:  241 R1 Sel: 0x0 R1 Data: 0xc06b Expected R1 Data: 0xc06b R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x2 W Data: 0xdc86 W Enable: 0x0
# Cycle:  242 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x0 R2 Data: 0xc06b Expected R2 Data: 0xc06b W Sel: 0x1 W Data: 0x8f3f W Enable: 0x0
# Cycle:  243 R1 Sel: 0x5 R1 Data: 0x7dfe Expected R1 Data: 0x7dfe R2 Sel: 0x6 R2 Data: 0x4c93 Expected R2 Data: 0x4c93 W Sel: 0x6 W Data: 0xdcb8 W Enable: 0x0
# Cycle:  244 R1 Sel: 0x5 R1 Data: 0x7dfe Expected R1 Data: 0x7dfe R2 Sel: 0x1 R2 Data: 0x2a6f Expected R2 Data: 0x2a6f W Sel: 0x5 W Data: 0x74cf W Enable: 0x0
# Cycle:  245 R1 Sel: 0x6 R1 Data: 0x4c93 Expected R1 Data: 0x4c93 R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x1 W Data: 0xc45a W Enable: 0x1
# Cycle:  246 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x4 R2 Data: 0xd8f1 Expected R2 Data: 0xd8f1 W Sel: 0x7 W Data: 0x4679 W Enable: 0x0
# Cycle:  247 R1 Sel: 0x1 R1 Data: 0xc45a Expected R1 Data: 0xc45a R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x3 W Data: 0x9d85 W Enable: 0x0
# Cycle:  248 R1 Sel: 0x6 R1 Data: 0x4c93 Expected R1 Data: 0x4c93 R2 Sel: 0x4 R2 Data: 0xd8f1 Expected R2 Data: 0xd8f1 W Sel: 0x1 W Data: 0xed3d W Enable: 0x1
# Cycle:  249 R1 Sel: 0x4 R1 Data: 0xd8f1 Expected R1 Data: 0xd8f1 R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x6 W Data: 0xe2b4 W Enable: 0x1
# Cycle:  250 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x4 R2 Data: 0xd8f1 Expected R2 Data: 0xd8f1 W Sel: 0x5 W Data: 0x551e W Enable: 0x0
# Cycle:  251 R1 Sel: 0x3 R1 Data: 0xf4cd Expected R1 Data: 0xf4cd R2 Sel: 0x4 R2 Data: 0xd8f1 Expected R2 Data: 0xd8f1 W Sel: 0x1 W Data: 0x704b W Enable: 0x0
# Cycle:  252 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x3 R2 Data: 0xf4cd Expected R2 Data: 0xf4cd W Sel: 0x4 W Data: 0xe0b3 W Enable: 0x0
# Cycle:  253 R1 Sel: 0x2 R1 Data: 0x61b4 Expected R1 Data: 0x61b4 R2 Sel: 0x5 R2 Data: 0x7dfe Expected R2 Data: 0x7dfe W Sel: 0x4 W Data: 0x61ee W Enable: 0x1
# Cycle:  254 R1 Sel: 0x0 R1 Data: 0xc06b Expected R1 Data: 0xc06b R2 Sel: 0x2 R2 Data: 0x61b4 Expected R2 Data: 0x61b4 W Sel: 0x6 W Data: 0xb75d W Enable: 0x0
# Cycle:  255 R1 Sel: 0x3 R1 Data: 0xf4cd Expected R1 Data: 0xf4cd R2 Sel: 0x3 R2 Data: 0xf4cd Expected R2 Data: 0xf4cd W Sel: 0x0 W Data: 0xe4b4 W Enable: 0x0
# FYI: Both read ports are same in cycle  255
# Cycle:  256 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x5 R2 Data: 0x2c92 Expected R2 Data: 0x2c92 W Sel: 0x5 W Data: 0x2c92 W Enable: 0x1
# FYI: Read/write of same port in cycle  256
# Cycle:  257 R1 Sel: 0x6 R1 Data: 0xe2b4 Expected R1 Data: 0xe2b4 R2 Sel: 0x5 R2 Data: 0x2c92 Expected R2 Data: 0x2c92 W Sel: 0x3 W Data: 0x2dc0 W Enable: 0x1
# Cycle:  258 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x2 R2 Data: 0x61b4 Expected R2 Data: 0x61b4 W Sel: 0x3 W Data: 0x27b3 W Enable: 0x0
# Cycle:  259 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x4 R2 Data: 0x61ee Expected R2 Data: 0x61ee W Sel: 0x0 W Data: 0x44af W Enable: 0x0
# Cycle:  260 R1 Sel: 0x5 R1 Data: 0x2c92 Expected R1 Data: 0x2c92 R2 Sel: 0x1 R2 Data: 0xed3d Expected R2 Data: 0xed3d W Sel: 0x7 W Data: 0x6e0d W Enable: 0x0
# Cycle:  261 R1 Sel: 0x4 R1 Data: 0x61ee Expected R1 Data: 0x61ee R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x1 W Data: 0xf25f W Enable: 0x0
# Cycle:  262 R1 Sel: 0x2 R1 Data: 0x61b4 Expected R1 Data: 0x61b4 R2 Sel: 0x3 R2 Data: 0x2dc0 Expected R2 Data: 0x2dc0 W Sel: 0x6 W Data: 0x2119 W Enable: 0x1
# Cycle:  263 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x5 R2 Data: 0x2c92 Expected R2 Data: 0x2c92 W Sel: 0x4 W Data: 0x9db1 W Enable: 0x1
# Cycle:  264 R1 Sel: 0x6 R1 Data: 0x2119 Expected R1 Data: 0x2119 R2 Sel: 0x0 R2 Data: 0xc06b Expected R2 Data: 0xc06b W Sel: 0x7 W Data: 0x0014 W Enable: 0x0
# Cycle:  265 R1 Sel: 0x6 R1 Data: 0x2119 Expected R1 Data: 0x2119 R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x5 W Data: 0x1f46 W Enable: 0x0
# Cycle:  266 R1 Sel: 0x2 R1 Data: 0x61b4 Expected R1 Data: 0x61b4 R2 Sel: 0x4 R2 Data: 0x9db1 Expected R2 Data: 0x9db1 W Sel: 0x0 W Data: 0xe333 W Enable: 0x0
# Cycle:  267 R1 Sel: 0x0 R1 Data: 0xc06b Expected R1 Data: 0xc06b R2 Sel: 0x1 R2 Data: 0xed3d Expected R2 Data: 0xed3d W Sel: 0x6 W Data: 0xb90f W Enable: 0x1
# Cycle:  268 R1 Sel: 0x3 R1 Data: 0x2dc0 Expected R1 Data: 0x2dc0 R2 Sel: 0x6 R2 Data: 0xb90f Expected R2 Data: 0xb90f W Sel: 0x2 W Data: 0x004a W Enable: 0x1
# Cycle:  269 R1 Sel: 0x0 R1 Data: 0xdd71 Expected R1 Data: 0xdd71 R2 Sel: 0x5 R2 Data: 0x2c92 Expected R2 Data: 0x2c92 W Sel: 0x0 W Data: 0xdd71 W Enable: 0x1
# FYI: Read/write of same port in cycle  269
# Cycle:  270 R1 Sel: 0x4 R1 Data: 0x9db1 Expected R1 Data: 0x9db1 R2 Sel: 0x5 R2 Data: 0x2c92 Expected R2 Data: 0x2c92 W Sel: 0x7 W Data: 0x67fe W Enable: 0x0
# Cycle:  271 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x3 R2 Data: 0x2dc0 Expected R2 Data: 0x2dc0 W Sel: 0x5 W Data: 0x2218 W Enable: 0x1
# Cycle:  272 R1 Sel: 0x0 R1 Data: 0xdd71 Expected R1 Data: 0xdd71 R2 Sel: 0x5 R2 Data: 0x2218 Expected R2 Data: 0x2218 W Sel: 0x3 W Data: 0x4848 W Enable: 0x0
# Cycle:  273 R1 Sel: 0x2 R1 Data: 0x004a Expected R1 Data: 0x004a R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x0 W Data: 0x1870 W Enable: 0x0
# Cycle:  274 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x2 R2 Data: 0x004a Expected R2 Data: 0x004a W Sel: 0x4 W Data: 0x69f2 W Enable: 0x0
# Cycle:  275 R1 Sel: 0x0 R1 Data: 0xdd71 Expected R1 Data: 0xdd71 R2 Sel: 0x6 R2 Data: 0xb90f Expected R2 Data: 0xb90f W Sel: 0x5 W Data: 0x2bf8 W Enable: 0x1
# Cycle:  276 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x0 R2 Data: 0xdd71 Expected R2 Data: 0xdd71 W Sel: 0x1 W Data: 0x75e0 W Enable: 0x0
# Cycle:  277 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x1 R2 Data: 0xed3d Expected R2 Data: 0xed3d W Sel: 0x3 W Data: 0x7f25 W Enable: 0x1
# FYI: Both read ports are same in cycle  277
# Cycle:  278 R1 Sel: 0x6 R1 Data: 0xb90f Expected R1 Data: 0xb90f R2 Sel: 0x4 R2 Data: 0x9db1 Expected R2 Data: 0x9db1 W Sel: 0x0 W Data: 0x6716 W Enable: 0x0
# Cycle:  279 R1 Sel: 0x5 R1 Data: 0x2bf8 Expected R1 Data: 0x2bf8 R2 Sel: 0x5 R2 Data: 0x2bf8 Expected R2 Data: 0x2bf8 W Sel: 0x7 W Data: 0xd905 W Enable: 0x0
# FYI: Both read ports are same in cycle  279
# Cycle:  280 R1 Sel: 0x0 R1 Data: 0xdd71 Expected R1 Data: 0xdd71 R2 Sel: 0x0 R2 Data: 0xdd71 Expected R2 Data: 0xdd71 W Sel: 0x3 W Data: 0xe297 W Enable: 0x1
# FYI: Both read ports are same in cycle  280
# Cycle:  281 R1 Sel: 0x2 R1 Data: 0x004a Expected R1 Data: 0x004a R2 Sel: 0x3 R2 Data: 0xe297 Expected R2 Data: 0xe297 W Sel: 0x1 W Data: 0x7886 W Enable: 0x0
# Cycle:  282 R1 Sel: 0x4 R1 Data: 0x9db1 Expected R1 Data: 0x9db1 R2 Sel: 0x2 R2 Data: 0x004a Expected R2 Data: 0x004a W Sel: 0x4 W Data: 0x9af2 W Enable: 0x0
# Cycle:  283 R1 Sel: 0x4 R1 Data: 0xfa8c Expected R1 Data: 0xfa8c R2 Sel: 0x2 R2 Data: 0x004a Expected R2 Data: 0x004a W Sel: 0x4 W Data: 0xfa8c W Enable: 0x1
# FYI: Read/write of same port in cycle  283
# Cycle:  284 R1 Sel: 0x5 R1 Data: 0x2bf8 Expected R1 Data: 0x2bf8 R2 Sel: 0x1 R2 Data: 0xed3d Expected R2 Data: 0xed3d W Sel: 0x3 W Data: 0xac15 W Enable: 0x0
# Cycle:  285 R1 Sel: 0x2 R1 Data: 0x004a Expected R1 Data: 0x004a R2 Sel: 0x5 R2 Data: 0x2bf8 Expected R2 Data: 0x2bf8 W Sel: 0x6 W Data: 0x363d W Enable: 0x1
# Cycle:  286 R1 Sel: 0x6 R1 Data: 0x363d Expected R1 Data: 0x363d R2 Sel: 0x3 R2 Data: 0xe297 Expected R2 Data: 0xe297 W Sel: 0x4 W Data: 0x02e4 W Enable: 0x0
# Cycle:  287 R1 Sel: 0x2 R1 Data: 0x004a Expected R1 Data: 0x004a R2 Sel: 0x1 R2 Data: 0xed3d Expected R2 Data: 0xed3d W Sel: 0x3 W Data: 0x1db5 W Enable: 0x0
# Cycle:  288 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x1 R2 Data: 0xed3d Expected R2 Data: 0xed3d W Sel: 0x7 W Data: 0xb0be W Enable: 0x0
# Cycle:  289 R1 Sel: 0x4 R1 Data: 0xfa8c Expected R1 Data: 0xfa8c R2 Sel: 0x0 R2 Data: 0xdd71 Expected R2 Data: 0xdd71 W Sel: 0x1 W Data: 0xa073 W Enable: 0x0
# Cycle:  290 R1 Sel: 0x6 R1 Data: 0x363d Expected R1 Data: 0x363d R2 Sel: 0x5 R2 Data: 0x59cd Expected R2 Data: 0x59cd W Sel: 0x5 W Data: 0x59cd W Enable: 0x1
# FYI: Read/write of same port in cycle  290
# Cycle:  291 R1 Sel: 0x3 R1 Data: 0xe297 Expected R1 Data: 0xe297 R2 Sel: 0x6 R2 Data: 0x363d Expected R2 Data: 0x363d W Sel: 0x2 W Data: 0x8b96 W Enable: 0x1
# Cycle:  292 R1 Sel: 0x5 R1 Data: 0x59cd Expected R1 Data: 0x59cd R2 Sel: 0x4 R2 Data: 0xfa8c Expected R2 Data: 0xfa8c W Sel: 0x2 W Data: 0x8925 W Enable: 0x1
# Cycle:  293 R1 Sel: 0x3 R1 Data: 0xe297 Expected R1 Data: 0xe297 R2 Sel: 0x5 R2 Data: 0x59cd Expected R2 Data: 0x59cd W Sel: 0x1 W Data: 0x65b0 W Enable: 0x0
# Cycle:  294 R1 Sel: 0x0 R1 Data: 0xdd71 Expected R1 Data: 0xdd71 R2 Sel: 0x2 R2 Data: 0x8925 Expected R2 Data: 0x8925 W Sel: 0x5 W Data: 0x1982 W Enable: 0x0
# Cycle:  295 R1 Sel: 0x7 R1 Data: 0xb9ab Expected R1 Data: 0xb9ab R2 Sel: 0x1 R2 Data: 0xed3d Expected R2 Data: 0xed3d W Sel: 0x0 W Data: 0x500c W Enable: 0x0
# Cycle:  296 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x7 R2 Data: 0xb9ab Expected R2 Data: 0xb9ab W Sel: 0x3 W Data: 0x90a8 W Enable: 0x0
# Cycle:  297 R1 Sel: 0x1 R1 Data: 0xed3d Expected R1 Data: 0xed3d R2 Sel: 0x5 R2 Data: 0x59cd Expected R2 Data: 0x59cd W Sel: 0x7 W Data: 0xef18 W Enable: 0x1
# Cycle:  298 R1 Sel: 0x5 R1 Data: 0x59cd Expected R1 Data: 0x59cd R2 Sel: 0x6 R2 Data: 0x363d Expected R2 Data: 0x363d W Sel: 0x1 W Data: 0x800b W Enable: 0x1
# Cycle:  299 R1 Sel: 0x7 R1 Data: 0xef18 Expected R1 Data: 0xef18 R2 Sel: 0x2 R2 Data: 0x8925 Expected R2 Data: 0x8925 W Sel: 0x5 W Data: 0x3a7b W Enable: 0x1
# Cycle:  300 R1 Sel: 0x7 R1 Data: 0xe6ca Expected R1 Data: 0xe6ca R2 Sel: 0x5 R2 Data: 0x3a7b Expected R2 Data: 0x3a7b W Sel: 0x7 W Data: 0xe6ca W Enable: 0x1
# FYI: Read/write of same port in cycle  300
# Cycle:  301 R1 Sel: 0x5 R1 Data: 0x3a7b Expected R1 Data: 0x3a7b R2 Sel: 0x2 R2 Data: 0x6aeb Expected R2 Data: 0x6aeb W Sel: 0x2 W Data: 0x6aeb W Enable: 0x1
# FYI: Read/write of same port in cycle  301
# Cycle:  302 R1 Sel: 0x3 R1 Data: 0xe297 Expected R1 Data: 0xe297 R2 Sel: 0x6 R2 Data: 0x363d Expected R2 Data: 0x363d W Sel: 0x6 W Data: 0x8a1d W Enable: 0x0
# Cycle:  303 R1 Sel: 0x6 R1 Data: 0xd2f7 Expected R1 Data: 0xd2f7 R2 Sel: 0x2 R2 Data: 0x6aeb Expected R2 Data: 0x6aeb W Sel: 0x6 W Data: 0xd2f7 W Enable: 0x1
# FYI: Read/write of same port in cycle  303
# Cycle:  304 R1 Sel: 0x6 R1 Data: 0xd2f7 Expected R1 Data: 0xd2f7 R2 Sel: 0x5 R2 Data: 0x3a7b Expected R2 Data: 0x3a7b W Sel: 0x4 W Data: 0x64a7 W Enable: 0x0
# Cycle:  305 R1 Sel: 0x1 R1 Data: 0x800b Expected R1 Data: 0x800b R2 Sel: 0x6 R2 Data: 0xd2f7 Expected R2 Data: 0xd2f7 W Sel: 0x5 W Data: 0xc48d W Enable: 0x1
# Cycle:  306 R1 Sel: 0x7 R1 Data: 0xe6ca Expected R1 Data: 0xe6ca R2 Sel: 0x4 R2 Data: 0xfa8c Expected R2 Data: 0xfa8c W Sel: 0x7 W Data: 0xf3cb W Enable: 0x0
# Cycle:  307 R1 Sel: 0x3 R1 Data: 0xe297 Expected R1 Data: 0xe297 R2 Sel: 0x4 R2 Data: 0xfa8c Expected R2 Data: 0xfa8c W Sel: 0x3 W Data: 0x680f W Enable: 0x0
# Cycle:  308 R1 Sel: 0x7 R1 Data: 0xe6ca Expected R1 Data: 0xe6ca R2 Sel: 0x7 R2 Data: 0xe6ca Expected R2 Data: 0xe6ca W Sel: 0x6 W Data: 0xa720 W Enable: 0x1
# FYI: Both read ports are same in cycle  308
# Cycle:  309 R1 Sel: 0x2 R1 Data: 0x6aeb Expected R1 Data: 0x6aeb R2 Sel: 0x4 R2 Data: 0xfa8c Expected R2 Data: 0xfa8c W Sel: 0x0 W Data: 0xa704 W Enable: 0x1
# Cycle:  310 R1 Sel: 0x3 R1 Data: 0xe297 Expected R1 Data: 0xe297 R2 Sel: 0x7 R2 Data: 0xe6ca Expected R2 Data: 0xe6ca W Sel: 0x4 W Data: 0x37dc W Enable: 0x1
# Cycle:  311 R1 Sel: 0x4 R1 Data: 0x37dc Expected R1 Data: 0x37dc R2 Sel: 0x6 R2 Data: 0xa720 Expected R2 Data: 0xa720 W Sel: 0x1 W Data: 0x04ae W Enable: 0x0
# Cycle:  312 R1 Sel: 0x2 R1 Data: 0x6aeb Expected R1 Data: 0x6aeb R2 Sel: 0x5 R2 Data: 0xc48d Expected R2 Data: 0xc48d W Sel: 0x4 W Data: 0x0a06 W Enable: 0x0
# Cycle:  313 R1 Sel: 0x1 R1 Data: 0x800b Expected R1 Data: 0x800b R2 Sel: 0x2 R2 Data: 0x6aeb Expected R2 Data: 0x6aeb W Sel: 0x3 W Data: 0x8037 W Enable: 0x1
# Cycle:  314 R1 Sel: 0x1 R1 Data: 0x800b Expected R1 Data: 0x800b R2 Sel: 0x6 R2 Data: 0xa720 Expected R2 Data: 0xa720 W Sel: 0x3 W Data: 0x91d6 W Enable: 0x1
# Cycle:  315 R1 Sel: 0x2 R1 Data: 0x6aeb Expected R1 Data: 0x6aeb R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x0 W Data: 0x7548 W Enable: 0x1
# Cycle:  316 R1 Sel: 0x4 R1 Data: 0x37dc Expected R1 Data: 0x37dc R2 Sel: 0x5 R2 Data: 0xc48d Expected R2 Data: 0xc48d W Sel: 0x1 W Data: 0xabf1 W Enable: 0x1
# Cycle:  317 R1 Sel: 0x1 R1 Data: 0xabf1 Expected R1 Data: 0xabf1 R2 Sel: 0x7 R2 Data: 0xe6ca Expected R2 Data: 0xe6ca W Sel: 0x7 W Data: 0x7ac2 W Enable: 0x0
# Cycle:  318 R1 Sel: 0x5 R1 Data: 0xc48d Expected R1 Data: 0xc48d R2 Sel: 0x0 R2 Data: 0x7548 Expected R2 Data: 0x7548 W Sel: 0x6 W Data: 0xfe17 W Enable: 0x1
# Cycle:  319 R1 Sel: 0x7 R1 Data: 0xe6ca Expected R1 Data: 0xe6ca R2 Sel: 0x5 R2 Data: 0xc48d Expected R2 Data: 0xc48d W Sel: 0x7 W Data: 0x46d8 W Enable: 0x0
# Cycle:  320 R1 Sel: 0x3 R1 Data: 0x91d6 Expected R1 Data: 0x91d6 R2 Sel: 0x4 R2 Data: 0x6206 Expected R2 Data: 0x6206 W Sel: 0x4 W Data: 0x6206 W Enable: 0x1
# FYI: Read/write of same port in cycle  320
# Cycle:  321 R1 Sel: 0x1 R1 Data: 0xabf1 Expected R1 Data: 0xabf1 R2 Sel: 0x7 R2 Data: 0xe6ca Expected R2 Data: 0xe6ca W Sel: 0x7 W Data: 0x85c8 W Enable: 0x0
# Cycle:  322 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x2 W Data: 0x3b0d W Enable: 0x0
# Cycle:  323 R1 Sel: 0x7 R1 Data: 0xe6ca Expected R1 Data: 0xe6ca R2 Sel: 0x0 R2 Data: 0x7548 Expected R2 Data: 0x7548 W Sel: 0x2 W Data: 0xc1cf W Enable: 0x0
# Cycle:  324 R1 Sel: 0x1 R1 Data: 0xd059 Expected R1 Data: 0xd059 R2 Sel: 0x7 R2 Data: 0xe6ca Expected R2 Data: 0xe6ca W Sel: 0x1 W Data: 0xd059 W Enable: 0x1
# FYI: Read/write of same port in cycle  324
# Cycle:  325 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x4 W Data: 0x4786 W Enable: 0x1
# Cycle:  326 R1 Sel: 0x0 R1 Data: 0x7548 Expected R1 Data: 0x7548 R2 Sel: 0x4 R2 Data: 0x4786 Expected R2 Data: 0x4786 W Sel: 0x3 W Data: 0xc1f9 W Enable: 0x0
# Cycle:  327 R1 Sel: 0x0 R1 Data: 0x7548 Expected R1 Data: 0x7548 R2 Sel: 0x2 R2 Data: 0x6aeb Expected R2 Data: 0x6aeb W Sel: 0x4 W Data: 0xf48d W Enable: 0x1
# Cycle:  328 R1 Sel: 0x3 R1 Data: 0x91d6 Expected R1 Data: 0x91d6 R2 Sel: 0x4 R2 Data: 0xf48d Expected R2 Data: 0xf48d W Sel: 0x5 W Data: 0x4f2f W Enable: 0x0
# Cycle:  329 R1 Sel: 0x3 R1 Data: 0x91d6 Expected R1 Data: 0x91d6 R2 Sel: 0x7 R2 Data: 0xe6ca Expected R2 Data: 0xe6ca W Sel: 0x4 W Data: 0x2f15 W Enable: 0x0
# Cycle:  330 R1 Sel: 0x7 R1 Data: 0xe6ca Expected R1 Data: 0xe6ca R2 Sel: 0x1 R2 Data: 0xd059 Expected R2 Data: 0xd059 W Sel: 0x3 W Data: 0xcf36 W Enable: 0x0
# Cycle:  331 R1 Sel: 0x3 R1 Data: 0x91d6 Expected R1 Data: 0x91d6 R2 Sel: 0x1 R2 Data: 0xd059 Expected R2 Data: 0xd059 W Sel: 0x1 W Data: 0xac75 W Enable: 0x0
# Cycle:  332 R1 Sel: 0x2 R1 Data: 0x6aeb Expected R1 Data: 0x6aeb R2 Sel: 0x0 R2 Data: 0x7548 Expected R2 Data: 0x7548 W Sel: 0x5 W Data: 0xfacb W Enable: 0x1
# Cycle:  333 R1 Sel: 0x1 R1 Data: 0xd059 Expected R1 Data: 0xd059 R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x4 W Data: 0x691a W Enable: 0x0
# Cycle:  334 R1 Sel: 0x2 R1 Data: 0x5f80 Expected R1 Data: 0x5f80 R2 Sel: 0x1 R2 Data: 0xd059 Expected R2 Data: 0xd059 W Sel: 0x2 W Data: 0x5f80 W Enable: 0x1
# FYI: Read/write of same port in cycle  334
# Cycle:  335 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x0 R2 Data: 0x7548 Expected R2 Data: 0x7548 W Sel: 0x5 W Data: 0x743b W Enable: 0x0
# Cycle:  336 R1 Sel: 0x3 R1 Data: 0x91d6 Expected R1 Data: 0x91d6 R2 Sel: 0x0 R2 Data: 0xaf0b Expected R2 Data: 0xaf0b W Sel: 0x0 W Data: 0xaf0b W Enable: 0x1
# FYI: Read/write of same port in cycle  336
# Cycle:  337 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x4 R2 Data: 0xf48d Expected R2 Data: 0xf48d W Sel: 0x2 W Data: 0xe0d6 W Enable: 0x0
# Cycle:  338 R1 Sel: 0x0 R1 Data: 0xaf0b Expected R1 Data: 0xaf0b R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x7 W Data: 0x2d2e W Enable: 0x0
# Cycle:  339 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x1 R2 Data: 0xd059 Expected R2 Data: 0xd059 W Sel: 0x0 W Data: 0x9784 W Enable: 0x1
# Cycle:  340 R1 Sel: 0x1 R1 Data: 0xd059 Expected R1 Data: 0xd059 R2 Sel: 0x2 R2 Data: 0x5f80 Expected R2 Data: 0x5f80 W Sel: 0x1 W Data: 0x077e W Enable: 0x0
# Cycle:  341 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x4 R2 Data: 0xf48d Expected R2 Data: 0xf48d W Sel: 0x4 W Data: 0x4059 W Enable: 0x0
# Cycle:  342 R1 Sel: 0x4 R1 Data: 0xf48d Expected R1 Data: 0xf48d R2 Sel: 0x2 R2 Data: 0x5f80 Expected R2 Data: 0x5f80 W Sel: 0x7 W Data: 0xb7dc W Enable: 0x1
# Cycle:  343 R1 Sel: 0x0 R1 Data: 0x9784 Expected R1 Data: 0x9784 R2 Sel: 0x7 R2 Data: 0xb7dc Expected R2 Data: 0xb7dc W Sel: 0x6 W Data: 0x2167 W Enable: 0x0
# Cycle:  344 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x4 R2 Data: 0xf48d Expected R2 Data: 0xf48d W Sel: 0x2 W Data: 0x603c W Enable: 0x0
# Cycle:  345 R1 Sel: 0x5 R1 Data: 0xfacb Expected R1 Data: 0xfacb R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x2 W Data: 0xf83e W Enable: 0x1
# Cycle:  346 R1 Sel: 0x7 R1 Data: 0xb7dc Expected R1 Data: 0xb7dc R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x4 W Data: 0x3677 W Enable: 0x0
# Cycle:  347 R1 Sel: 0x2 R1 Data: 0xe0f5 Expected R1 Data: 0xe0f5 R2 Sel: 0x2 R2 Data: 0xe0f5 Expected R2 Data: 0xe0f5 W Sel: 0x2 W Data: 0xe0f5 W Enable: 0x1
# FYI: Both read ports are same in cycle  347
# FYI: Read/write of same port in cycle  347
# Cycle:  348 R1 Sel: 0x4 R1 Data: 0xf48d Expected R1 Data: 0xf48d R2 Sel: 0x1 R2 Data: 0xd72d Expected R2 Data: 0xd72d W Sel: 0x1 W Data: 0xd72d W Enable: 0x1
# FYI: Read/write of same port in cycle  348
# Cycle:  349 R1 Sel: 0x3 R1 Data: 0x91d6 Expected R1 Data: 0x91d6 R2 Sel: 0x4 R2 Data: 0xf48d Expected R2 Data: 0xf48d W Sel: 0x0 W Data: 0x30bb W Enable: 0x1
# Cycle:  350 R1 Sel: 0x7 R1 Data: 0xb7dc Expected R1 Data: 0xb7dc R2 Sel: 0x3 R2 Data: 0x91d6 Expected R2 Data: 0x91d6 W Sel: 0x4 W Data: 0xab2c W Enable: 0x1
# Cycle:  351 R1 Sel: 0x1 R1 Data: 0xd72d Expected R1 Data: 0xd72d R2 Sel: 0x6 R2 Data: 0xfe17 Expected R2 Data: 0xfe17 W Sel: 0x5 W Data: 0x5e51 W Enable: 0x0
# Cycle:  352 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x5 R2 Data: 0xfacb Expected R2 Data: 0xfacb W Sel: 0x0 W Data: 0x46f3 W Enable: 0x0
# Cycle:  353 R1 Sel: 0x7 R1 Data: 0xb7dc Expected R1 Data: 0xb7dc R2 Sel: 0x0 R2 Data: 0x30bb Expected R2 Data: 0x30bb W Sel: 0x2 W Data: 0xd773 W Enable: 0x1
# Cycle:  354 R1 Sel: 0x5 R1 Data: 0xfacb Expected R1 Data: 0xfacb R2 Sel: 0x6 R2 Data: 0xfe17 Expected R2 Data: 0xfe17 W Sel: 0x3 W Data: 0xcc25 W Enable: 0x1
# Cycle:  355 R1 Sel: 0x7 R1 Data: 0xb7dc Expected R1 Data: 0xb7dc R2 Sel: 0x3 R2 Data: 0xcc25 Expected R2 Data: 0xcc25 W Sel: 0x7 W Data: 0xe87f W Enable: 0x0
# Cycle:  356 R1 Sel: 0x5 R1 Data: 0xfacb Expected R1 Data: 0xfacb R2 Sel: 0x7 R2 Data: 0x4a43 Expected R2 Data: 0x4a43 W Sel: 0x7 W Data: 0x4a43 W Enable: 0x1
# FYI: Read/write of same port in cycle  356
# Cycle:  357 R1 Sel: 0x0 R1 Data: 0x30bb Expected R1 Data: 0x30bb R2 Sel: 0x1 R2 Data: 0x96c1 Expected R2 Data: 0x96c1 W Sel: 0x1 W Data: 0x96c1 W Enable: 0x1
# FYI: Read/write of same port in cycle  357
# Cycle:  358 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x2 R2 Data: 0xd773 Expected R2 Data: 0xd773 W Sel: 0x7 W Data: 0x199d W Enable: 0x0
# FYI: Both read ports are same in cycle  358
# Cycle:  359 R1 Sel: 0x5 R1 Data: 0xfacb Expected R1 Data: 0xfacb R2 Sel: 0x7 R2 Data: 0x4a43 Expected R2 Data: 0x4a43 W Sel: 0x1 W Data: 0x8b76 W Enable: 0x0
# Cycle:  360 R1 Sel: 0x7 R1 Data: 0x4a43 Expected R1 Data: 0x4a43 R2 Sel: 0x6 R2 Data: 0xfe17 Expected R2 Data: 0xfe17 W Sel: 0x0 W Data: 0x3fc7 W Enable: 0x0
# Cycle:  361 R1 Sel: 0x6 R1 Data: 0xfe17 Expected R1 Data: 0xfe17 R2 Sel: 0x0 R2 Data: 0x30bb Expected R2 Data: 0x30bb W Sel: 0x6 W Data: 0xdef2 W Enable: 0x0
# Cycle:  362 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x3 R2 Data: 0xcc25 Expected R2 Data: 0xcc25 W Sel: 0x6 W Data: 0xcd2f W Enable: 0x1
# Cycle:  363 R1 Sel: 0x6 R1 Data: 0xcd2f Expected R1 Data: 0xcd2f R2 Sel: 0x6 R2 Data: 0xcd2f Expected R2 Data: 0xcd2f W Sel: 0x3 W Data: 0x0f8f W Enable: 0x1
# FYI: Both read ports are same in cycle  363
# Cycle:  364 R1 Sel: 0x3 R1 Data: 0x0f8f Expected R1 Data: 0x0f8f R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x6 W Data: 0x3e60 W Enable: 0x1
# Cycle:  365 R1 Sel: 0x3 R1 Data: 0x0f8f Expected R1 Data: 0x0f8f R2 Sel: 0x7 R2 Data: 0x4a43 Expected R2 Data: 0x4a43 W Sel: 0x4 W Data: 0xd53c W Enable: 0x0
# Cycle:  366 R1 Sel: 0x7 R1 Data: 0x4a43 Expected R1 Data: 0x4a43 R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x0 W Data: 0xe3eb W Enable: 0x1
# Cycle:  367 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x0 R2 Data: 0xe3eb Expected R2 Data: 0xe3eb W Sel: 0x1 W Data: 0x04f5 W Enable: 0x0
# Cycle:  368 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x3 R2 Data: 0x0f8f Expected R2 Data: 0x0f8f W Sel: 0x4 W Data: 0x28ea W Enable: 0x0
# Cycle:  369 R1 Sel: 0x6 R1 Data: 0x3e60 Expected R1 Data: 0x3e60 R2 Sel: 0x5 R2 Data: 0xfacb Expected R2 Data: 0xfacb W Sel: 0x6 W Data: 0x6bc0 W Enable: 0x0
# Cycle:  370 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x0 W Data: 0x161e W Enable: 0x1
# FYI: Both read ports are same in cycle  370
# Cycle:  371 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x1 R2 Data: 0x96c1 Expected R2 Data: 0x96c1 W Sel: 0x3 W Data: 0xb516 W Enable: 0x1
# FYI: Both read ports are same in cycle  371
# Cycle:  372 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x0 W Data: 0x9841 W Enable: 0x0
# FYI: Both read ports are same in cycle  372
# Cycle:  373 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x0 R2 Data: 0x161e Expected R2 Data: 0x161e W Sel: 0x3 W Data: 0x4b7e W Enable: 0x0
# Cycle:  374 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x2 R2 Data: 0xd773 Expected R2 Data: 0xd773 W Sel: 0x5 W Data: 0xe741 W Enable: 0x1
# Cycle:  375 R1 Sel: 0x5 R1 Data: 0xe741 Expected R1 Data: 0xe741 R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x7 W Data: 0x2fcf W Enable: 0x1
# Cycle:  376 R1 Sel: 0x3 R1 Data: 0xb516 Expected R1 Data: 0xb516 R2 Sel: 0x0 R2 Data: 0x161e Expected R2 Data: 0x161e W Sel: 0x2 W Data: 0xe9c3 W Enable: 0x0
# Cycle:  377 R1 Sel: 0x3 R1 Data: 0xb516 Expected R1 Data: 0xb516 R2 Sel: 0x7 R2 Data: 0x2fcf Expected R2 Data: 0x2fcf W Sel: 0x4 W Data: 0xde8b W Enable: 0x0
# Cycle:  378 R1 Sel: 0x7 R1 Data: 0x2fcf Expected R1 Data: 0x2fcf R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x3 W Data: 0x8c1c W Enable: 0x0
# Cycle:  379 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x0 W Data: 0x3b40 W Enable: 0x1
# Cycle:  380 R1 Sel: 0x7 R1 Data: 0x2fcf Expected R1 Data: 0x2fcf R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x0 W Data: 0x3404 W Enable: 0x1
# Cycle:  381 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x3 W Data: 0x5661 W Enable: 0x0
# Cycle:  382 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x0 W Data: 0x0674 W Enable: 0x0
# Cycle:  383 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x7 W Data: 0x670d W Enable: 0x1
# Cycle:  384 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x5 W Data: 0x58e6 W Enable: 0x1
# Cycle:  385 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x2 R2 Data: 0xd773 Expected R2 Data: 0xd773 W Sel: 0x6 W Data: 0x9ba4 W Enable: 0x0
# Cycle:  386 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x1 W Data: 0x0f61 W Enable: 0x0
# Cycle:  387 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x2 R2 Data: 0xd773 Expected R2 Data: 0xd773 W Sel: 0x3 W Data: 0xff02 W Enable: 0x0
# Cycle:  388 R1 Sel: 0x0 R1 Data: 0x3404 Expected R1 Data: 0x3404 R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x6 W Data: 0xf3d6 W Enable: 0x0
# Cycle:  389 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x7 W Data: 0x5833 W Enable: 0x1
# Cycle:  390 R1 Sel: 0x0 R1 Data: 0x3404 Expected R1 Data: 0x3404 R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x0 W Data: 0x20a4 W Enable: 0x0
# Cycle:  391 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x5 W Data: 0x0ec2 W Enable: 0x0
# Cycle:  392 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x3 R2 Data: 0xb516 Expected R2 Data: 0xb516 W Sel: 0x4 W Data: 0x5c65 W Enable: 0x0
# Cycle:  393 R1 Sel: 0x3 R1 Data: 0xb516 Expected R1 Data: 0xb516 R2 Sel: 0x5 R2 Data: 0x58e6 Expected R2 Data: 0x58e6 W Sel: 0x1 W Data: 0xfdda W Enable: 0x0
# Cycle:  394 R1 Sel: 0x7 R1 Data: 0x5833 Expected R1 Data: 0x5833 R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x1 W Data: 0x7b06 W Enable: 0x0
# Cycle:  395 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x2 R2 Data: 0xd773 Expected R2 Data: 0xd773 W Sel: 0x5 W Data: 0x6194 W Enable: 0x0
# Cycle:  396 R1 Sel: 0x3 R1 Data: 0xb516 Expected R1 Data: 0xb516 R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x0 W Data: 0xb4f0 W Enable: 0x0
# Cycle:  397 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x7 W Data: 0xb381 W Enable: 0x0
# Cycle:  398 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x7 W Data: 0x173b W Enable: 0x1
# Cycle:  399 R1 Sel: 0x1 R1 Data: 0x96c1 Expected R1 Data: 0x96c1 R2 Sel: 0x5 R2 Data: 0x58e6 Expected R2 Data: 0x58e6 W Sel: 0x5 W Data: 0x84ed W Enable: 0x0
# Cycle:  400 R1 Sel: 0x2 R1 Data: 0xd773 Expected R1 Data: 0xd773 R2 Sel: 0x7 R2 Data: 0x173b Expected R2 Data: 0x173b W Sel: 0x1 W Data: 0xd48e W Enable: 0x1
# Cycle:  401 R1 Sel: 0x1 R1 Data: 0xd48e Expected R1 Data: 0xd48e R2 Sel: 0x3 R2 Data: 0x6632 Expected R2 Data: 0x6632 W Sel: 0x3 W Data: 0x6632 W Enable: 0x1
# FYI: Read/write of same port in cycle  401
# Cycle:  402 R1 Sel: 0x7 R1 Data: 0x173b Expected R1 Data: 0x173b R2 Sel: 0x5 R2 Data: 0x58e6 Expected R2 Data: 0x58e6 W Sel: 0x7 W Data: 0xb030 W Enable: 0x0
# Cycle:  403 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x5 W Data: 0xc3bf W Enable: 0x1
# FYI: Both read ports are same in cycle  403
# Cycle:  404 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x2 W Data: 0x5907 W Enable: 0x0
# Cycle:  405 R1 Sel: 0x5 R1 Data: 0xc3bf Expected R1 Data: 0xc3bf R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x0 W Data: 0xc4c2 W Enable: 0x0
# Cycle:  406 R1 Sel: 0x1 R1 Data: 0xd48e Expected R1 Data: 0xd48e R2 Sel: 0x2 R2 Data: 0xd773 Expected R2 Data: 0xd773 W Sel: 0x1 W Data: 0xc74e W Enable: 0x0
# Cycle:  407 R1 Sel: 0x5 R1 Data: 0xc3bf Expected R1 Data: 0xc3bf R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x0 W Data: 0x2a3c W Enable: 0x0
# Cycle:  408 R1 Sel: 0x3 R1 Data: 0x6632 Expected R1 Data: 0x6632 R2 Sel: 0x2 R2 Data: 0xd773 Expected R2 Data: 0xd773 W Sel: 0x1 W Data: 0x9efd W Enable: 0x0
# Cycle:  409 R1 Sel: 0x1 R1 Data: 0xd48e Expected R1 Data: 0xd48e R2 Sel: 0x7 R2 Data: 0x173b Expected R2 Data: 0x173b W Sel: 0x1 W Data: 0x3687 W Enable: 0x0
# Cycle:  410 R1 Sel: 0x1 R1 Data: 0xd48e Expected R1 Data: 0xd48e R2 Sel: 0x5 R2 Data: 0xc3bf Expected R2 Data: 0xc3bf W Sel: 0x2 W Data: 0x92a0 W Enable: 0x0
# Cycle:  411 R1 Sel: 0x4 R1 Data: 0xab2c Expected R1 Data: 0xab2c R2 Sel: 0x1 R2 Data: 0x850f Expected R2 Data: 0x850f W Sel: 0x1 W Data: 0x850f W Enable: 0x1
# FYI: Read/write of same port in cycle  411
# Cycle:  412 R1 Sel: 0x1 R1 Data: 0x850f Expected R1 Data: 0x850f R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x2 W Data: 0xc00d W Enable: 0x1
# Cycle:  413 R1 Sel: 0x0 R1 Data: 0x3404 Expected R1 Data: 0x3404 R2 Sel: 0x5 R2 Data: 0xc3bf Expected R2 Data: 0xc3bf W Sel: 0x0 W Data: 0xeae2 W Enable: 0x0
# Cycle:  414 R1 Sel: 0x5 R1 Data: 0xc3bf Expected R1 Data: 0xc3bf R2 Sel: 0x3 R2 Data: 0x6632 Expected R2 Data: 0x6632 W Sel: 0x5 W Data: 0x1258 W Enable: 0x0
# Cycle:  415 R1 Sel: 0x5 R1 Data: 0xc3bf Expected R1 Data: 0xc3bf R2 Sel: 0x5 R2 Data: 0xc3bf Expected R2 Data: 0xc3bf W Sel: 0x5 W Data: 0x5eb1 W Enable: 0x0
# FYI: Both read ports are same in cycle  415
# Cycle:  416 R1 Sel: 0x0 R1 Data: 0x9c15 Expected R1 Data: 0x9c15 R2 Sel: 0x0 R2 Data: 0x9c15 Expected R2 Data: 0x9c15 W Sel: 0x0 W Data: 0x9c15 W Enable: 0x1
# FYI: Both read ports are same in cycle  416
# FYI: Read/write of same port in cycle  416
# Cycle:  417 R1 Sel: 0x2 R1 Data: 0xc00d Expected R1 Data: 0xc00d R2 Sel: 0x4 R2 Data: 0xab2c Expected R2 Data: 0xab2c W Sel: 0x0 W Data: 0xcf01 W Enable: 0x1
# Cycle:  418 R1 Sel: 0x2 R1 Data: 0xc00d Expected R1 Data: 0xc00d R2 Sel: 0x6 R2 Data: 0x3e60 Expected R2 Data: 0x3e60 W Sel: 0x4 W Data: 0x00a5 W Enable: 0x1
# Cycle:  419 R1 Sel: 0x0 R1 Data: 0xcf01 Expected R1 Data: 0xcf01 R2 Sel: 0x0 R2 Data: 0xcf01 Expected R2 Data: 0xcf01 W Sel: 0x3 W Data: 0x04eb W Enable: 0x1
# FYI: Both read ports are same in cycle  419
# Cycle:  420 R1 Sel: 0x5 R1 Data: 0xc3bf Expected R1 Data: 0xc3bf R2 Sel: 0x4 R2 Data: 0x00a5 Expected R2 Data: 0x00a5 W Sel: 0x7 W Data: 0xca5d W Enable: 0x1
# Cycle:  421 R1 Sel: 0x6 R1 Data: 0x3e60 Expected R1 Data: 0x3e60 R2 Sel: 0x2 R2 Data: 0xc00d Expected R2 Data: 0xc00d W Sel: 0x6 W Data: 0x8aac W Enable: 0x0
# Cycle:  422 R1 Sel: 0x2 R1 Data: 0xc00d Expected R1 Data: 0xc00d R2 Sel: 0x7 R2 Data: 0xca5d Expected R2 Data: 0xca5d W Sel: 0x6 W Data: 0xd85c W Enable: 0x0
# Cycle:  423 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x5 R2 Data: 0xc3bf Expected R2 Data: 0xc3bf W Sel: 0x0 W Data: 0x8224 W Enable: 0x1
# FYI: Read/write of same port in cycle  423
# Cycle:  424 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x7 R2 Data: 0xca5d Expected R2 Data: 0xca5d W Sel: 0x2 W Data: 0xacd8 W Enable: 0x1
# Cycle:  425 R1 Sel: 0x2 R1 Data: 0xacd8 Expected R1 Data: 0xacd8 R2 Sel: 0x4 R2 Data: 0x00a5 Expected R2 Data: 0x00a5 W Sel: 0x6 W Data: 0x8c72 W Enable: 0x1
# Cycle:  426 R1 Sel: 0x6 R1 Data: 0x8c72 Expected R1 Data: 0x8c72 R2 Sel: 0x3 R2 Data: 0x04eb Expected R2 Data: 0x04eb W Sel: 0x2 W Data: 0xd866 W Enable: 0x1
# Cycle:  427 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x6 R2 Data: 0x8c72 Expected R2 Data: 0x8c72 W Sel: 0x1 W Data: 0xa585 W Enable: 0x1
# Cycle:  428 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x6 R2 Data: 0x8c72 Expected R2 Data: 0x8c72 W Sel: 0x5 W Data: 0x593d W Enable: 0x1
# Cycle:  429 R1 Sel: 0x6 R1 Data: 0x8c72 Expected R1 Data: 0x8c72 R2 Sel: 0x1 R2 Data: 0xa585 Expected R2 Data: 0xa585 W Sel: 0x3 W Data: 0x0117 W Enable: 0x1
# Cycle:  430 R1 Sel: 0x2 R1 Data: 0xd866 Expected R1 Data: 0xd866 R2 Sel: 0x4 R2 Data: 0xfb64 Expected R2 Data: 0xfb64 W Sel: 0x4 W Data: 0xfb64 W Enable: 0x1
# FYI: Read/write of same port in cycle  430
# Cycle:  431 R1 Sel: 0x7 R1 Data: 0xf4a4 Expected R1 Data: 0xf4a4 R2 Sel: 0x3 R2 Data: 0x0117 Expected R2 Data: 0x0117 W Sel: 0x7 W Data: 0xf4a4 W Enable: 0x1
# FYI: Read/write of same port in cycle  431
# Cycle:  432 R1 Sel: 0x2 R1 Data: 0xd866 Expected R1 Data: 0xd866 R2 Sel: 0x2 R2 Data: 0xd866 Expected R2 Data: 0xd866 W Sel: 0x6 W Data: 0xaf1c W Enable: 0x0
# FYI: Both read ports are same in cycle  432
# Cycle:  433 R1 Sel: 0x5 R1 Data: 0x593d Expected R1 Data: 0x593d R2 Sel: 0x2 R2 Data: 0xd866 Expected R2 Data: 0xd866 W Sel: 0x0 W Data: 0xd390 W Enable: 0x0
# Cycle:  434 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x2 R2 Data: 0xd866 Expected R2 Data: 0xd866 W Sel: 0x0 W Data: 0xfa94 W Enable: 0x0
# Cycle:  435 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x0 R2 Data: 0x8224 Expected R2 Data: 0x8224 W Sel: 0x5 W Data: 0xc2ac W Enable: 0x0
# FYI: Both read ports are same in cycle  435
# Cycle:  436 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x4 R2 Data: 0xfb64 Expected R2 Data: 0xfb64 W Sel: 0x6 W Data: 0x4bc8 W Enable: 0x1
# Cycle:  437 R1 Sel: 0x3 R1 Data: 0x0117 Expected R1 Data: 0x0117 R2 Sel: 0x0 R2 Data: 0x8224 Expected R2 Data: 0x8224 W Sel: 0x7 W Data: 0xac70 W Enable: 0x1
# Cycle:  438 R1 Sel: 0x0 R1 Data: 0x8224 Expected R1 Data: 0x8224 R2 Sel: 0x7 R2 Data: 0xac70 Expected R2 Data: 0xac70 W Sel: 0x0 W Data: 0x565c W Enable: 0x0
# Cycle:  439 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x1 R2 Data: 0xa585 Expected R2 Data: 0xa585 W Sel: 0x4 W Data: 0x16bd W Enable: 0x1
# Cycle:  440 R1 Sel: 0x5 R1 Data: 0x593d Expected R1 Data: 0x593d R2 Sel: 0x5 R2 Data: 0x593d Expected R2 Data: 0x593d W Sel: 0x3 W Data: 0x8423 W Enable: 0x0
# FYI: Both read ports are same in cycle  440
# Cycle:  441 R1 Sel: 0x2 R1 Data: 0xd866 Expected R1 Data: 0xd866 R2 Sel: 0x4 R2 Data: 0x16bd Expected R2 Data: 0x16bd W Sel: 0x7 W Data: 0xff12 W Enable: 0x0
# Cycle:  442 R1 Sel: 0x5 R1 Data: 0x593d Expected R1 Data: 0x593d R2 Sel: 0x1 R2 Data: 0xa585 Expected R2 Data: 0xa585 W Sel: 0x3 W Data: 0x487b W Enable: 0x1
# Cycle:  443 R1 Sel: 0x2 R1 Data: 0xd866 Expected R1 Data: 0xd866 R2 Sel: 0x0 R2 Data: 0x8224 Expected R2 Data: 0x8224 W Sel: 0x2 W Data: 0xbe80 W Enable: 0x0
# Cycle:  444 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x3 R2 Data: 0x487b Expected R2 Data: 0x487b W Sel: 0x3 W Data: 0x7e34 W Enable: 0x0
# Cycle:  445 R1 Sel: 0x1 R1 Data: 0xa585 Expected R1 Data: 0xa585 R2 Sel: 0x0 R2 Data: 0x8224 Expected R2 Data: 0x8224 W Sel: 0x1 W Data: 0xf065 W Enable: 0x0
# Cycle:  446 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x5 R2 Data: 0x593d Expected R2 Data: 0x593d W Sel: 0x3 W Data: 0xcf58 W Enable: 0x1
# Cycle:  447 R1 Sel: 0x2 R1 Data: 0xd866 Expected R1 Data: 0xd866 R2 Sel: 0x2 R2 Data: 0xd866 Expected R2 Data: 0xd866 W Sel: 0x0 W Data: 0x479a W Enable: 0x0
# FYI: Both read ports are same in cycle  447
# Cycle:  448 R1 Sel: 0x7 R1 Data: 0xac70 Expected R1 Data: 0xac70 R2 Sel: 0x0 R2 Data: 0x8224 Expected R2 Data: 0x8224 W Sel: 0x2 W Data: 0x0f92 W Enable: 0x0
# Cycle:  449 R1 Sel: 0x5 R1 Data: 0x593d Expected R1 Data: 0x593d R2 Sel: 0x5 R2 Data: 0x593d Expected R2 Data: 0x593d W Sel: 0x3 W Data: 0x70a8 W Enable: 0x0
# FYI: Both read ports are same in cycle  449
# Cycle:  450 R1 Sel: 0x4 R1 Data: 0x16bd Expected R1 Data: 0x16bd R2 Sel: 0x6 R2 Data: 0x4bc8 Expected R2 Data: 0x4bc8 W Sel: 0x5 W Data: 0xa36c W Enable: 0x0
# Cycle:  451 R1 Sel: 0x1 R1 Data: 0xa585 Expected R1 Data: 0xa585 R2 Sel: 0x0 R2 Data: 0x8224 Expected R2 Data: 0x8224 W Sel: 0x2 W Data: 0xfa07 W Enable: 0x0
# Cycle:  452 R1 Sel: 0x5 R1 Data: 0x593d Expected R1 Data: 0x593d R2 Sel: 0x6 R2 Data: 0x4bc8 Expected R2 Data: 0x4bc8 W Sel: 0x6 W Data: 0xd57b W Enable: 0x0
# Cycle:  453 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x7 R2 Data: 0xac70 Expected R2 Data: 0xac70 W Sel: 0x5 W Data: 0x2cef W Enable: 0x0
# Cycle:  454 R1 Sel: 0x1 R1 Data: 0xa585 Expected R1 Data: 0xa585 R2 Sel: 0x0 R2 Data: 0x8224 Expected R2 Data: 0x8224 W Sel: 0x2 W Data: 0x412d W Enable: 0x1
# Cycle:  455 R1 Sel: 0x5 R1 Data: 0x593d Expected R1 Data: 0x593d R2 Sel: 0x3 R2 Data: 0xcf58 Expected R2 Data: 0xcf58 W Sel: 0x7 W Data: 0xe706 W Enable: 0x0
# Cycle:  456 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x1 R2 Data: 0xa585 Expected R2 Data: 0xa585 W Sel: 0x5 W Data: 0x2ac6 W Enable: 0x1
# Cycle:  457 R1 Sel: 0x4 R1 Data: 0x16bd Expected R1 Data: 0x16bd R2 Sel: 0x2 R2 Data: 0x412d Expected R2 Data: 0x412d W Sel: 0x0 W Data: 0x8cd6 W Enable: 0x1
# Cycle:  458 R1 Sel: 0x3 R1 Data: 0xcf58 Expected R1 Data: 0xcf58 R2 Sel: 0x0 R2 Data: 0xe78f Expected R2 Data: 0xe78f W Sel: 0x0 W Data: 0xe78f W Enable: 0x1
# FYI: Read/write of same port in cycle  458
# Cycle:  459 R1 Sel: 0x5 R1 Data: 0x2ac6 Expected R1 Data: 0x2ac6 R2 Sel: 0x0 R2 Data: 0xe78f Expected R2 Data: 0xe78f W Sel: 0x2 W Data: 0xd79c W Enable: 0x0
# Cycle:  460 R1 Sel: 0x2 R1 Data: 0x412d Expected R1 Data: 0x412d R2 Sel: 0x7 R2 Data: 0xac70 Expected R2 Data: 0xac70 W Sel: 0x4 W Data: 0x2f5f W Enable: 0x1
# Cycle:  461 R1 Sel: 0x7 R1 Data: 0xac70 Expected R1 Data: 0xac70 R2 Sel: 0x7 R2 Data: 0xac70 Expected R2 Data: 0xac70 W Sel: 0x4 W Data: 0xbc20 W Enable: 0x1
# FYI: Both read ports are same in cycle  461
# Cycle:  462 R1 Sel: 0x5 R1 Data: 0x2ac6 Expected R1 Data: 0x2ac6 R2 Sel: 0x4 R2 Data: 0xbc20 Expected R2 Data: 0xbc20 W Sel: 0x4 W Data: 0x8e72 W Enable: 0x0
# Cycle:  463 R1 Sel: 0x4 R1 Data: 0xbc20 Expected R1 Data: 0xbc20 R2 Sel: 0x6 R2 Data: 0x4bc8 Expected R2 Data: 0x4bc8 W Sel: 0x4 W Data: 0x5553 W Enable: 0x0
# Cycle:  464 R1 Sel: 0x2 R1 Data: 0x412d Expected R1 Data: 0x412d R2 Sel: 0x7 R2 Data: 0xac70 Expected R2 Data: 0xac70 W Sel: 0x1 W Data: 0xba91 W Enable: 0x1
# Cycle:  465 R1 Sel: 0x1 R1 Data: 0xba91 Expected R1 Data: 0xba91 R2 Sel: 0x5 R2 Data: 0x2ac6 Expected R2 Data: 0x2ac6 W Sel: 0x7 W Data: 0xadb5 W Enable: 0x1
# Cycle:  466 R1 Sel: 0x3 R1 Data: 0xcf58 Expected R1 Data: 0xcf58 R2 Sel: 0x1 R2 Data: 0xf412 Expected R2 Data: 0xf412 W Sel: 0x1 W Data: 0xf412 W Enable: 0x1
# FYI: Read/write of same port in cycle  466
# Cycle:  467 R1 Sel: 0x5 R1 Data: 0x2ac6 Expected R1 Data: 0x2ac6 R2 Sel: 0x4 R2 Data: 0xbc20 Expected R2 Data: 0xbc20 W Sel: 0x4 W Data: 0xb146 W Enable: 0x0
# Cycle:  468 R1 Sel: 0x4 R1 Data: 0xbc20 Expected R1 Data: 0xbc20 R2 Sel: 0x0 R2 Data: 0x6ad2 Expected R2 Data: 0x6ad2 W Sel: 0x0 W Data: 0x6ad2 W Enable: 0x1
# FYI: Read/write of same port in cycle  468
# Cycle:  469 R1 Sel: 0x3 R1 Data: 0x06c9 Expected R1 Data: 0x06c9 R2 Sel: 0x0 R2 Data: 0x6ad2 Expected R2 Data: 0x6ad2 W Sel: 0x3 W Data: 0x06c9 W Enable: 0x1
# FYI: Read/write of same port in cycle  469
# Cycle:  470 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x5 R2 Data: 0x2ac6 Expected R2 Data: 0x2ac6 W Sel: 0x4 W Data: 0x97df W Enable: 0x0
# Cycle:  471 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x6 R2 Data: 0x4bc8 Expected R2 Data: 0x4bc8 W Sel: 0x5 W Data: 0xf319 W Enable: 0x1
# FYI: Both read ports are same in cycle  471
# Cycle:  472 R1 Sel: 0x2 R1 Data: 0x412d Expected R1 Data: 0x412d R2 Sel: 0x0 R2 Data: 0x6ad2 Expected R2 Data: 0x6ad2 W Sel: 0x7 W Data: 0x9d48 W Enable: 0x1
# Cycle:  473 R1 Sel: 0x3 R1 Data: 0x06c9 Expected R1 Data: 0x06c9 R2 Sel: 0x7 R2 Data: 0x9d48 Expected R2 Data: 0x9d48 W Sel: 0x4 W Data: 0x3484 W Enable: 0x0
# Cycle:  474 R1 Sel: 0x2 R1 Data: 0x412d Expected R1 Data: 0x412d R2 Sel: 0x2 R2 Data: 0x412d Expected R2 Data: 0x412d W Sel: 0x1 W Data: 0xaeb9 W Enable: 0x1
# FYI: Both read ports are same in cycle  474
# Cycle:  475 R1 Sel: 0x4 R1 Data: 0xbc20 Expected R1 Data: 0xbc20 R2 Sel: 0x0 R2 Data: 0x6ad2 Expected R2 Data: 0x6ad2 W Sel: 0x1 W Data: 0xe8e9 W Enable: 0x0
# Cycle:  476 R1 Sel: 0x0 R1 Data: 0x6ad2 Expected R1 Data: 0x6ad2 R2 Sel: 0x1 R2 Data: 0xaeb9 Expected R2 Data: 0xaeb9 W Sel: 0x7 W Data: 0x6abe W Enable: 0x1
# Cycle:  477 R1 Sel: 0x4 R1 Data: 0xbc20 Expected R1 Data: 0xbc20 R2 Sel: 0x7 R2 Data: 0x6abe Expected R2 Data: 0x6abe W Sel: 0x0 W Data: 0x660a W Enable: 0x1
# Cycle:  478 R1 Sel: 0x6 R1 Data: 0x4bc8 Expected R1 Data: 0x4bc8 R2 Sel: 0x6 R2 Data: 0x4bc8 Expected R2 Data: 0x4bc8 W Sel: 0x5 W Data: 0x3a0d W Enable: 0x1
# FYI: Both read ports are same in cycle  478
# Cycle:  479 R1 Sel: 0x0 R1 Data: 0x660a Expected R1 Data: 0x660a R2 Sel: 0x3 R2 Data: 0x06c9 Expected R2 Data: 0x06c9 W Sel: 0x1 W Data: 0x1edb W Enable: 0x0
# Cycle:  480 R1 Sel: 0x5 R1 Data: 0x3a0d Expected R1 Data: 0x3a0d R2 Sel: 0x6 R2 Data: 0x4bc8 Expected R2 Data: 0x4bc8 W Sel: 0x0 W Data: 0xb143 W Enable: 0x0
# Cycle:  481 R1 Sel: 0x3 R1 Data: 0x06c9 Expected R1 Data: 0x06c9 R2 Sel: 0x3 R2 Data: 0x06c9 Expected R2 Data: 0x06c9 W Sel: 0x5 W Data: 0x842e W Enable: 0x1
# FYI: Both read ports are same in cycle  481
# Cycle:  482 R1 Sel: 0x5 R1 Data: 0x842e Expected R1 Data: 0x842e R2 Sel: 0x0 R2 Data: 0x660a Expected R2 Data: 0x660a W Sel: 0x4 W Data: 0xf2c9 W Enable: 0x0
# Cycle:  483 R1 Sel: 0x0 R1 Data: 0x660a Expected R1 Data: 0x660a R2 Sel: 0x3 R2 Data: 0x06c9 Expected R2 Data: 0x06c9 W Sel: 0x5 W Data: 0xe058 W Enable: 0x1
# Cycle:  484 R1 Sel: 0x1 R1 Data: 0xaeb9 Expected R1 Data: 0xaeb9 R2 Sel: 0x1 R2 Data: 0xaeb9 Expected R2 Data: 0xaeb9 W Sel: 0x3 W Data: 0x0d2b W Enable: 0x0
# FYI: Both read ports are same in cycle  484
# Cycle:  485 R1 Sel: 0x3 R1 Data: 0x06c9 Expected R1 Data: 0x06c9 R2 Sel: 0x6 R2 Data: 0x4bc8 Expected R2 Data: 0x4bc8 W Sel: 0x4 W Data: 0x3dbb W Enable: 0x1
# Cycle:  486 R1 Sel: 0x7 R1 Data: 0x6abe Expected R1 Data: 0x6abe R2 Sel: 0x4 R2 Data: 0x3dbb Expected R2 Data: 0x3dbb W Sel: 0x2 W Data: 0x5894 W Enable: 0x1
# Cycle:  487 R1 Sel: 0x2 R1 Data: 0x5894 Expected R1 Data: 0x5894 R2 Sel: 0x1 R2 Data: 0xaeb9 Expected R2 Data: 0xaeb9 W Sel: 0x3 W Data: 0x3a8b W Enable: 0x1
# Cycle:  488 R1 Sel: 0x0 R1 Data: 0x660a Expected R1 Data: 0x660a R2 Sel: 0x7 R2 Data: 0x6abe Expected R2 Data: 0x6abe W Sel: 0x4 W Data: 0xdbad W Enable: 0x0
# Cycle:  489 R1 Sel: 0x2 R1 Data: 0x5894 Expected R1 Data: 0x5894 R2 Sel: 0x3 R2 Data: 0x3a8b Expected R2 Data: 0x3a8b W Sel: 0x1 W Data: 0xfa9b W Enable: 0x1
# Cycle:  490 R1 Sel: 0x2 R1 Data: 0x5894 Expected R1 Data: 0x5894 R2 Sel: 0x1 R2 Data: 0xa35b Expected R2 Data: 0xa35b W Sel: 0x1 W Data: 0xa35b W Enable: 0x1
# FYI: Read/write of same port in cycle  490
# Cycle:  491 R1 Sel: 0x1 R1 Data: 0xf94a Expected R1 Data: 0xf94a R2 Sel: 0x3 R2 Data: 0x3a8b Expected R2 Data: 0x3a8b W Sel: 0x1 W Data: 0xf94a W Enable: 0x1
# FYI: Read/write of same port in cycle  491
# Cycle:  492 R1 Sel: 0x1 R1 Data: 0xf94a Expected R1 Data: 0xf94a R2 Sel: 0x2 R2 Data: 0x5894 Expected R2 Data: 0x5894 W Sel: 0x5 W Data: 0x32c8 W Enable: 0x1
# Cycle:  493 R1 Sel: 0x5 R1 Data: 0x32c8 Expected R1 Data: 0x32c8 R2 Sel: 0x0 R2 Data: 0x660a Expected R2 Data: 0x660a W Sel: 0x1 W Data: 0xebb7 W Enable: 0x1
# Cycle:  494 R1 Sel: 0x2 R1 Data: 0x5894 Expected R1 Data: 0x5894 R2 Sel: 0x6 R2 Data: 0xd08a Expected R2 Data: 0xd08a W Sel: 0x6 W Data: 0xd08a W Enable: 0x1
# FYI: Read/write of same port in cycle  494
# Cycle:  495 R1 Sel: 0x1 R1 Data: 0xebb7 Expected R1 Data: 0xebb7 R2 Sel: 0x0 R2 Data: 0x660a Expected R2 Data: 0x660a W Sel: 0x0 W Data: 0xa6ea W Enable: 0x0
# Cycle:  496 R1 Sel: 0x6 R1 Data: 0xd08a Expected R1 Data: 0xd08a R2 Sel: 0x1 R2 Data: 0xebb7 Expected R2 Data: 0xebb7 W Sel: 0x3 W Data: 0xf5bf W Enable: 0x0
# Cycle:  497 R1 Sel: 0x3 R1 Data: 0x3a8b Expected R1 Data: 0x3a8b R2 Sel: 0x6 R2 Data: 0xd08a Expected R2 Data: 0xd08a W Sel: 0x0 W Data: 0xf8f1 W Enable: 0x1
# Cycle:  498 R1 Sel: 0x2 R1 Data: 0x5894 Expected R1 Data: 0x5894 R2 Sel: 0x7 R2 Data: 0x6abe Expected R2 Data: 0x6abe W Sel: 0x5 W Data: 0x9f09 W Enable: 0x1
# Cycle:  499 R1 Sel: 0x3 R1 Data: 0x3a8b Expected R1 Data: 0x3a8b R2 Sel: 0x5 R2 Data: 0x9f09 Expected R2 Data: 0x9f09 W Sel: 0x2 W Data: 0x8f2d W Enable: 0x1
# Cycle:  500 R1 Sel: 0x6 R1 Data: 0xd08a Expected R1 Data: 0xd08a R2 Sel: 0x5 R2 Data: 0x9f09 Expected R2 Data: 0x9f09 W Sel: 0x7 W Data: 0xbccd W Enable: 0x1
# Cycle:  501 R1 Sel: 0x2 R1 Data: 0x8f2d Expected R1 Data: 0x8f2d R2 Sel: 0x4 R2 Data: 0x3dbb Expected R2 Data: 0x3dbb W Sel: 0x7 W Data: 0xd005 W Enable: 0x1
# Cycle:  502 R1 Sel: 0x0 R1 Data: 0xf8f1 Expected R1 Data: 0xf8f1 R2 Sel: 0x1 R2 Data: 0xebb7 Expected R2 Data: 0xebb7 W Sel: 0x2 W Data: 0x8660 W Enable: 0x0
# Cycle:  503 R1 Sel: 0x6 R1 Data: 0xd08a Expected R1 Data: 0xd08a R2 Sel: 0x3 R2 Data: 0x3a8b Expected R2 Data: 0x3a8b W Sel: 0x7 W Data: 0xbece W Enable: 0x1
# Cycle:  504 R1 Sel: 0x2 R1 Data: 0xe255 Expected R1 Data: 0xe255 R2 Sel: 0x7 R2 Data: 0xbece Expected R2 Data: 0xbece W Sel: 0x2 W Data: 0xe255 W Enable: 0x1
# FYI: Read/write of same port in cycle  504
# Cycle:  505 R1 Sel: 0x1 R1 Data: 0xebb7 Expected R1 Data: 0xebb7 R2 Sel: 0x1 R2 Data: 0xebb7 Expected R2 Data: 0xebb7 W Sel: 0x6 W Data: 0xdcae W Enable: 0x1
# FYI: Both read ports are same in cycle  505
# Cycle:  506 R1 Sel: 0x1 R1 Data: 0xebb7 Expected R1 Data: 0xebb7 R2 Sel: 0x5 R2 Data: 0x9f09 Expected R2 Data: 0x9f09 W Sel: 0x7 W Data: 0xc4ff W Enable: 0x0
# Cycle:  507 R1 Sel: 0x7 R1 Data: 0xbece Expected R1 Data: 0xbece R2 Sel: 0x5 R2 Data: 0x9f09 Expected R2 Data: 0x9f09 W Sel: 0x4 W Data: 0x04d7 W Enable: 0x0
# Cycle:  508 R1 Sel: 0x3 R1 Data: 0x3a8b Expected R1 Data: 0x3a8b R2 Sel: 0x1 R2 Data: 0xebb7 Expected R2 Data: 0xebb7 W Sel: 0x3 W Data: 0x8748 W Enable: 0x0
# Cycle:  509 R1 Sel: 0x4 R1 Data: 0x3dbb Expected R1 Data: 0x3dbb R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x6 W Data: 0x4de8 W Enable: 0x1
# FYI: Read/write of same port in cycle  509
# Cycle:  510 R1 Sel: 0x2 R1 Data: 0xe255 Expected R1 Data: 0xe255 R2 Sel: 0x0 R2 Data: 0xf8f1 Expected R2 Data: 0xf8f1 W Sel: 0x4 W Data: 0x5527 W Enable: 0x1
# Cycle:  511 R1 Sel: 0x3 R1 Data: 0x3a8b Expected R1 Data: 0x3a8b R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x2 W Data: 0xe843 W Enable: 0x1
# Cycle:  512 R1 Sel: 0x1 R1 Data: 0xebb7 Expected R1 Data: 0xebb7 R2 Sel: 0x0 R2 Data: 0xf8f1 Expected R2 Data: 0xf8f1 W Sel: 0x5 W Data: 0x85e9 W Enable: 0x0
# Cycle:  513 R1 Sel: 0x1 R1 Data: 0xebb7 Expected R1 Data: 0xebb7 R2 Sel: 0x7 R2 Data: 0xbece Expected R2 Data: 0xbece W Sel: 0x2 W Data: 0x09a2 W Enable: 0x1
# Cycle:  514 R1 Sel: 0x3 R1 Data: 0xf567 Expected R1 Data: 0xf567 R2 Sel: 0x4 R2 Data: 0x5527 Expected R2 Data: 0x5527 W Sel: 0x3 W Data: 0xf567 W Enable: 0x1
# FYI: Read/write of same port in cycle  514
# Cycle:  515 R1 Sel: 0x0 R1 Data: 0xf8f1 Expected R1 Data: 0xf8f1 R2 Sel: 0x4 R2 Data: 0x5527 Expected R2 Data: 0x5527 W Sel: 0x7 W Data: 0xb81a W Enable: 0x1
# Cycle:  516 R1 Sel: 0x2 R1 Data: 0x09a2 Expected R1 Data: 0x09a2 R2 Sel: 0x3 R2 Data: 0xf567 Expected R2 Data: 0xf567 W Sel: 0x2 W Data: 0x77c1 W Enable: 0x0
# Cycle:  517 R1 Sel: 0x0 R1 Data: 0xf8f1 Expected R1 Data: 0xf8f1 R2 Sel: 0x0 R2 Data: 0xf8f1 Expected R2 Data: 0xf8f1 W Sel: 0x2 W Data: 0xbfc4 W Enable: 0x0
# FYI: Both read ports are same in cycle  517
# Cycle:  518 R1 Sel: 0x4 R1 Data: 0x5527 Expected R1 Data: 0x5527 R2 Sel: 0x5 R2 Data: 0x9f09 Expected R2 Data: 0x9f09 W Sel: 0x7 W Data: 0x2128 W Enable: 0x1
# Cycle:  519 R1 Sel: 0x3 R1 Data: 0xf567 Expected R1 Data: 0xf567 R2 Sel: 0x5 R2 Data: 0x9f09 Expected R2 Data: 0x9f09 W Sel: 0x2 W Data: 0x7f8e W Enable: 0x0
# Cycle:  520 R1 Sel: 0x3 R1 Data: 0xf567 Expected R1 Data: 0xf567 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x1 W Data: 0xb8e2 W Enable: 0x0
# Cycle:  521 R1 Sel: 0x3 R1 Data: 0xf567 Expected R1 Data: 0xf567 R2 Sel: 0x4 R2 Data: 0xdacc Expected R2 Data: 0xdacc W Sel: 0x4 W Data: 0xdacc W Enable: 0x1
# FYI: Read/write of same port in cycle  521
# Cycle:  522 R1 Sel: 0x0 R1 Data: 0xf8f1 Expected R1 Data: 0xf8f1 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x5 W Data: 0x113b W Enable: 0x1
# Cycle:  523 R1 Sel: 0x7 R1 Data: 0x2128 Expected R1 Data: 0x2128 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x0 W Data: 0x0b39 W Enable: 0x0
# Cycle:  524 R1 Sel: 0x3 R1 Data: 0xf567 Expected R1 Data: 0xf567 R2 Sel: 0x5 R2 Data: 0x113b Expected R2 Data: 0x113b W Sel: 0x1 W Data: 0x6840 W Enable: 0x0
# Cycle:  525 R1 Sel: 0x7 R1 Data: 0x2128 Expected R1 Data: 0x2128 R2 Sel: 0x4 R2 Data: 0xdacc Expected R2 Data: 0xdacc W Sel: 0x6 W Data: 0x89ef W Enable: 0x0
# Cycle:  526 R1 Sel: 0x0 R1 Data: 0xf8f1 Expected R1 Data: 0xf8f1 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x7 W Data: 0xc5e8 W Enable: 0x0
# Cycle:  527 R1 Sel: 0x0 R1 Data: 0xe613 Expected R1 Data: 0xe613 R2 Sel: 0x5 R2 Data: 0x113b Expected R2 Data: 0x113b W Sel: 0x0 W Data: 0xe613 W Enable: 0x1
# FYI: Read/write of same port in cycle  527
# Cycle:  528 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x5 R2 Data: 0x113b Expected R2 Data: 0x113b W Sel: 0x1 W Data: 0x6052 W Enable: 0x0
# Cycle:  529 R1 Sel: 0x3 R1 Data: 0xf567 Expected R1 Data: 0xf567 R2 Sel: 0x0 R2 Data: 0xe613 Expected R2 Data: 0xe613 W Sel: 0x2 W Data: 0xb40f W Enable: 0x0
# Cycle:  530 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x2 R2 Data: 0x09a2 Expected R2 Data: 0x09a2 W Sel: 0x3 W Data: 0xf971 W Enable: 0x1
# Cycle:  531 R1 Sel: 0x1 R1 Data: 0xebb7 Expected R1 Data: 0xebb7 R2 Sel: 0x3 R2 Data: 0xf971 Expected R2 Data: 0xf971 W Sel: 0x5 W Data: 0x5c38 W Enable: 0x0
# Cycle:  532 R1 Sel: 0x4 R1 Data: 0xdacc Expected R1 Data: 0xdacc R2 Sel: 0x5 R2 Data: 0x113b Expected R2 Data: 0x113b W Sel: 0x2 W Data: 0x3cb7 W Enable: 0x1
# Cycle:  533 R1 Sel: 0x7 R1 Data: 0x0856 Expected R1 Data: 0x0856 R2 Sel: 0x0 R2 Data: 0xe613 Expected R2 Data: 0xe613 W Sel: 0x7 W Data: 0x0856 W Enable: 0x1
# FYI: Read/write of same port in cycle  533
# Cycle:  534 R1 Sel: 0x2 R1 Data: 0x3cb7 Expected R1 Data: 0x3cb7 R2 Sel: 0x5 R2 Data: 0x2783 Expected R2 Data: 0x2783 W Sel: 0x5 W Data: 0x2783 W Enable: 0x1
# FYI: Read/write of same port in cycle  534
# Cycle:  535 R1 Sel: 0x5 R1 Data: 0x2783 Expected R1 Data: 0x2783 R2 Sel: 0x2 R2 Data: 0x3cb7 Expected R2 Data: 0x3cb7 W Sel: 0x4 W Data: 0x7d14 W Enable: 0x0
# Cycle:  536 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x3 R2 Data: 0xf971 Expected R2 Data: 0xf971 W Sel: 0x0 W Data: 0x5b0d W Enable: 0x1
# Cycle:  537 R1 Sel: 0x0 R1 Data: 0x5b0d Expected R1 Data: 0x5b0d R2 Sel: 0x3 R2 Data: 0xf971 Expected R2 Data: 0xf971 W Sel: 0x4 W Data: 0xf4d7 W Enable: 0x0
# Cycle:  538 R1 Sel: 0x1 R1 Data: 0xebb7 Expected R1 Data: 0xebb7 R2 Sel: 0x4 R2 Data: 0xdacc Expected R2 Data: 0xdacc W Sel: 0x0 W Data: 0x8b8c W Enable: 0x1
# Cycle:  539 R1 Sel: 0x2 R1 Data: 0x3cb7 Expected R1 Data: 0x3cb7 R2 Sel: 0x5 R2 Data: 0x2783 Expected R2 Data: 0x2783 W Sel: 0x1 W Data: 0x0e10 W Enable: 0x1
# Cycle:  540 R1 Sel: 0x2 R1 Data: 0x3cb7 Expected R1 Data: 0x3cb7 R2 Sel: 0x4 R2 Data: 0xdacc Expected R2 Data: 0xdacc W Sel: 0x3 W Data: 0xd4c6 W Enable: 0x0
# Cycle:  541 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x1 R2 Data: 0x0e10 Expected R2 Data: 0x0e10 W Sel: 0x4 W Data: 0xa10d W Enable: 0x1
# Cycle:  542 R1 Sel: 0x3 R1 Data: 0xf971 Expected R1 Data: 0xf971 R2 Sel: 0x4 R2 Data: 0xa10d Expected R2 Data: 0xa10d W Sel: 0x2 W Data: 0x216f W Enable: 0x0
# Cycle:  543 R1 Sel: 0x2 R1 Data: 0x3cb7 Expected R1 Data: 0x3cb7 R2 Sel: 0x2 R2 Data: 0x3cb7 Expected R2 Data: 0x3cb7 W Sel: 0x2 W Data: 0xa055 W Enable: 0x0
# FYI: Both read ports are same in cycle  543
# Cycle:  544 R1 Sel: 0x0 R1 Data: 0x8b8c Expected R1 Data: 0x8b8c R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x3 W Data: 0x871b W Enable: 0x1
# Cycle:  545 R1 Sel: 0x0 R1 Data: 0x8b8c Expected R1 Data: 0x8b8c R2 Sel: 0x7 R2 Data: 0xfb8b Expected R2 Data: 0xfb8b W Sel: 0x7 W Data: 0xfb8b W Enable: 0x1
# FYI: Read/write of same port in cycle  545
# Cycle:  546 R1 Sel: 0x5 R1 Data: 0x2783 Expected R1 Data: 0x2783 R2 Sel: 0x4 R2 Data: 0xa10d Expected R2 Data: 0xa10d W Sel: 0x2 W Data: 0xa78b W Enable: 0x0
# Cycle:  547 R1 Sel: 0x7 R1 Data: 0xfb8b Expected R1 Data: 0xfb8b R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x4 W Data: 0x7fc2 W Enable: 0x1
# Cycle:  548 R1 Sel: 0x3 R1 Data: 0x871b Expected R1 Data: 0x871b R2 Sel: 0x3 R2 Data: 0x871b Expected R2 Data: 0x871b W Sel: 0x4 W Data: 0x0fe6 W Enable: 0x1
# FYI: Both read ports are same in cycle  548
# Cycle:  549 R1 Sel: 0x5 R1 Data: 0x2783 Expected R1 Data: 0x2783 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x7 W Data: 0xb1b8 W Enable: 0x1
# Cycle:  550 R1 Sel: 0x1 R1 Data: 0x0e10 Expected R1 Data: 0x0e10 R2 Sel: 0x2 R2 Data: 0x3cb7 Expected R2 Data: 0x3cb7 W Sel: 0x7 W Data: 0x9898 W Enable: 0x0
# Cycle:  551 R1 Sel: 0x3 R1 Data: 0xb4a2 Expected R1 Data: 0xb4a2 R2 Sel: 0x5 R2 Data: 0x2783 Expected R2 Data: 0x2783 W Sel: 0x3 W Data: 0xb4a2 W Enable: 0x1
# FYI: Read/write of same port in cycle  551
# Cycle:  552 R1 Sel: 0x2 R1 Data: 0x3cb7 Expected R1 Data: 0x3cb7 R2 Sel: 0x3 R2 Data: 0xb4a2 Expected R2 Data: 0xb4a2 W Sel: 0x5 W Data: 0xc793 W Enable: 0x1
# Cycle:  553 R1 Sel: 0x2 R1 Data: 0x3cb7 Expected R1 Data: 0x3cb7 R2 Sel: 0x3 R2 Data: 0x2bed Expected R2 Data: 0x2bed W Sel: 0x3 W Data: 0x2bed W Enable: 0x1
# FYI: Read/write of same port in cycle  553
# Cycle:  554 R1 Sel: 0x1 R1 Data: 0x0e10 Expected R1 Data: 0x0e10 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x2 W Data: 0x2f39 W Enable: 0x0
# Cycle:  555 R1 Sel: 0x0 R1 Data: 0x8b8c Expected R1 Data: 0x8b8c R2 Sel: 0x2 R2 Data: 0x3cb7 Expected R2 Data: 0x3cb7 W Sel: 0x1 W Data: 0x0d4b W Enable: 0x1
# Cycle:  556 R1 Sel: 0x1 R1 Data: 0x0d4b Expected R1 Data: 0x0d4b R2 Sel: 0x5 R2 Data: 0xc793 Expected R2 Data: 0xc793 W Sel: 0x7 W Data: 0xcde8 W Enable: 0x0
# Cycle:  557 R1 Sel: 0x5 R1 Data: 0xc793 Expected R1 Data: 0xc793 R2 Sel: 0x3 R2 Data: 0x2bed Expected R2 Data: 0x2bed W Sel: 0x2 W Data: 0x97d4 W Enable: 0x0
# Cycle:  558 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x4 R2 Data: 0x0fe6 Expected R2 Data: 0x0fe6 W Sel: 0x5 W Data: 0x68e1 W Enable: 0x1
# Cycle:  559 R1 Sel: 0x1 R1 Data: 0x0d4b Expected R1 Data: 0x0d4b R2 Sel: 0x1 R2 Data: 0x0d4b Expected R2 Data: 0x0d4b W Sel: 0x2 W Data: 0x162e W Enable: 0x1
# FYI: Both read ports are same in cycle  559
# Cycle:  560 R1 Sel: 0x7 R1 Data: 0xb1b8 Expected R1 Data: 0xb1b8 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x4 W Data: 0xfad0 W Enable: 0x1
# Cycle:  561 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x0 W Data: 0xde52 W Enable: 0x1
# FYI: Both read ports are same in cycle  561
# Cycle:  562 R1 Sel: 0x0 R1 Data: 0xde52 Expected R1 Data: 0xde52 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x5 W Data: 0x02d8 W Enable: 0x1
# Cycle:  563 R1 Sel: 0x1 R1 Data: 0x0d4b Expected R1 Data: 0x0d4b R2 Sel: 0x3 R2 Data: 0x2bed Expected R2 Data: 0x2bed W Sel: 0x7 W Data: 0x1a77 W Enable: 0x0
# Cycle:  564 R1 Sel: 0x2 R1 Data: 0x162e Expected R1 Data: 0x162e R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x7 W Data: 0xede7 W Enable: 0x1
# Cycle:  565 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x3 R2 Data: 0x2bed Expected R2 Data: 0x2bed W Sel: 0x6 W Data: 0xb3e6 W Enable: 0x0
# Cycle:  566 R1 Sel: 0x3 R1 Data: 0x2bed Expected R1 Data: 0x2bed R2 Sel: 0x7 R2 Data: 0xede7 Expected R2 Data: 0xede7 W Sel: 0x1 W Data: 0x7601 W Enable: 0x1
# Cycle:  567 R1 Sel: 0x2 R1 Data: 0x162e Expected R1 Data: 0x162e R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x0 W Data: 0x28d8 W Enable: 0x1
# Cycle:  568 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x7 W Data: 0x010a W Enable: 0x1
# FYI: Both read ports are same in cycle  568
# Cycle:  569 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x5 W Data: 0x7bc0 W Enable: 0x1
# FYI: Both read ports are same in cycle  569
# Cycle:  570 R1 Sel: 0x3 R1 Data: 0x2bed Expected R1 Data: 0x2bed R2 Sel: 0x2 R2 Data: 0x162e Expected R2 Data: 0x162e W Sel: 0x6 W Data: 0x0134 W Enable: 0x0
# Cycle:  571 R1 Sel: 0x3 R1 Data: 0x2bed Expected R1 Data: 0x2bed R2 Sel: 0x2 R2 Data: 0x162e Expected R2 Data: 0x162e W Sel: 0x6 W Data: 0x0991 W Enable: 0x0
# Cycle:  572 R1 Sel: 0x2 R1 Data: 0x162e Expected R1 Data: 0x162e R2 Sel: 0x3 R2 Data: 0x2bed Expected R2 Data: 0x2bed W Sel: 0x3 W Data: 0x5187 W Enable: 0x0
# Cycle:  573 R1 Sel: 0x5 R1 Data: 0x7bc0 Expected R1 Data: 0x7bc0 R2 Sel: 0x5 R2 Data: 0x7bc0 Expected R2 Data: 0x7bc0 W Sel: 0x4 W Data: 0x6782 W Enable: 0x0
# FYI: Both read ports are same in cycle  573
# Cycle:  574 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x6 R2 Data: 0x4de8 Expected R2 Data: 0x4de8 W Sel: 0x1 W Data: 0x9dc4 W Enable: 0x1
# Cycle:  575 R1 Sel: 0x0 R1 Data: 0x28d8 Expected R1 Data: 0x28d8 R2 Sel: 0x0 R2 Data: 0x28d8 Expected R2 Data: 0x28d8 W Sel: 0x3 W Data: 0x484e W Enable: 0x0
# FYI: Both read ports are same in cycle  575
# Cycle:  576 R1 Sel: 0x1 R1 Data: 0x9dc4 Expected R1 Data: 0x9dc4 R2 Sel: 0x0 R2 Data: 0x28d8 Expected R2 Data: 0x28d8 W Sel: 0x6 W Data: 0xbb4a W Enable: 0x0
# Cycle:  577 R1 Sel: 0x3 R1 Data: 0x2bed Expected R1 Data: 0x2bed R2 Sel: 0x1 R2 Data: 0x9dc4 Expected R2 Data: 0x9dc4 W Sel: 0x7 W Data: 0x5ee7 W Enable: 0x0
# Cycle:  578 R1 Sel: 0x7 R1 Data: 0x010a Expected R1 Data: 0x010a R2 Sel: 0x1 R2 Data: 0x9dc4 Expected R2 Data: 0x9dc4 W Sel: 0x2 W Data: 0x0910 W Enable: 0x1
# Cycle:  579 R1 Sel: 0x0 R1 Data: 0x35fa Expected R1 Data: 0x35fa R2 Sel: 0x3 R2 Data: 0x2bed Expected R2 Data: 0x2bed W Sel: 0x0 W Data: 0x35fa W Enable: 0x1
# FYI: Read/write of same port in cycle  579
# Cycle:  580 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x0 R2 Data: 0x35fa Expected R2 Data: 0x35fa W Sel: 0x5 W Data: 0xd89d W Enable: 0x1
# Cycle:  581 R1 Sel: 0x5 R1 Data: 0xd89d Expected R1 Data: 0xd89d R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x2 W Data: 0x103b W Enable: 0x0
# Cycle:  582 R1 Sel: 0x7 R1 Data: 0x010a Expected R1 Data: 0x010a R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x3 W Data: 0xc1a9 W Enable: 0x0
# Cycle:  583 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x5 R2 Data: 0xd89d Expected R2 Data: 0xd89d W Sel: 0x4 W Data: 0xd811 W Enable: 0x0
# Cycle:  584 R1 Sel: 0x3 R1 Data: 0x2bed Expected R1 Data: 0x2bed R2 Sel: 0x5 R2 Data: 0xd89d Expected R2 Data: 0xd89d W Sel: 0x2 W Data: 0x06c7 W Enable: 0x0
# Cycle:  585 R1 Sel: 0x6 R1 Data: 0x4de8 Expected R1 Data: 0x4de8 R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x1 W Data: 0xe9fb W Enable: 0x0
# Cycle:  586 R1 Sel: 0x0 R1 Data: 0x35fa Expected R1 Data: 0x35fa R2 Sel: 0x7 R2 Data: 0x010a Expected R2 Data: 0x010a W Sel: 0x6 W Data: 0xfdf7 W Enable: 0x1
# Cycle:  587 R1 Sel: 0x0 R1 Data: 0x35fa Expected R1 Data: 0x35fa R2 Sel: 0x7 R2 Data: 0x010a Expected R2 Data: 0x010a W Sel: 0x6 W Data: 0x0099 W Enable: 0x0
# Cycle:  588 R1 Sel: 0x1 R1 Data: 0x613a Expected R1 Data: 0x613a R2 Sel: 0x6 R2 Data: 0xfdf7 Expected R2 Data: 0xfdf7 W Sel: 0x1 W Data: 0x613a W Enable: 0x1
# FYI: Read/write of same port in cycle  588
# Cycle:  589 R1 Sel: 0x7 R1 Data: 0x010a Expected R1 Data: 0x010a R2 Sel: 0x6 R2 Data: 0xfdf7 Expected R2 Data: 0xfdf7 W Sel: 0x1 W Data: 0x1368 W Enable: 0x0
# Cycle:  590 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x5 R2 Data: 0xbde1 Expected R2 Data: 0xbde1 W Sel: 0x5 W Data: 0xbde1 W Enable: 0x1
# FYI: Read/write of same port in cycle  590
# Cycle:  591 R1 Sel: 0x7 R1 Data: 0x010a Expected R1 Data: 0x010a R2 Sel: 0x7 R2 Data: 0x010a Expected R2 Data: 0x010a W Sel: 0x3 W Data: 0x3753 W Enable: 0x0
# FYI: Both read ports are same in cycle  591
# Cycle:  592 R1 Sel: 0x2 R1 Data: 0xc493 Expected R1 Data: 0xc493 R2 Sel: 0x7 R2 Data: 0x010a Expected R2 Data: 0x010a W Sel: 0x2 W Data: 0xc493 W Enable: 0x1
# FYI: Read/write of same port in cycle  592
# Cycle:  593 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x0 W Data: 0x7b74 W Enable: 0x1
# FYI: Both read ports are same in cycle  593
# Cycle:  594 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x0 R2 Data: 0x7b74 Expected R2 Data: 0x7b74 W Sel: 0x2 W Data: 0xbc67 W Enable: 0x1
# Cycle:  595 R1 Sel: 0x3 R1 Data: 0x2bed Expected R1 Data: 0x2bed R2 Sel: 0x5 R2 Data: 0xbde1 Expected R2 Data: 0xbde1 W Sel: 0x7 W Data: 0xca31 W Enable: 0x1
# Cycle:  596 R1 Sel: 0x7 R1 Data: 0xca31 Expected R1 Data: 0xca31 R2 Sel: 0x5 R2 Data: 0xbde1 Expected R2 Data: 0xbde1 W Sel: 0x3 W Data: 0xce0d W Enable: 0x1
# Cycle:  597 R1 Sel: 0x5 R1 Data: 0xbde1 Expected R1 Data: 0xbde1 R2 Sel: 0x3 R2 Data: 0xce0d Expected R2 Data: 0xce0d W Sel: 0x0 W Data: 0xccd4 W Enable: 0x0
# Cycle:  598 R1 Sel: 0x5 R1 Data: 0xbde1 Expected R1 Data: 0xbde1 R2 Sel: 0x3 R2 Data: 0xce0d Expected R2 Data: 0xce0d W Sel: 0x2 W Data: 0x77ad W Enable: 0x1
# Cycle:  599 R1 Sel: 0x3 R1 Data: 0xce0d Expected R1 Data: 0xce0d R2 Sel: 0x2 R2 Data: 0x77ad Expected R2 Data: 0x77ad W Sel: 0x5 W Data: 0xc4c2 W Enable: 0x0
# Cycle:  600 R1 Sel: 0x3 R1 Data: 0xce0d Expected R1 Data: 0xce0d R2 Sel: 0x0 R2 Data: 0x7b74 Expected R2 Data: 0x7b74 W Sel: 0x4 W Data: 0xd9bc W Enable: 0x0
# Cycle:  601 R1 Sel: 0x7 R1 Data: 0x73a1 Expected R1 Data: 0x73a1 R2 Sel: 0x2 R2 Data: 0x77ad Expected R2 Data: 0x77ad W Sel: 0x7 W Data: 0x73a1 W Enable: 0x1
# FYI: Read/write of same port in cycle  601
# Cycle:  602 R1 Sel: 0x6 R1 Data: 0xfdf7 Expected R1 Data: 0xfdf7 R2 Sel: 0x3 R2 Data: 0xce0d Expected R2 Data: 0xce0d W Sel: 0x4 W Data: 0x2765 W Enable: 0x0
# Cycle:  603 R1 Sel: 0x0 R1 Data: 0x7b74 Expected R1 Data: 0x7b74 R2 Sel: 0x1 R2 Data: 0xf391 Expected R2 Data: 0xf391 W Sel: 0x1 W Data: 0xf391 W Enable: 0x1
# FYI: Read/write of same port in cycle  603
# Cycle:  604 R1 Sel: 0x5 R1 Data: 0xbde1 Expected R1 Data: 0xbde1 R2 Sel: 0x7 R2 Data: 0x73a1 Expected R2 Data: 0x73a1 W Sel: 0x6 W Data: 0xff2e W Enable: 0x1
# Cycle:  605 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x0 W Data: 0x9c45 W Enable: 0x0
# FYI: Both read ports are same in cycle  605
# Cycle:  606 R1 Sel: 0x1 R1 Data: 0xf391 Expected R1 Data: 0xf391 R2 Sel: 0x0 R2 Data: 0x7b74 Expected R2 Data: 0x7b74 W Sel: 0x2 W Data: 0xc920 W Enable: 0x0
# Cycle:  607 R1 Sel: 0x5 R1 Data: 0xbde1 Expected R1 Data: 0xbde1 R2 Sel: 0x7 R2 Data: 0x73a1 Expected R2 Data: 0x73a1 W Sel: 0x6 W Data: 0xe024 W Enable: 0x0
# Cycle:  608 R1 Sel: 0x2 R1 Data: 0x77ad Expected R1 Data: 0x77ad R2 Sel: 0x6 R2 Data: 0xff2e Expected R2 Data: 0xff2e W Sel: 0x1 W Data: 0x1dbe W Enable: 0x0
# Cycle:  609 R1 Sel: 0x6 R1 Data: 0xff2e Expected R1 Data: 0xff2e R2 Sel: 0x5 R2 Data: 0xbde1 Expected R2 Data: 0xbde1 W Sel: 0x7 W Data: 0x332b W Enable: 0x0
# Cycle:  610 R1 Sel: 0x1 R1 Data: 0xf391 Expected R1 Data: 0xf391 R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x3 W Data: 0x1b69 W Enable: 0x0
# Cycle:  611 R1 Sel: 0x0 R1 Data: 0x7b74 Expected R1 Data: 0x7b74 R2 Sel: 0x5 R2 Data: 0xbde1 Expected R2 Data: 0xbde1 W Sel: 0x0 W Data: 0xdba7 W Enable: 0x0
# Cycle:  612 R1 Sel: 0x0 R1 Data: 0x7b74 Expected R1 Data: 0x7b74 R2 Sel: 0x0 R2 Data: 0x7b74 Expected R2 Data: 0x7b74 W Sel: 0x5 W Data: 0xd143 W Enable: 0x0
# FYI: Both read ports are same in cycle  612
# Cycle:  613 R1 Sel: 0x1 R1 Data: 0xf391 Expected R1 Data: 0xf391 R2 Sel: 0x2 R2 Data: 0x77ad Expected R2 Data: 0x77ad W Sel: 0x2 W Data: 0xe3eb W Enable: 0x0
# Cycle:  614 R1 Sel: 0x0 R1 Data: 0x7b74 Expected R1 Data: 0x7b74 R2 Sel: 0x3 R2 Data: 0xce0d Expected R2 Data: 0xce0d W Sel: 0x3 W Data: 0x983a W Enable: 0x0
# Cycle:  615 R1 Sel: 0x6 R1 Data: 0xeddd Expected R1 Data: 0xeddd R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x6 W Data: 0xeddd W Enable: 0x1
# FYI: Read/write of same port in cycle  615
# Cycle:  616 R1 Sel: 0x2 R1 Data: 0x77ad Expected R1 Data: 0x77ad R2 Sel: 0x1 R2 Data: 0xf391 Expected R2 Data: 0xf391 W Sel: 0x1 W Data: 0x755b W Enable: 0x0
# Cycle:  617 R1 Sel: 0x1 R1 Data: 0xf391 Expected R1 Data: 0xf391 R2 Sel: 0x3 R2 Data: 0xce0d Expected R2 Data: 0xce0d W Sel: 0x0 W Data: 0x186b W Enable: 0x0
# Cycle:  618 R1 Sel: 0x1 R1 Data: 0xf391 Expected R1 Data: 0xf391 R2 Sel: 0x2 R2 Data: 0x77ad Expected R2 Data: 0x77ad W Sel: 0x0 W Data: 0x7aad W Enable: 0x1
# Cycle:  619 R1 Sel: 0x1 R1 Data: 0xe376 Expected R1 Data: 0xe376 R2 Sel: 0x6 R2 Data: 0xeddd Expected R2 Data: 0xeddd W Sel: 0x1 W Data: 0xe376 W Enable: 0x1
# FYI: Read/write of same port in cycle  619
# Cycle:  620 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x6 W Data: 0x2706 W Enable: 0x1
# FYI: Both read ports are same in cycle  620
# Cycle:  621 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x3 R2 Data: 0xce0d Expected R2 Data: 0xce0d W Sel: 0x1 W Data: 0x01a8 W Enable: 0x1
# Cycle:  622 R1 Sel: 0x7 R1 Data: 0x73a1 Expected R1 Data: 0x73a1 R2 Sel: 0x7 R2 Data: 0x73a1 Expected R2 Data: 0x73a1 W Sel: 0x5 W Data: 0xc16c W Enable: 0x0
# FYI: Both read ports are same in cycle  622
# Cycle:  623 R1 Sel: 0x1 R1 Data: 0x01a8 Expected R1 Data: 0x01a8 R2 Sel: 0x3 R2 Data: 0xce0d Expected R2 Data: 0xce0d W Sel: 0x7 W Data: 0x4654 W Enable: 0x1
# Cycle:  624 R1 Sel: 0x2 R1 Data: 0x77ad Expected R1 Data: 0x77ad R2 Sel: 0x5 R2 Data: 0xbde1 Expected R2 Data: 0xbde1 W Sel: 0x3 W Data: 0xc1cf W Enable: 0x1
# Cycle:  625 R1 Sel: 0x3 R1 Data: 0x87a6 Expected R1 Data: 0x87a6 R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x3 W Data: 0x87a6 W Enable: 0x1
# FYI: Read/write of same port in cycle  625
# Cycle:  626 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x6 R2 Data: 0x26dd Expected R2 Data: 0x26dd W Sel: 0x6 W Data: 0x26dd W Enable: 0x1
# FYI: Read/write of same port in cycle  626
# Cycle:  627 R1 Sel: 0x6 R1 Data: 0x26dd Expected R1 Data: 0x26dd R2 Sel: 0x6 R2 Data: 0x26dd Expected R2 Data: 0x26dd W Sel: 0x5 W Data: 0x69e7 W Enable: 0x1
# FYI: Both read ports are same in cycle  627
# Cycle:  628 R1 Sel: 0x7 R1 Data: 0x4654 Expected R1 Data: 0x4654 R2 Sel: 0x0 R2 Data: 0x7aad Expected R2 Data: 0x7aad W Sel: 0x5 W Data: 0xdf2f W Enable: 0x0
# Cycle:  629 R1 Sel: 0x2 R1 Data: 0x77ad Expected R1 Data: 0x77ad R2 Sel: 0x6 R2 Data: 0x26dd Expected R2 Data: 0x26dd W Sel: 0x0 W Data: 0x553b W Enable: 0x1
# Cycle:  630 R1 Sel: 0x7 R1 Data: 0x4654 Expected R1 Data: 0x4654 R2 Sel: 0x4 R2 Data: 0xfad0 Expected R2 Data: 0xfad0 W Sel: 0x2 W Data: 0x2571 W Enable: 0x0
# Cycle:  631 R1 Sel: 0x1 R1 Data: 0x01a8 Expected R1 Data: 0x01a8 R2 Sel: 0x7 R2 Data: 0x4654 Expected R2 Data: 0x4654 W Sel: 0x7 W Data: 0x5130 W Enable: 0x0
# Cycle:  632 R1 Sel: 0x6 R1 Data: 0x26dd Expected R1 Data: 0x26dd R2 Sel: 0x5 R2 Data: 0x69e7 Expected R2 Data: 0x69e7 W Sel: 0x4 W Data: 0xde6f W Enable: 0x0
# Cycle:  633 R1 Sel: 0x0 R1 Data: 0xda2a Expected R1 Data: 0xda2a R2 Sel: 0x1 R2 Data: 0x01a8 Expected R2 Data: 0x01a8 W Sel: 0x0 W Data: 0xda2a W Enable: 0x1
# FYI: Read/write of same port in cycle  633
# Cycle:  634 R1 Sel: 0x3 R1 Data: 0x87a6 Expected R1 Data: 0x87a6 R2 Sel: 0x2 R2 Data: 0x77ad Expected R2 Data: 0x77ad W Sel: 0x5 W Data: 0xfc25 W Enable: 0x1
# Cycle:  635 R1 Sel: 0x0 R1 Data: 0xda2a Expected R1 Data: 0xda2a R2 Sel: 0x0 R2 Data: 0xda2a Expected R2 Data: 0xda2a W Sel: 0x1 W Data: 0xcd7c W Enable: 0x1
# FYI: Both read ports are same in cycle  635
# Cycle:  636 R1 Sel: 0x6 R1 Data: 0x26dd Expected R1 Data: 0x26dd R2 Sel: 0x0 R2 Data: 0xda2a Expected R2 Data: 0xda2a W Sel: 0x3 W Data: 0xdab9 W Enable: 0x0
# Cycle:  637 R1 Sel: 0x7 R1 Data: 0x4654 Expected R1 Data: 0x4654 R2 Sel: 0x3 R2 Data: 0x87a6 Expected R2 Data: 0x87a6 W Sel: 0x0 W Data: 0x414e W Enable: 0x1
# Cycle:  638 R1 Sel: 0x5 R1 Data: 0xfc25 Expected R1 Data: 0xfc25 R2 Sel: 0x3 R2 Data: 0x87a6 Expected R2 Data: 0x87a6 W Sel: 0x7 W Data: 0xa492 W Enable: 0x0
# Cycle:  639 R1 Sel: 0x4 R1 Data: 0xfad0 Expected R1 Data: 0xfad0 R2 Sel: 0x6 R2 Data: 0x26dd Expected R2 Data: 0x26dd W Sel: 0x4 W Data: 0x6882 W Enable: 0x0
# Cycle:  640 R1 Sel: 0x3 R1 Data: 0x87a6 Expected R1 Data: 0x87a6 R2 Sel: 0x6 R2 Data: 0x26dd Expected R2 Data: 0x26dd W Sel: 0x7 W Data: 0xb097 W Enable: 0x0
# Cycle:  641 R1 Sel: 0x1 R1 Data: 0xcd7c Expected R1 Data: 0xcd7c R2 Sel: 0x1 R2 Data: 0xcd7c Expected R2 Data: 0xcd7c W Sel: 0x4 W Data: 0x7646 W Enable: 0x1
# FYI: Both read ports are same in cycle  641
# Cycle:  642 R1 Sel: 0x0 R1 Data: 0x414e Expected R1 Data: 0x414e R2 Sel: 0x7 R2 Data: 0x4654 Expected R2 Data: 0x4654 W Sel: 0x6 W Data: 0xdda2 W Enable: 0x0
# Cycle:  643 R1 Sel: 0x2 R1 Data: 0x77ad Expected R1 Data: 0x77ad R2 Sel: 0x6 R2 Data: 0x26dd Expected R2 Data: 0x26dd W Sel: 0x7 W Data: 0x71e3 W Enable: 0x1
# Cycle:  644 R1 Sel: 0x7 R1 Data: 0xfb89 Expected R1 Data: 0xfb89 R2 Sel: 0x2 R2 Data: 0x77ad Expected R2 Data: 0x77ad W Sel: 0x7 W Data: 0xfb89 W Enable: 0x1
# FYI: Read/write of same port in cycle  644
# Cycle:  645 R1 Sel: 0x3 R1 Data: 0x87a6 Expected R1 Data: 0x87a6 R2 Sel: 0x2 R2 Data: 0x77ad Expected R2 Data: 0x77ad W Sel: 0x7 W Data: 0x255e W Enable: 0x1
# Cycle:  646 R1 Sel: 0x3 R1 Data: 0x87a6 Expected R1 Data: 0x87a6 R2 Sel: 0x6 R2 Data: 0x1f43 Expected R2 Data: 0x1f43 W Sel: 0x6 W Data: 0x1f43 W Enable: 0x1
# FYI: Read/write of same port in cycle  646
# Cycle:  647 R1 Sel: 0x6 R1 Data: 0x1f43 Expected R1 Data: 0x1f43 R2 Sel: 0x7 R2 Data: 0x255e Expected R2 Data: 0x255e W Sel: 0x6 W Data: 0xf1c2 W Enable: 0x0
# Cycle:  648 R1 Sel: 0x4 R1 Data: 0x7646 Expected R1 Data: 0x7646 R2 Sel: 0x5 R2 Data: 0xfc25 Expected R2 Data: 0xfc25 W Sel: 0x2 W Data: 0x1405 W Enable: 0x0
# Cycle:  649 R1 Sel: 0x3 R1 Data: 0x87a6 Expected R1 Data: 0x87a6 R2 Sel: 0x7 R2 Data: 0x255e Expected R2 Data: 0x255e W Sel: 0x2 W Data: 0xb827 W Enable: 0x1
# Cycle:  650 R1 Sel: 0x1 R1 Data: 0xcd7c Expected R1 Data: 0xcd7c R2 Sel: 0x6 R2 Data: 0x1f43 Expected R2 Data: 0x1f43 W Sel: 0x0 W Data: 0xa92d W Enable: 0x0
# Cycle:  651 R1 Sel: 0x4 R1 Data: 0x7646 Expected R1 Data: 0x7646 R2 Sel: 0x0 R2 Data: 0x414e Expected R2 Data: 0x414e W Sel: 0x3 W Data: 0xb56a W Enable: 0x1
# Cycle:  652 R1 Sel: 0x0 R1 Data: 0x414e Expected R1 Data: 0x414e R2 Sel: 0x5 R2 Data: 0xfc25 Expected R2 Data: 0xfc25 W Sel: 0x6 W Data: 0x1b75 W Enable: 0x0
# Cycle:  653 R1 Sel: 0x5 R1 Data: 0xfc25 Expected R1 Data: 0xfc25 R2 Sel: 0x3 R2 Data: 0xb56a Expected R2 Data: 0xb56a W Sel: 0x0 W Data: 0x5e86 W Enable: 0x0
# Cycle:  654 R1 Sel: 0x0 R1 Data: 0x414e Expected R1 Data: 0x414e R2 Sel: 0x2 R2 Data: 0xb827 Expected R2 Data: 0xb827 W Sel: 0x3 W Data: 0x7420 W Enable: 0x1
# Cycle:  655 R1 Sel: 0x2 R1 Data: 0xb827 Expected R1 Data: 0xb827 R2 Sel: 0x7 R2 Data: 0x255e Expected R2 Data: 0x255e W Sel: 0x3 W Data: 0x48b8 W Enable: 0x1
# Cycle:  656 R1 Sel: 0x1 R1 Data: 0xcd7c Expected R1 Data: 0xcd7c R2 Sel: 0x2 R2 Data: 0xb827 Expected R2 Data: 0xb827 W Sel: 0x6 W Data: 0xeb91 W Enable: 0x0
# Cycle:  657 R1 Sel: 0x2 R1 Data: 0xb827 Expected R1 Data: 0xb827 R2 Sel: 0x1 R2 Data: 0xcd7c Expected R2 Data: 0xcd7c W Sel: 0x3 W Data: 0x0193 W Enable: 0x1
# Cycle:  658 R1 Sel: 0x0 R1 Data: 0x414e Expected R1 Data: 0x414e R2 Sel: 0x5 R2 Data: 0x4091 Expected R2 Data: 0x4091 W Sel: 0x5 W Data: 0x4091 W Enable: 0x1
# FYI: Read/write of same port in cycle  658
# Cycle:  659 R1 Sel: 0x3 R1 Data: 0x0193 Expected R1 Data: 0x0193 R2 Sel: 0x5 R2 Data: 0x4091 Expected R2 Data: 0x4091 W Sel: 0x1 W Data: 0xf650 W Enable: 0x1
# Cycle:  660 R1 Sel: 0x1 R1 Data: 0xf650 Expected R1 Data: 0xf650 R2 Sel: 0x3 R2 Data: 0x0193 Expected R2 Data: 0x0193 W Sel: 0x4 W Data: 0x21ad W Enable: 0x1
# Cycle:  661 R1 Sel: 0x3 R1 Data: 0x0193 Expected R1 Data: 0x0193 R2 Sel: 0x1 R2 Data: 0xf650 Expected R2 Data: 0xf650 W Sel: 0x2 W Data: 0x4f2c W Enable: 0x0
# Cycle:  662 R1 Sel: 0x6 R1 Data: 0x1f43 Expected R1 Data: 0x1f43 R2 Sel: 0x0 R2 Data: 0x414e Expected R2 Data: 0x414e W Sel: 0x7 W Data: 0x8551 W Enable: 0x0
# Cycle:  663 R1 Sel: 0x1 R1 Data: 0xf650 Expected R1 Data: 0xf650 R2 Sel: 0x3 R2 Data: 0x0193 Expected R2 Data: 0x0193 W Sel: 0x7 W Data: 0xcc39 W Enable: 0x1
# Cycle:  664 R1 Sel: 0x5 R1 Data: 0x4091 Expected R1 Data: 0x4091 R2 Sel: 0x6 R2 Data: 0x1f43 Expected R2 Data: 0x1f43 W Sel: 0x5 W Data: 0x1444 W Enable: 0x0
# Cycle:  665 R1 Sel: 0x5 R1 Data: 0x4091 Expected R1 Data: 0x4091 R2 Sel: 0x3 R2 Data: 0x0193 Expected R2 Data: 0x0193 W Sel: 0x6 W Data: 0xb283 W Enable: 0x1
# Cycle:  666 R1 Sel: 0x1 R1 Data: 0xf650 Expected R1 Data: 0xf650 R2 Sel: 0x2 R2 Data: 0xb827 Expected R2 Data: 0xb827 W Sel: 0x3 W Data: 0x8210 W Enable: 0x0
# Cycle:  667 R1 Sel: 0x1 R1 Data: 0x99fa Expected R1 Data: 0x99fa R2 Sel: 0x2 R2 Data: 0xb827 Expected R2 Data: 0xb827 W Sel: 0x1 W Data: 0x99fa W Enable: 0x1
# FYI: Read/write of same port in cycle  667
# Cycle:  668 R1 Sel: 0x3 R1 Data: 0x0193 Expected R1 Data: 0x0193 R2 Sel: 0x6 R2 Data: 0xb283 Expected R2 Data: 0xb283 W Sel: 0x3 W Data: 0xe87d W Enable: 0x0
# Cycle:  669 R1 Sel: 0x2 R1 Data: 0xb827 Expected R1 Data: 0xb827 R2 Sel: 0x6 R2 Data: 0xb283 Expected R2 Data: 0xb283 W Sel: 0x7 W Data: 0x578c W Enable: 0x0
# Cycle:  670 R1 Sel: 0x2 R1 Data: 0xb827 Expected R1 Data: 0xb827 R2 Sel: 0x2 R2 Data: 0xb827 Expected R2 Data: 0xb827 W Sel: 0x1 W Data: 0x3144 W Enable: 0x1
# FYI: Both read ports are same in cycle  670
# Cycle:  671 R1 Sel: 0x3 R1 Data: 0x0193 Expected R1 Data: 0x0193 R2 Sel: 0x5 R2 Data: 0x4091 Expected R2 Data: 0x4091 W Sel: 0x6 W Data: 0xe2cd W Enable: 0x1
# Cycle:  672 R1 Sel: 0x1 R1 Data: 0x3144 Expected R1 Data: 0x3144 R2 Sel: 0x2 R2 Data: 0xb827 Expected R2 Data: 0xb827 W Sel: 0x4 W Data: 0x72cb W Enable: 0x0
# Cycle:  673 R1 Sel: 0x2 R1 Data: 0xb827 Expected R1 Data: 0xb827 R2 Sel: 0x5 R2 Data: 0x4091 Expected R2 Data: 0x4091 W Sel: 0x2 W Data: 0x289e W Enable: 0x0
# Cycle:  674 R1 Sel: 0x2 R1 Data: 0xb827 Expected R1 Data: 0xb827 R2 Sel: 0x2 R2 Data: 0xb827 Expected R2 Data: 0xb827 W Sel: 0x4 W Data: 0x4e5d W Enable: 0x1
# FYI: Both read ports are same in cycle  674
# Cycle:  675 R1 Sel: 0x4 R1 Data: 0x4e5d Expected R1 Data: 0x4e5d R2 Sel: 0x3 R2 Data: 0x0193 Expected R2 Data: 0x0193 W Sel: 0x0 W Data: 0xf804 W Enable: 0x0
# Cycle:  676 R1 Sel: 0x3 R1 Data: 0x0193 Expected R1 Data: 0x0193 R2 Sel: 0x5 R2 Data: 0x4091 Expected R2 Data: 0x4091 W Sel: 0x5 W Data: 0x537b W Enable: 0x0
# Cycle:  677 R1 Sel: 0x5 R1 Data: 0x4091 Expected R1 Data: 0x4091 R2 Sel: 0x7 R2 Data: 0xcc39 Expected R2 Data: 0xcc39 W Sel: 0x0 W Data: 0xd51f W Enable: 0x1
# Cycle:  678 R1 Sel: 0x2 R1 Data: 0xb827 Expected R1 Data: 0xb827 R2 Sel: 0x7 R2 Data: 0xcc39 Expected R2 Data: 0xcc39 W Sel: 0x4 W Data: 0x56d0 W Enable: 0x0
# Cycle:  679 R1 Sel: 0x3 R1 Data: 0x0193 Expected R1 Data: 0x0193 R2 Sel: 0x3 R2 Data: 0x0193 Expected R2 Data: 0x0193 W Sel: 0x4 W Data: 0xe533 W Enable: 0x0
# FYI: Both read ports are same in cycle  679
# Cycle:  680 R1 Sel: 0x4 R1 Data: 0x4e5d Expected R1 Data: 0x4e5d R2 Sel: 0x7 R2 Data: 0xe353 Expected R2 Data: 0xe353 W Sel: 0x7 W Data: 0xe353 W Enable: 0x1
# FYI: Read/write of same port in cycle  680
# Cycle:  681 R1 Sel: 0x4 R1 Data: 0x4e5d Expected R1 Data: 0x4e5d R2 Sel: 0x4 R2 Data: 0x4e5d Expected R2 Data: 0x4e5d W Sel: 0x3 W Data: 0xc795 W Enable: 0x1
# FYI: Both read ports are same in cycle  681
# Cycle:  682 R1 Sel: 0x3 R1 Data: 0xc795 Expected R1 Data: 0xc795 R2 Sel: 0x1 R2 Data: 0x3144 Expected R2 Data: 0x3144 W Sel: 0x3 W Data: 0x87e1 W Enable: 0x0
# Cycle:  683 R1 Sel: 0x3 R1 Data: 0xc795 Expected R1 Data: 0xc795 R2 Sel: 0x4 R2 Data: 0x4e5d Expected R2 Data: 0x4e5d W Sel: 0x0 W Data: 0x7738 W Enable: 0x1
# Cycle:  684 R1 Sel: 0x5 R1 Data: 0x4091 Expected R1 Data: 0x4091 R2 Sel: 0x6 R2 Data: 0xe2cd Expected R2 Data: 0xe2cd W Sel: 0x2 W Data: 0x4009 W Enable: 0x1
# Cycle:  685 R1 Sel: 0x0 R1 Data: 0x7738 Expected R1 Data: 0x7738 R2 Sel: 0x6 R2 Data: 0xe2cd Expected R2 Data: 0xe2cd W Sel: 0x3 W Data: 0x2aed W Enable: 0x1
# Cycle:  686 R1 Sel: 0x4 R1 Data: 0x4e5d Expected R1 Data: 0x4e5d R2 Sel: 0x2 R2 Data: 0x4009 Expected R2 Data: 0x4009 W Sel: 0x4 W Data: 0xd8b0 W Enable: 0x0
# Cycle:  687 R1 Sel: 0x2 R1 Data: 0x4009 Expected R1 Data: 0x4009 R2 Sel: 0x0 R2 Data: 0x7738 Expected R2 Data: 0x7738 W Sel: 0x4 W Data: 0x38c1 W Enable: 0x1
# Cycle:  688 R1 Sel: 0x1 R1 Data: 0x3144 Expected R1 Data: 0x3144 R2 Sel: 0x3 R2 Data: 0x2aed Expected R2 Data: 0x2aed W Sel: 0x2 W Data: 0x47bd W Enable: 0x1
# Cycle:  689 R1 Sel: 0x0 R1 Data: 0x7738 Expected R1 Data: 0x7738 R2 Sel: 0x5 R2 Data: 0x4091 Expected R2 Data: 0x4091 W Sel: 0x7 W Data: 0xec5e W Enable: 0x0
# Cycle:  690 R1 Sel: 0x3 R1 Data: 0x2aed Expected R1 Data: 0x2aed R2 Sel: 0x3 R2 Data: 0x2aed Expected R2 Data: 0x2aed W Sel: 0x4 W Data: 0x0b72 W Enable: 0x1
# FYI: Both read ports are same in cycle  690
# Cycle:  691 R1 Sel: 0x2 R1 Data: 0x47bd Expected R1 Data: 0x47bd R2 Sel: 0x1 R2 Data: 0x3144 Expected R2 Data: 0x3144 W Sel: 0x4 W Data: 0x745b W Enable: 0x1
# Cycle:  692 R1 Sel: 0x1 R1 Data: 0x3144 Expected R1 Data: 0x3144 R2 Sel: 0x6 R2 Data: 0xe2cd Expected R2 Data: 0xe2cd W Sel: 0x5 W Data: 0x903c W Enable: 0x1
# Cycle:  693 R1 Sel: 0x5 R1 Data: 0x903c Expected R1 Data: 0x903c R2 Sel: 0x2 R2 Data: 0x47bd Expected R2 Data: 0x47bd W Sel: 0x1 W Data: 0xb8b0 W Enable: 0x1
# Cycle:  694 R1 Sel: 0x6 R1 Data: 0xe2cd Expected R1 Data: 0xe2cd R2 Sel: 0x2 R2 Data: 0x47bd Expected R2 Data: 0x47bd W Sel: 0x4 W Data: 0x9465 W Enable: 0x1
# Cycle:  695 R1 Sel: 0x5 R1 Data: 0x903c Expected R1 Data: 0x903c R2 Sel: 0x0 R2 Data: 0x7738 Expected R2 Data: 0x7738 W Sel: 0x2 W Data: 0x39ab W Enable: 0x0
# Cycle:  696 R1 Sel: 0x3 R1 Data: 0x2aed Expected R1 Data: 0x2aed R2 Sel: 0x3 R2 Data: 0x2aed Expected R2 Data: 0x2aed W Sel: 0x3 W Data: 0x7c35 W Enable: 0x0
# FYI: Both read ports are same in cycle  696
# Cycle:  697 R1 Sel: 0x3 R1 Data: 0x2aed Expected R1 Data: 0x2aed R2 Sel: 0x2 R2 Data: 0x47bd Expected R2 Data: 0x47bd W Sel: 0x1 W Data: 0xf94d W Enable: 0x0
# Cycle:  698 R1 Sel: 0x0 R1 Data: 0x7738 Expected R1 Data: 0x7738 R2 Sel: 0x6 R2 Data: 0xe2cd Expected R2 Data: 0xe2cd W Sel: 0x1 W Data: 0xb85d W Enable: 0x0
# Cycle:  699 R1 Sel: 0x0 R1 Data: 0x7738 Expected R1 Data: 0x7738 R2 Sel: 0x4 R2 Data: 0x9465 Expected R2 Data: 0x9465 W Sel: 0x2 W Data: 0x52e6 W Enable: 0x1
# Cycle:  700 R1 Sel: 0x4 R1 Data: 0x9465 Expected R1 Data: 0x9465 R2 Sel: 0x3 R2 Data: 0x2aed Expected R2 Data: 0x2aed W Sel: 0x5 W Data: 0x2426 W Enable: 0x0
# Cycle:  701 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x5 W Data: 0xdce5 W Enable: 0x1
# FYI: Both read ports are same in cycle  701
# Cycle:  702 R1 Sel: 0x4 R1 Data: 0x9465 Expected R1 Data: 0x9465 R2 Sel: 0x7 R2 Data: 0xe353 Expected R2 Data: 0xe353 W Sel: 0x3 W Data: 0x6c76 W Enable: 0x0
# Cycle:  703 R1 Sel: 0x6 R1 Data: 0xe2cd Expected R1 Data: 0xe2cd R2 Sel: 0x3 R2 Data: 0x2aed Expected R2 Data: 0x2aed W Sel: 0x4 W Data: 0x4b22 W Enable: 0x1
# Cycle:  704 R1 Sel: 0x3 R1 Data: 0x662c Expected R1 Data: 0x662c R2 Sel: 0x0 R2 Data: 0x7738 Expected R2 Data: 0x7738 W Sel: 0x3 W Data: 0x662c W Enable: 0x1
# FYI: Read/write of same port in cycle  704
# Cycle:  705 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x7 R2 Data: 0xe353 Expected R2 Data: 0xe353 W Sel: 0x6 W Data: 0x4d11 W Enable: 0x0
# Cycle:  706 R1 Sel: 0x5 R1 Data: 0xdce5 Expected R1 Data: 0xdce5 R2 Sel: 0x7 R2 Data: 0xe353 Expected R2 Data: 0xe353 W Sel: 0x5 W Data: 0x71d7 W Enable: 0x0
# Cycle:  707 R1 Sel: 0x0 R1 Data: 0x7738 Expected R1 Data: 0x7738 R2 Sel: 0x3 R2 Data: 0x662c Expected R2 Data: 0x662c W Sel: 0x1 W Data: 0x6f94 W Enable: 0x0
# Cycle:  708 R1 Sel: 0x5 R1 Data: 0xdce5 Expected R1 Data: 0xdce5 R2 Sel: 0x7 R2 Data: 0xe353 Expected R2 Data: 0xe353 W Sel: 0x2 W Data: 0xdb7c W Enable: 0x0
# Cycle:  709 R1 Sel: 0x7 R1 Data: 0xe353 Expected R1 Data: 0xe353 R2 Sel: 0x3 R2 Data: 0x662c Expected R2 Data: 0x662c W Sel: 0x5 W Data: 0xf7b6 W Enable: 0x0
# Cycle:  710 R1 Sel: 0x6 R1 Data: 0xe2cd Expected R1 Data: 0xe2cd R2 Sel: 0x5 R2 Data: 0xdce5 Expected R2 Data: 0xdce5 W Sel: 0x4 W Data: 0x3e09 W Enable: 0x1
# Cycle:  711 R1 Sel: 0x7 R1 Data: 0xe353 Expected R1 Data: 0xe353 R2 Sel: 0x6 R2 Data: 0xcb59 Expected R2 Data: 0xcb59 W Sel: 0x6 W Data: 0xcb59 W Enable: 0x1
# FYI: Read/write of same port in cycle  711
# Cycle:  712 R1 Sel: 0x7 R1 Data: 0xe353 Expected R1 Data: 0xe353 R2 Sel: 0x3 R2 Data: 0x662c Expected R2 Data: 0x662c W Sel: 0x2 W Data: 0xe3ac W Enable: 0x0
# Cycle:  713 R1 Sel: 0x6 R1 Data: 0xcb59 Expected R1 Data: 0xcb59 R2 Sel: 0x7 R2 Data: 0xe353 Expected R2 Data: 0xe353 W Sel: 0x3 W Data: 0x4690 W Enable: 0x0
# Cycle:  714 R1 Sel: 0x3 R1 Data: 0x662c Expected R1 Data: 0x662c R2 Sel: 0x3 R2 Data: 0x662c Expected R2 Data: 0x662c W Sel: 0x1 W Data: 0x15ca W Enable: 0x0
# FYI: Both read ports are same in cycle  714
# Cycle:  715 R1 Sel: 0x2 R1 Data: 0x52e6 Expected R1 Data: 0x52e6 R2 Sel: 0x3 R2 Data: 0x662c Expected R2 Data: 0x662c W Sel: 0x0 W Data: 0x28d9 W Enable: 0x0
# Cycle:  716 R1 Sel: 0x2 R1 Data: 0x9599 Expected R1 Data: 0x9599 R2 Sel: 0x2 R2 Data: 0x9599 Expected R2 Data: 0x9599 W Sel: 0x2 W Data: 0x9599 W Enable: 0x1
# FYI: Both read ports are same in cycle  716
# FYI: Read/write of same port in cycle  716
# Cycle:  717 R1 Sel: 0x5 R1 Data: 0xdce5 Expected R1 Data: 0xdce5 R2 Sel: 0x4 R2 Data: 0x3e09 Expected R2 Data: 0x3e09 W Sel: 0x7 W Data: 0x68c1 W Enable: 0x0
# Cycle:  718 R1 Sel: 0x4 R1 Data: 0x3e09 Expected R1 Data: 0x3e09 R2 Sel: 0x7 R2 Data: 0xede9 Expected R2 Data: 0xede9 W Sel: 0x7 W Data: 0xede9 W Enable: 0x1
# FYI: Read/write of same port in cycle  718
# Cycle:  719 R1 Sel: 0x3 R1 Data: 0x662c Expected R1 Data: 0x662c R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x0 W Data: 0x1968 W Enable: 0x1
# Cycle:  720 R1 Sel: 0x6 R1 Data: 0xcb59 Expected R1 Data: 0xcb59 R2 Sel: 0x4 R2 Data: 0x3e09 Expected R2 Data: 0x3e09 W Sel: 0x6 W Data: 0xd10e W Enable: 0x0
# Cycle:  721 R1 Sel: 0x3 R1 Data: 0x662c Expected R1 Data: 0x662c R2 Sel: 0x5 R2 Data: 0xdce5 Expected R2 Data: 0xdce5 W Sel: 0x7 W Data: 0x499f W Enable: 0x1
# Cycle:  722 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x4 R2 Data: 0x3e09 Expected R2 Data: 0x3e09 W Sel: 0x7 W Data: 0x8309 W Enable: 0x0
# Cycle:  723 R1 Sel: 0x3 R1 Data: 0x662c Expected R1 Data: 0x662c R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x4 W Data: 0xe331 W Enable: 0x1
# Cycle:  724 R1 Sel: 0x6 R1 Data: 0xcb59 Expected R1 Data: 0xcb59 R2 Sel: 0x5 R2 Data: 0xdce5 Expected R2 Data: 0xdce5 W Sel: 0x6 W Data: 0x33ec W Enable: 0x0
# Cycle:  725 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x0 W Data: 0x91c8 W Enable: 0x1
# Cycle:  726 R1 Sel: 0x5 R1 Data: 0xdce5 Expected R1 Data: 0xdce5 R2 Sel: 0x6 R2 Data: 0xcb59 Expected R2 Data: 0xcb59 W Sel: 0x3 W Data: 0x54e2 W Enable: 0x0
# Cycle:  727 R1 Sel: 0x2 R1 Data: 0x970e Expected R1 Data: 0x970e R2 Sel: 0x0 R2 Data: 0x91c8 Expected R2 Data: 0x91c8 W Sel: 0x2 W Data: 0x970e W Enable: 0x1
# FYI: Read/write of same port in cycle  727
# Cycle:  728 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x0 R2 Data: 0x91c8 Expected R2 Data: 0x91c8 W Sel: 0x4 W Data: 0x1315 W Enable: 0x1
# Cycle:  729 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x6 R2 Data: 0xcb59 Expected R2 Data: 0xcb59 W Sel: 0x6 W Data: 0xb09f W Enable: 0x0
# Cycle:  730 R1 Sel: 0x0 R1 Data: 0x91c8 Expected R1 Data: 0x91c8 R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x2 W Data: 0x9cd9 W Enable: 0x0
# Cycle:  731 R1 Sel: 0x4 R1 Data: 0x1315 Expected R1 Data: 0x1315 R2 Sel: 0x2 R2 Data: 0x970e Expected R2 Data: 0x970e W Sel: 0x0 W Data: 0xfd58 W Enable: 0x1
# Cycle:  732 R1 Sel: 0x0 R1 Data: 0xfd58 Expected R1 Data: 0xfd58 R2 Sel: 0x0 R2 Data: 0xfd58 Expected R2 Data: 0xfd58 W Sel: 0x3 W Data: 0x90ba W Enable: 0x1
# FYI: Both read ports are same in cycle  732
# Cycle:  733 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x0 R2 Data: 0xfd58 Expected R2 Data: 0xfd58 W Sel: 0x4 W Data: 0xd03a W Enable: 0x0
# Cycle:  734 R1 Sel: 0x5 R1 Data: 0xdce5 Expected R1 Data: 0xdce5 R2 Sel: 0x5 R2 Data: 0xdce5 Expected R2 Data: 0xdce5 W Sel: 0x5 W Data: 0x597f W Enable: 0x0
# FYI: Both read ports are same in cycle  734
# Cycle:  735 R1 Sel: 0x4 R1 Data: 0x1315 Expected R1 Data: 0x1315 R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x0 W Data: 0xa256 W Enable: 0x0
# Cycle:  736 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x0 R2 Data: 0xfd58 Expected R2 Data: 0xfd58 W Sel: 0x6 W Data: 0x8962 W Enable: 0x0
# Cycle:  737 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x4 W Data: 0xe0f6 W Enable: 0x1
# Cycle:  738 R1 Sel: 0x6 R1 Data: 0xcb59 Expected R1 Data: 0xcb59 R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x3 W Data: 0x43e3 W Enable: 0x0
# Cycle:  739 R1 Sel: 0x4 R1 Data: 0xe0f6 Expected R1 Data: 0xe0f6 R2 Sel: 0x3 R2 Data: 0x90ba Expected R2 Data: 0x90ba W Sel: 0x5 W Data: 0xd458 W Enable: 0x1
# Cycle:  740 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x0 R2 Data: 0x9446 Expected R2 Data: 0x9446 W Sel: 0x0 W Data: 0x9446 W Enable: 0x1
# FYI: Read/write of same port in cycle  740
# Cycle:  741 R1 Sel: 0x5 R1 Data: 0xd458 Expected R1 Data: 0xd458 R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x6 W Data: 0x899d W Enable: 0x0
# Cycle:  742 R1 Sel: 0x0 R1 Data: 0x9446 Expected R1 Data: 0x9446 R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x6 W Data: 0xd72b W Enable: 0x1
# Cycle:  743 R1 Sel: 0x5 R1 Data: 0xd458 Expected R1 Data: 0xd458 R2 Sel: 0x5 R2 Data: 0xd458 Expected R2 Data: 0xd458 W Sel: 0x5 W Data: 0x9f18 W Enable: 0x0
# FYI: Both read ports are same in cycle  743
# Cycle:  744 R1 Sel: 0x2 R1 Data: 0x970e Expected R1 Data: 0x970e R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x3 W Data: 0x114c W Enable: 0x1
# Cycle:  745 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x5 R2 Data: 0xd458 Expected R2 Data: 0xd458 W Sel: 0x7 W Data: 0x366e W Enable: 0x0
# Cycle:  746 R1 Sel: 0x5 R1 Data: 0xd458 Expected R1 Data: 0xd458 R2 Sel: 0x3 R2 Data: 0x114c Expected R2 Data: 0x114c W Sel: 0x0 W Data: 0x5282 W Enable: 0x1
# Cycle:  747 R1 Sel: 0x2 R1 Data: 0x970e Expected R1 Data: 0x970e R2 Sel: 0x5 R2 Data: 0xd458 Expected R2 Data: 0xd458 W Sel: 0x6 W Data: 0xcb7f W Enable: 0x0
# Cycle:  748 R1 Sel: 0x0 R1 Data: 0x5282 Expected R1 Data: 0x5282 R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x6 W Data: 0x1a57 W Enable: 0x0
# Cycle:  749 R1 Sel: 0x4 R1 Data: 0xe0f6 Expected R1 Data: 0xe0f6 R2 Sel: 0x4 R2 Data: 0xe0f6 Expected R2 Data: 0xe0f6 W Sel: 0x2 W Data: 0x16dc W Enable: 0x1
# FYI: Both read ports are same in cycle  749
# Cycle:  750 R1 Sel: 0x5 R1 Data: 0xd458 Expected R1 Data: 0xd458 R2 Sel: 0x5 R2 Data: 0xd458 Expected R2 Data: 0xd458 W Sel: 0x0 W Data: 0xb0af W Enable: 0x0
# FYI: Both read ports are same in cycle  750
# Cycle:  751 R1 Sel: 0x6 R1 Data: 0xd72b Expected R1 Data: 0xd72b R2 Sel: 0x4 R2 Data: 0xe0f6 Expected R2 Data: 0xe0f6 W Sel: 0x2 W Data: 0xe85c W Enable: 0x1
# Cycle:  752 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x0 R2 Data: 0x5282 Expected R2 Data: 0x5282 W Sel: 0x1 W Data: 0x8d18 W Enable: 0x0
# Cycle:  753 R1 Sel: 0x2 R1 Data: 0xe85c Expected R1 Data: 0xe85c R2 Sel: 0x3 R2 Data: 0x114c Expected R2 Data: 0x114c W Sel: 0x5 W Data: 0x136b W Enable: 0x0
# Cycle:  754 R1 Sel: 0x6 R1 Data: 0xd72b Expected R1 Data: 0xd72b R2 Sel: 0x5 R2 Data: 0xac75 Expected R2 Data: 0xac75 W Sel: 0x5 W Data: 0xac75 W Enable: 0x1
# FYI: Read/write of same port in cycle  754
# Cycle:  755 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x2 W Data: 0x4231 W Enable: 0x0
# FYI: Both read ports are same in cycle  755
# Cycle:  756 R1 Sel: 0x4 R1 Data: 0xe0f6 Expected R1 Data: 0xe0f6 R2 Sel: 0x3 R2 Data: 0x114c Expected R2 Data: 0x114c W Sel: 0x7 W Data: 0x0225 W Enable: 0x0
# Cycle:  757 R1 Sel: 0x5 R1 Data: 0xac75 Expected R1 Data: 0xac75 R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x4 W Data: 0xda6d W Enable: 0x1
# Cycle:  758 R1 Sel: 0x6 R1 Data: 0xd72b Expected R1 Data: 0xd72b R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x2 W Data: 0xc411 W Enable: 0x1
# Cycle:  759 R1 Sel: 0x0 R1 Data: 0x5282 Expected R1 Data: 0x5282 R2 Sel: 0x3 R2 Data: 0x114c Expected R2 Data: 0x114c W Sel: 0x2 W Data: 0xe3a0 W Enable: 0x0
# Cycle:  760 R1 Sel: 0x2 R1 Data: 0xc411 Expected R1 Data: 0xc411 R2 Sel: 0x6 R2 Data: 0xd72b Expected R2 Data: 0xd72b W Sel: 0x5 W Data: 0xdb8c W Enable: 0x1
# Cycle:  761 R1 Sel: 0x5 R1 Data: 0xd80a Expected R1 Data: 0xd80a R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x5 W Data: 0xd80a W Enable: 0x1
# FYI: Read/write of same port in cycle  761
# Cycle:  762 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x0 W Data: 0x33e9 W Enable: 0x0
# Cycle:  763 R1 Sel: 0x4 R1 Data: 0xda6d Expected R1 Data: 0xda6d R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x2 W Data: 0x979c W Enable: 0x1
# Cycle:  764 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x4 R2 Data: 0xda6d Expected R2 Data: 0xda6d W Sel: 0x2 W Data: 0x2e95 W Enable: 0x1
# Cycle:  765 R1 Sel: 0x0 R1 Data: 0x5282 Expected R1 Data: 0x5282 R2 Sel: 0x6 R2 Data: 0xd72b Expected R2 Data: 0xd72b W Sel: 0x6 W Data: 0x3761 W Enable: 0x0
# Cycle:  766 R1 Sel: 0x0 R1 Data: 0x5282 Expected R1 Data: 0x5282 R2 Sel: 0x4 R2 Data: 0xda6d Expected R2 Data: 0xda6d W Sel: 0x3 W Data: 0xf5d1 W Enable: 0x1
# Cycle:  767 R1 Sel: 0x2 R1 Data: 0xebf5 Expected R1 Data: 0xebf5 R2 Sel: 0x1 R2 Data: 0xb8b0 Expected R2 Data: 0xb8b0 W Sel: 0x2 W Data: 0xebf5 W Enable: 0x1
# FYI: Read/write of same port in cycle  767
# Cycle:  768 R1 Sel: 0x3 R1 Data: 0xf5d1 Expected R1 Data: 0xf5d1 R2 Sel: 0x2 R2 Data: 0xdbec Expected R2 Data: 0xdbec W Sel: 0x2 W Data: 0xdbec W Enable: 0x1
# FYI: Read/write of same port in cycle  768
# Cycle:  769 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x3 R2 Data: 0xf5d1 Expected R2 Data: 0xf5d1 W Sel: 0x0 W Data: 0xe21b W Enable: 0x0
# Cycle:  770 R1 Sel: 0x5 R1 Data: 0xc5ec Expected R1 Data: 0xc5ec R2 Sel: 0x3 R2 Data: 0xf5d1 Expected R2 Data: 0xf5d1 W Sel: 0x5 W Data: 0xc5ec W Enable: 0x1
# FYI: Read/write of same port in cycle  770
# Cycle:  771 R1 Sel: 0x4 R1 Data: 0xda6d Expected R1 Data: 0xda6d R2 Sel: 0x5 R2 Data: 0xc5ec Expected R2 Data: 0xc5ec W Sel: 0x7 W Data: 0x2a4a W Enable: 0x0
# Cycle:  772 R1 Sel: 0x2 R1 Data: 0xdbec Expected R1 Data: 0xdbec R2 Sel: 0x5 R2 Data: 0xc5ec Expected R2 Data: 0xc5ec W Sel: 0x1 W Data: 0x7cec W Enable: 0x0
# Cycle:  773 R1 Sel: 0x7 R1 Data: 0x499f Expected R1 Data: 0x499f R2 Sel: 0x6 R2 Data: 0xd72b Expected R2 Data: 0xd72b W Sel: 0x1 W Data: 0x894c W Enable: 0x0
# Cycle:  774 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x2 R2 Data: 0x1f8f Expected R2 Data: 0x1f8f W Sel: 0x2 W Data: 0x1f8f W Enable: 0x1
# FYI: Read/write of same port in cycle  774
# Cycle:  775 R1 Sel: 0x0 R1 Data: 0x5282 Expected R1 Data: 0x5282 R2 Sel: 0x5 R2 Data: 0x630a Expected R2 Data: 0x630a W Sel: 0x5 W Data: 0x630a W Enable: 0x1
# FYI: Read/write of same port in cycle  775
# Cycle:  776 R1 Sel: 0x1 R1 Data: 0xb8b0 Expected R1 Data: 0xb8b0 R2 Sel: 0x5 R2 Data: 0x630a Expected R2 Data: 0x630a W Sel: 0x3 W Data: 0x6e4b W Enable: 0x1
# Cycle:  777 R1 Sel: 0x6 R1 Data: 0xd72b Expected R1 Data: 0xd72b R2 Sel: 0x3 R2 Data: 0x6e4b Expected R2 Data: 0x6e4b W Sel: 0x0 W Data: 0x95f9 W Enable: 0x0
# Cycle:  778 R1 Sel: 0x5 R1 Data: 0x630a Expected R1 Data: 0x630a R2 Sel: 0x0 R2 Data: 0x5282 Expected R2 Data: 0x5282 W Sel: 0x6 W Data: 0x4039 W Enable: 0x1
# Cycle:  779 R1 Sel: 0x5 R1 Data: 0x630a Expected R1 Data: 0x630a R2 Sel: 0x3 R2 Data: 0x6e4b Expected R2 Data: 0x6e4b W Sel: 0x3 W Data: 0x5f93 W Enable: 0x0
# Cycle:  780 R1 Sel: 0x4 R1 Data: 0xda6d Expected R1 Data: 0xda6d R2 Sel: 0x0 R2 Data: 0x5282 Expected R2 Data: 0x5282 W Sel: 0x6 W Data: 0xcfcd W Enable: 0x1
# Cycle:  781 R1 Sel: 0x6 R1 Data: 0xcfcd Expected R1 Data: 0xcfcd R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x1 W Data: 0x3312 W Enable: 0x1
# Cycle:  782 R1 Sel: 0x6 R1 Data: 0xcfcd Expected R1 Data: 0xcfcd R2 Sel: 0x5 R2 Data: 0x630a Expected R2 Data: 0x630a W Sel: 0x6 W Data: 0x25ff W Enable: 0x0
# Cycle:  783 R1 Sel: 0x3 R1 Data: 0x6e4b Expected R1 Data: 0x6e4b R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x1 W Data: 0xa807 W Enable: 0x0
# Cycle:  784 R1 Sel: 0x5 R1 Data: 0x630a Expected R1 Data: 0x630a R2 Sel: 0x2 R2 Data: 0x1f8f Expected R2 Data: 0x1f8f W Sel: 0x3 W Data: 0x7647 W Enable: 0x1
# Cycle:  785 R1 Sel: 0x4 R1 Data: 0xda6d Expected R1 Data: 0xda6d R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x0 W Data: 0x4e4a W Enable: 0x0
# Cycle:  786 R1 Sel: 0x1 R1 Data: 0x3312 Expected R1 Data: 0x3312 R2 Sel: 0x4 R2 Data: 0xda6d Expected R2 Data: 0xda6d W Sel: 0x0 W Data: 0x866c W Enable: 0x1
# Cycle:  787 R1 Sel: 0x5 R1 Data: 0x630a Expected R1 Data: 0x630a R2 Sel: 0x7 R2 Data: 0x499f Expected R2 Data: 0x499f W Sel: 0x6 W Data: 0x90f3 W Enable: 0x0
# Cycle:  788 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x2 R2 Data: 0x1f8f Expected R2 Data: 0x1f8f W Sel: 0x4 W Data: 0x02a4 W Enable: 0x1
# Cycle:  789 R1 Sel: 0x6 R1 Data: 0x9490 Expected R1 Data: 0x9490 R2 Sel: 0x2 R2 Data: 0x1f8f Expected R2 Data: 0x1f8f W Sel: 0x6 W Data: 0x9490 W Enable: 0x1
# FYI: Read/write of same port in cycle  789
# Cycle:  790 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x6 R2 Data: 0x9490 Expected R2 Data: 0x9490 W Sel: 0x4 W Data: 0xe454 W Enable: 0x1
# Cycle:  791 R1 Sel: 0x5 R1 Data: 0x630a Expected R1 Data: 0x630a R2 Sel: 0x4 R2 Data: 0xe454 Expected R2 Data: 0xe454 W Sel: 0x6 W Data: 0x1e57 W Enable: 0x1
# Cycle:  792 R1 Sel: 0x4 R1 Data: 0xe454 Expected R1 Data: 0xe454 R2 Sel: 0x6 R2 Data: 0x1e57 Expected R2 Data: 0x1e57 W Sel: 0x3 W Data: 0xd01d W Enable: 0x0
# Cycle:  793 R1 Sel: 0x2 R1 Data: 0x1f8f Expected R1 Data: 0x1f8f R2 Sel: 0x3 R2 Data: 0x7647 Expected R2 Data: 0x7647 W Sel: 0x3 W Data: 0x6e96 W Enable: 0x0
# Cycle:  794 R1 Sel: 0x3 R1 Data: 0x7647 Expected R1 Data: 0x7647 R2 Sel: 0x3 R2 Data: 0x7647 Expected R2 Data: 0x7647 W Sel: 0x7 W Data: 0x788a W Enable: 0x1
# FYI: Both read ports are same in cycle  794
# Cycle:  795 R1 Sel: 0x5 R1 Data: 0x2139 Expected R1 Data: 0x2139 R2 Sel: 0x5 R2 Data: 0x2139 Expected R2 Data: 0x2139 W Sel: 0x5 W Data: 0x2139 W Enable: 0x1
# FYI: Both read ports are same in cycle  795
# FYI: Read/write of same port in cycle  795
# Cycle:  796 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x7 W Data: 0xfb6d W Enable: 0x1
# FYI: Read/write of same port in cycle  796
# Cycle:  797 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x0 R2 Data: 0x866c Expected R2 Data: 0x866c W Sel: 0x4 W Data: 0x0d29 W Enable: 0x1
# Cycle:  798 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x4 W Data: 0x40f5 W Enable: 0x0
# Cycle:  799 R1 Sel: 0x4 R1 Data: 0x0d29 Expected R1 Data: 0x0d29 R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x4 W Data: 0x2244 W Enable: 0x0
# Cycle:  800 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x6 R2 Data: 0x1e57 Expected R2 Data: 0x1e57 W Sel: 0x0 W Data: 0x5e22 W Enable: 0x0
# Cycle:  801 R1 Sel: 0x3 R1 Data: 0x7647 Expected R1 Data: 0x7647 R2 Sel: 0x3 R2 Data: 0x7647 Expected R2 Data: 0x7647 W Sel: 0x6 W Data: 0x56c5 W Enable: 0x0
# FYI: Both read ports are same in cycle  801
# Cycle:  802 R1 Sel: 0x6 R1 Data: 0x1e57 Expected R1 Data: 0x1e57 R2 Sel: 0x4 R2 Data: 0x0d29 Expected R2 Data: 0x0d29 W Sel: 0x5 W Data: 0xf6f5 W Enable: 0x1
# Cycle:  803 R1 Sel: 0x3 R1 Data: 0x7647 Expected R1 Data: 0x7647 R2 Sel: 0x2 R2 Data: 0x1f8f Expected R2 Data: 0x1f8f W Sel: 0x5 W Data: 0x719f W Enable: 0x1
# Cycle:  804 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x6 R2 Data: 0x1e57 Expected R2 Data: 0x1e57 W Sel: 0x6 W Data: 0x96da W Enable: 0x0
# Cycle:  805 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x6 W Data: 0xfb2f W Enable: 0x0
# Cycle:  806 R1 Sel: 0x1 R1 Data: 0x3312 Expected R1 Data: 0x3312 R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x0 W Data: 0x17a1 W Enable: 0x0
# FYI: Both read ports are same in cycle  806
# Cycle:  807 R1 Sel: 0x4 R1 Data: 0x0d29 Expected R1 Data: 0x0d29 R2 Sel: 0x5 R2 Data: 0x719f Expected R2 Data: 0x719f W Sel: 0x0 W Data: 0x1782 W Enable: 0x0
# Cycle:  808 R1 Sel: 0x1 R1 Data: 0x3312 Expected R1 Data: 0x3312 R2 Sel: 0x6 R2 Data: 0x1e57 Expected R2 Data: 0x1e57 W Sel: 0x4 W Data: 0xfe95 W Enable: 0x1
# Cycle:  809 R1 Sel: 0x5 R1 Data: 0x719f Expected R1 Data: 0x719f R2 Sel: 0x5 R2 Data: 0x719f Expected R2 Data: 0x719f W Sel: 0x0 W Data: 0x6576 W Enable: 0x0
# FYI: Both read ports are same in cycle  809
# Cycle:  810 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x3 W Data: 0xdfba W Enable: 0x1
# Cycle:  811 R1 Sel: 0x5 R1 Data: 0x719f Expected R1 Data: 0x719f R2 Sel: 0x6 R2 Data: 0x1e57 Expected R2 Data: 0x1e57 W Sel: 0x2 W Data: 0xe0b8 W Enable: 0x0
# Cycle:  812 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x4 R2 Data: 0xfe95 Expected R2 Data: 0xfe95 W Sel: 0x2 W Data: 0xb4da W Enable: 0x1
# Cycle:  813 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x5 R2 Data: 0x719f Expected R2 Data: 0x719f W Sel: 0x2 W Data: 0xc02e W Enable: 0x1
# Cycle:  814 R1 Sel: 0x0 R1 Data: 0x866c Expected R1 Data: 0x866c R2 Sel: 0x3 R2 Data: 0xdfba Expected R2 Data: 0xdfba W Sel: 0x6 W Data: 0x48ee W Enable: 0x0
# Cycle:  815 R1 Sel: 0x5 R1 Data: 0x719f Expected R1 Data: 0x719f R2 Sel: 0x3 R2 Data: 0xdfba Expected R2 Data: 0xdfba W Sel: 0x0 W Data: 0x598a W Enable: 0x1
# Cycle:  816 R1 Sel: 0x5 R1 Data: 0x719f Expected R1 Data: 0x719f R2 Sel: 0x7 R2 Data: 0xfb6d Expected R2 Data: 0xfb6d W Sel: 0x3 W Data: 0x93e0 W Enable: 0x1
# Cycle:  817 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x3 R2 Data: 0x93e0 Expected R2 Data: 0x93e0 W Sel: 0x2 W Data: 0xfb3f W Enable: 0x1
# Cycle:  818 R1 Sel: 0x4 R1 Data: 0xfe95 Expected R1 Data: 0xfe95 R2 Sel: 0x6 R2 Data: 0x1e57 Expected R2 Data: 0x1e57 W Sel: 0x7 W Data: 0x113f W Enable: 0x0
# Cycle:  819 R1 Sel: 0x6 R1 Data: 0x1e57 Expected R1 Data: 0x1e57 R2 Sel: 0x5 R2 Data: 0x719f Expected R2 Data: 0x719f W Sel: 0x0 W Data: 0xcf46 W Enable: 0x1
# Cycle:  820 R1 Sel: 0x2 R1 Data: 0xfb3f Expected R1 Data: 0xfb3f R2 Sel: 0x4 R2 Data: 0xfe95 Expected R2 Data: 0xfe95 W Sel: 0x4 W Data: 0x3581 W Enable: 0x0
# Cycle:  821 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x2 R2 Data: 0xfb3f Expected R2 Data: 0xfb3f W Sel: 0x4 W Data: 0xbc1c W Enable: 0x1
# Cycle:  822 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x3 R2 Data: 0xb526 Expected R2 Data: 0xb526 W Sel: 0x3 W Data: 0xb526 W Enable: 0x1
# FYI: Read/write of same port in cycle  822
# Cycle:  823 R1 Sel: 0x3 R1 Data: 0xb526 Expected R1 Data: 0xb526 R2 Sel: 0x4 R2 Data: 0xbc1c Expected R2 Data: 0xbc1c W Sel: 0x7 W Data: 0x4be2 W Enable: 0x0
# Cycle:  824 R1 Sel: 0x6 R1 Data: 0x1e57 Expected R1 Data: 0x1e57 R2 Sel: 0x2 R2 Data: 0xfb3f Expected R2 Data: 0xfb3f W Sel: 0x4 W Data: 0xf923 W Enable: 0x1
# Cycle:  825 R1 Sel: 0x3 R1 Data: 0xb526 Expected R1 Data: 0xb526 R2 Sel: 0x5 R2 Data: 0x719f Expected R2 Data: 0x719f W Sel: 0x6 W Data: 0x76c4 W Enable: 0x1
# Cycle:  826 R1 Sel: 0x6 R1 Data: 0x76c4 Expected R1 Data: 0x76c4 R2 Sel: 0x0 R2 Data: 0x6e53 Expected R2 Data: 0x6e53 W Sel: 0x0 W Data: 0x6e53 W Enable: 0x1
# FYI: Read/write of same port in cycle  826
# Cycle:  827 R1 Sel: 0x5 R1 Data: 0x719f Expected R1 Data: 0x719f R2 Sel: 0x2 R2 Data: 0xfb3f Expected R2 Data: 0xfb3f W Sel: 0x0 W Data: 0x9aec W Enable: 0x0
# Cycle:  828 R1 Sel: 0x2 R1 Data: 0xfb3f Expected R1 Data: 0xfb3f R2 Sel: 0x7 R2 Data: 0xfb6d Expected R2 Data: 0xfb6d W Sel: 0x5 W Data: 0xf84e W Enable: 0x1
# Cycle:  829 R1 Sel: 0x1 R1 Data: 0x3312 Expected R1 Data: 0x3312 R2 Sel: 0x1 R2 Data: 0x3312 Expected R2 Data: 0x3312 W Sel: 0x7 W Data: 0x515a W Enable: 0x0
# FYI: Both read ports are same in cycle  829
# Cycle:  830 R1 Sel: 0x0 R1 Data: 0x6e53 Expected R1 Data: 0x6e53 R2 Sel: 0x4 R2 Data: 0x3c89 Expected R2 Data: 0x3c89 W Sel: 0x4 W Data: 0x3c89 W Enable: 0x1
# FYI: Read/write of same port in cycle  830
# Cycle:  831 R1 Sel: 0x0 R1 Data: 0x6e53 Expected R1 Data: 0x6e53 R2 Sel: 0x5 R2 Data: 0xf84e Expected R2 Data: 0xf84e W Sel: 0x6 W Data: 0x4c41 W Enable: 0x0
# Cycle:  832 R1 Sel: 0x1 R1 Data: 0x3312 Expected R1 Data: 0x3312 R2 Sel: 0x3 R2 Data: 0xb526 Expected R2 Data: 0xb526 W Sel: 0x5 W Data: 0x1134 W Enable: 0x1
# Cycle:  833 R1 Sel: 0x1 R1 Data: 0x3312 Expected R1 Data: 0x3312 R2 Sel: 0x4 R2 Data: 0x3c89 Expected R2 Data: 0x3c89 W Sel: 0x5 W Data: 0x3bb3 W Enable: 0x0
# Cycle:  834 R1 Sel: 0x0 R1 Data: 0x6e53 Expected R1 Data: 0x6e53 R2 Sel: 0x4 R2 Data: 0x3c89 Expected R2 Data: 0x3c89 W Sel: 0x3 W Data: 0xd99b W Enable: 0x0
# Cycle:  835 R1 Sel: 0x6 R1 Data: 0x76c4 Expected R1 Data: 0x76c4 R2 Sel: 0x6 R2 Data: 0x76c4 Expected R2 Data: 0x76c4 W Sel: 0x1 W Data: 0xa6c2 W Enable: 0x1
# FYI: Both read ports are same in cycle  835
# Cycle:  836 R1 Sel: 0x2 R1 Data: 0xfb3f Expected R1 Data: 0xfb3f R2 Sel: 0x1 R2 Data: 0xa6c2 Expected R2 Data: 0xa6c2 W Sel: 0x3 W Data: 0xdfd2 W Enable: 0x1
# Cycle:  837 R1 Sel: 0x0 R1 Data: 0x6e53 Expected R1 Data: 0x6e53 R2 Sel: 0x2 R2 Data: 0xfb3f Expected R2 Data: 0xfb3f W Sel: 0x5 W Data: 0xddab W Enable: 0x1
# Cycle:  838 R1 Sel: 0x2 R1 Data: 0xfb3f Expected R1 Data: 0xfb3f R2 Sel: 0x6 R2 Data: 0x76c4 Expected R2 Data: 0x76c4 W Sel: 0x7 W Data: 0xbee8 W Enable: 0x0
# Cycle:  839 R1 Sel: 0x4 R1 Data: 0x3c89 Expected R1 Data: 0x3c89 R2 Sel: 0x0 R2 Data: 0x6e53 Expected R2 Data: 0x6e53 W Sel: 0x2 W Data: 0xba8b W Enable: 0x0
# Cycle:  840 R1 Sel: 0x6 R1 Data: 0x76c4 Expected R1 Data: 0x76c4 R2 Sel: 0x0 R2 Data: 0xbdf2 Expected R2 Data: 0xbdf2 W Sel: 0x0 W Data: 0xbdf2 W Enable: 0x1
# FYI: Read/write of same port in cycle  840
# Cycle:  841 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x1 R2 Data: 0xa6c2 Expected R2 Data: 0xa6c2 W Sel: 0x3 W Data: 0xa4a2 W Enable: 0x1
# Cycle:  842 R1 Sel: 0x0 R1 Data: 0xbdf2 Expected R1 Data: 0xbdf2 R2 Sel: 0x6 R2 Data: 0x76c4 Expected R2 Data: 0x76c4 W Sel: 0x5 W Data: 0x2c66 W Enable: 0x1
# Cycle:  843 R1 Sel: 0x5 R1 Data: 0x53c6 Expected R1 Data: 0x53c6 R2 Sel: 0x6 R2 Data: 0x76c4 Expected R2 Data: 0x76c4 W Sel: 0x5 W Data: 0x53c6 W Enable: 0x1
# FYI: Read/write of same port in cycle  843
# Cycle:  844 R1 Sel: 0x2 R1 Data: 0xfb3f Expected R1 Data: 0xfb3f R2 Sel: 0x7 R2 Data: 0xfb6d Expected R2 Data: 0xfb6d W Sel: 0x3 W Data: 0xc9b8 W Enable: 0x0
# Cycle:  845 R1 Sel: 0x4 R1 Data: 0x3c89 Expected R1 Data: 0x3c89 R2 Sel: 0x5 R2 Data: 0x53c6 Expected R2 Data: 0x53c6 W Sel: 0x2 W Data: 0xbff4 W Enable: 0x1
# Cycle:  846 R1 Sel: 0x0 R1 Data: 0xbdf2 Expected R1 Data: 0xbdf2 R2 Sel: 0x6 R2 Data: 0x76c4 Expected R2 Data: 0x76c4 W Sel: 0x6 W Data: 0x1ca7 W Enable: 0x0
# Cycle:  847 R1 Sel: 0x5 R1 Data: 0xfabd Expected R1 Data: 0xfabd R2 Sel: 0x6 R2 Data: 0x76c4 Expected R2 Data: 0x76c4 W Sel: 0x5 W Data: 0xfabd W Enable: 0x1
# FYI: Read/write of same port in cycle  847
# Cycle:  848 R1 Sel: 0x2 R1 Data: 0xbff4 Expected R1 Data: 0xbff4 R2 Sel: 0x3 R2 Data: 0xa4a2 Expected R2 Data: 0xa4a2 W Sel: 0x0 W Data: 0xddfd W Enable: 0x0
# Cycle:  849 R1 Sel: 0x2 R1 Data: 0x17c4 Expected R1 Data: 0x17c4 R2 Sel: 0x4 R2 Data: 0x3c89 Expected R2 Data: 0x3c89 W Sel: 0x2 W Data: 0x17c4 W Enable: 0x1
# FYI: Read/write of same port in cycle  849
# Cycle:  850 R1 Sel: 0x7 R1 Data: 0xfb6d Expected R1 Data: 0xfb6d R2 Sel: 0x0 R2 Data: 0xbdf2 Expected R2 Data: 0xbdf2 W Sel: 0x5 W Data: 0x4ad5 W Enable: 0x1
# Cycle:  851 R1 Sel: 0x2 R1 Data: 0x17c4 Expected R1 Data: 0x17c4 R2 Sel: 0x0 R2 Data: 0xbdf2 Expected R2 Data: 0xbdf2 W Sel: 0x7 W Data: 0xfd32 W Enable: 0x1
# Cycle:  852 R1 Sel: 0x5 R1 Data: 0x4ad5 Expected R1 Data: 0x4ad5 R2 Sel: 0x5 R2 Data: 0x4ad5 Expected R2 Data: 0x4ad5 W Sel: 0x6 W Data: 0x952b W Enable: 0x1
# FYI: Both read ports are same in cycle  852
# Cycle:  853 R1 Sel: 0x6 R1 Data: 0x952b Expected R1 Data: 0x952b R2 Sel: 0x5 R2 Data: 0x4ad5 Expected R2 Data: 0x4ad5 W Sel: 0x7 W Data: 0x56f0 W Enable: 0x0
# Cycle:  854 R1 Sel: 0x0 R1 Data: 0xbdf2 Expected R1 Data: 0xbdf2 R2 Sel: 0x3 R2 Data: 0xa4a2 Expected R2 Data: 0xa4a2 W Sel: 0x5 W Data: 0x351a W Enable: 0x0
# Cycle:  855 R1 Sel: 0x6 R1 Data: 0x952b Expected R1 Data: 0x952b R2 Sel: 0x3 R2 Data: 0xa4a2 Expected R2 Data: 0xa4a2 W Sel: 0x1 W Data: 0x66a9 W Enable: 0x0
# Cycle:  856 R1 Sel: 0x1 R1 Data: 0xa6c2 Expected R1 Data: 0xa6c2 R2 Sel: 0x5 R2 Data: 0x4ad5 Expected R2 Data: 0x4ad5 W Sel: 0x4 W Data: 0x4ece W Enable: 0x0
# Cycle:  857 R1 Sel: 0x5 R1 Data: 0x4ad5 Expected R1 Data: 0x4ad5 R2 Sel: 0x0 R2 Data: 0xbdf2 Expected R2 Data: 0xbdf2 W Sel: 0x7 W Data: 0xee8a W Enable: 0x0
# Cycle:  858 R1 Sel: 0x2 R1 Data: 0x17c4 Expected R1 Data: 0x17c4 R2 Sel: 0x1 R2 Data: 0xa6c2 Expected R2 Data: 0xa6c2 W Sel: 0x7 W Data: 0x1570 W Enable: 0x1
# Cycle:  859 R1 Sel: 0x4 R1 Data: 0x3c89 Expected R1 Data: 0x3c89 R2 Sel: 0x6 R2 Data: 0x952b Expected R2 Data: 0x952b W Sel: 0x1 W Data: 0x06ab W Enable: 0x0
# Cycle:  860 R1 Sel: 0x4 R1 Data: 0x3c89 Expected R1 Data: 0x3c89 R2 Sel: 0x7 R2 Data: 0x1570 Expected R2 Data: 0x1570 W Sel: 0x0 W Data: 0x259d W Enable: 0x1
# Cycle:  861 R1 Sel: 0x1 R1 Data: 0xa6c2 Expected R1 Data: 0xa6c2 R2 Sel: 0x6 R2 Data: 0x952b Expected R2 Data: 0x952b W Sel: 0x1 W Data: 0x06b3 W Enable: 0x0
# Cycle:  862 R1 Sel: 0x4 R1 Data: 0x3c89 Expected R1 Data: 0x3c89 R2 Sel: 0x0 R2 Data: 0x259d Expected R2 Data: 0x259d W Sel: 0x4 W Data: 0xe848 W Enable: 0x0
# Cycle:  863 R1 Sel: 0x3 R1 Data: 0xa4a2 Expected R1 Data: 0xa4a2 R2 Sel: 0x6 R2 Data: 0x952b Expected R2 Data: 0x952b W Sel: 0x2 W Data: 0x659e W Enable: 0x1
# Cycle:  864 R1 Sel: 0x7 R1 Data: 0x1570 Expected R1 Data: 0x1570 R2 Sel: 0x1 R2 Data: 0xa6c2 Expected R2 Data: 0xa6c2 W Sel: 0x4 W Data: 0xf52a W Enable: 0x1
# Cycle:  865 R1 Sel: 0x3 R1 Data: 0xa4a2 Expected R1 Data: 0xa4a2 R2 Sel: 0x7 R2 Data: 0x1570 Expected R2 Data: 0x1570 W Sel: 0x6 W Data: 0x8c1c W Enable: 0x0
# Cycle:  866 R1 Sel: 0x1 R1 Data: 0xa6c2 Expected R1 Data: 0xa6c2 R2 Sel: 0x3 R2 Data: 0xa4a2 Expected R2 Data: 0xa4a2 W Sel: 0x0 W Data: 0x6a11 W Enable: 0x0
# Cycle:  867 R1 Sel: 0x1 R1 Data: 0xa6c2 Expected R1 Data: 0xa6c2 R2 Sel: 0x3 R2 Data: 0xa4a2 Expected R2 Data: 0xa4a2 W Sel: 0x7 W Data: 0xce57 W Enable: 0x0
# Cycle:  868 R1 Sel: 0x1 R1 Data: 0xa6c2 Expected R1 Data: 0xa6c2 R2 Sel: 0x5 R2 Data: 0x4ad5 Expected R2 Data: 0x4ad5 W Sel: 0x1 W Data: 0x59ef W Enable: 0x0
# Cycle:  869 R1 Sel: 0x3 R1 Data: 0xa4a2 Expected R1 Data: 0xa4a2 R2 Sel: 0x4 R2 Data: 0xf52a Expected R2 Data: 0xf52a W Sel: 0x4 W Data: 0x2d1d W Enable: 0x0
# Cycle:  870 R1 Sel: 0x5 R1 Data: 0x4ad5 Expected R1 Data: 0x4ad5 R2 Sel: 0x2 R2 Data: 0x659e Expected R2 Data: 0x659e W Sel: 0x7 W Data: 0x1603 W Enable: 0x0
# Cycle:  871 R1 Sel: 0x3 R1 Data: 0xa4a2 Expected R1 Data: 0xa4a2 R2 Sel: 0x6 R2 Data: 0x952b Expected R2 Data: 0x952b W Sel: 0x4 W Data: 0x51e7 W Enable: 0x0
# Cycle:  872 R1 Sel: 0x4 R1 Data: 0xf52a Expected R1 Data: 0xf52a R2 Sel: 0x2 R2 Data: 0x659e Expected R2 Data: 0x659e W Sel: 0x6 W Data: 0xadfe W Enable: 0x1
# Cycle:  873 R1 Sel: 0x5 R1 Data: 0x4ad5 Expected R1 Data: 0x4ad5 R2 Sel: 0x4 R2 Data: 0xf52a Expected R2 Data: 0xf52a W Sel: 0x2 W Data: 0x54b0 W Enable: 0x1
# Cycle:  874 R1 Sel: 0x2 R1 Data: 0x54b0 Expected R1 Data: 0x54b0 R2 Sel: 0x6 R2 Data: 0xadfe Expected R2 Data: 0xadfe W Sel: 0x3 W Data: 0x2a36 W Enable: 0x1
# Cycle:  875 R1 Sel: 0x7 R1 Data: 0x1570 Expected R1 Data: 0x1570 R2 Sel: 0x2 R2 Data: 0x54b0 Expected R2 Data: 0x54b0 W Sel: 0x4 W Data: 0xb4d0 W Enable: 0x0
# Cycle:  876 R1 Sel: 0x1 R1 Data: 0xa6c2 Expected R1 Data: 0xa6c2 R2 Sel: 0x5 R2 Data: 0x4ad5 Expected R2 Data: 0x4ad5 W Sel: 0x0 W Data: 0x0df8 W Enable: 0x1
# Cycle:  877 R1 Sel: 0x1 R1 Data: 0xa6c2 Expected R1 Data: 0xa6c2 R2 Sel: 0x0 R2 Data: 0x0df8 Expected R2 Data: 0x0df8 W Sel: 0x6 W Data: 0x2b1e W Enable: 0x1
# Cycle:  878 R1 Sel: 0x5 R1 Data: 0x4ad5 Expected R1 Data: 0x4ad5 R2 Sel: 0x4 R2 Data: 0xf52a Expected R2 Data: 0xf52a W Sel: 0x3 W Data: 0xa06f W Enable: 0x1
# Cycle:  879 R1 Sel: 0x2 R1 Data: 0x54b0 Expected R1 Data: 0x54b0 R2 Sel: 0x1 R2 Data: 0xa6c2 Expected R2 Data: 0xa6c2 W Sel: 0x6 W Data: 0x8a30 W Enable: 0x0
# Cycle:  880 R1 Sel: 0x0 R1 Data: 0x0df8 Expected R1 Data: 0x0df8 R2 Sel: 0x0 R2 Data: 0x0df8 Expected R2 Data: 0x0df8 W Sel: 0x1 W Data: 0x5794 W Enable: 0x1
# FYI: Both read ports are same in cycle  880
# Cycle:  881 R1 Sel: 0x4 R1 Data: 0xf52a Expected R1 Data: 0xf52a R2 Sel: 0x7 R2 Data: 0x1570 Expected R2 Data: 0x1570 W Sel: 0x1 W Data: 0xa1cb W Enable: 0x0
# Cycle:  882 R1 Sel: 0x4 R1 Data: 0xf52a Expected R1 Data: 0xf52a R2 Sel: 0x7 R2 Data: 0x34ad Expected R2 Data: 0x34ad W Sel: 0x7 W Data: 0x34ad W Enable: 0x1
# FYI: Read/write of same port in cycle  882
# Cycle:  883 R1 Sel: 0x1 R1 Data: 0x5794 Expected R1 Data: 0x5794 R2 Sel: 0x5 R2 Data: 0x4ad5 Expected R2 Data: 0x4ad5 W Sel: 0x4 W Data: 0x1af7 W Enable: 0x1
# Cycle:  884 R1 Sel: 0x7 R1 Data: 0x34ad Expected R1 Data: 0x34ad R2 Sel: 0x0 R2 Data: 0x2668 Expected R2 Data: 0x2668 W Sel: 0x0 W Data: 0x2668 W Enable: 0x1
# FYI: Read/write of same port in cycle  884
# Cycle:  885 R1 Sel: 0x0 R1 Data: 0x2668 Expected R1 Data: 0x2668 R2 Sel: 0x3 R2 Data: 0xa06f Expected R2 Data: 0xa06f W Sel: 0x5 W Data: 0x60e6 W Enable: 0x1
# Cycle:  886 R1 Sel: 0x0 R1 Data: 0x2668 Expected R1 Data: 0x2668 R2 Sel: 0x2 R2 Data: 0x54b0 Expected R2 Data: 0x54b0 W Sel: 0x5 W Data: 0x65da W Enable: 0x1
# Cycle:  887 R1 Sel: 0x7 R1 Data: 0x34ad Expected R1 Data: 0x34ad R2 Sel: 0x5 R2 Data: 0x65da Expected R2 Data: 0x65da W Sel: 0x6 W Data: 0x74c9 W Enable: 0x0
# Cycle:  888 R1 Sel: 0x4 R1 Data: 0x1af7 Expected R1 Data: 0x1af7 R2 Sel: 0x6 R2 Data: 0x2b1e Expected R2 Data: 0x2b1e W Sel: 0x1 W Data: 0xd728 W Enable: 0x0
# Cycle:  889 R1 Sel: 0x4 R1 Data: 0x1af7 Expected R1 Data: 0x1af7 R2 Sel: 0x6 R2 Data: 0x2b1e Expected R2 Data: 0x2b1e W Sel: 0x2 W Data: 0xd55b W Enable: 0x1
# Cycle:  890 R1 Sel: 0x7 R1 Data: 0x34ad Expected R1 Data: 0x34ad R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x5 W Data: 0x6aa7 W Enable: 0x1
# Cycle:  891 R1 Sel: 0x6 R1 Data: 0x2b1e Expected R1 Data: 0x2b1e R2 Sel: 0x4 R2 Data: 0x1af7 Expected R2 Data: 0x1af7 W Sel: 0x4 W Data: 0x61a3 W Enable: 0x0
# Cycle:  892 R1 Sel: 0x1 R1 Data: 0x5794 Expected R1 Data: 0x5794 R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x6 W Data: 0x8317 W Enable: 0x1
# FYI: Both read ports are same in cycle  892
# Cycle:  893 R1 Sel: 0x3 R1 Data: 0x2ceb Expected R1 Data: 0x2ceb R2 Sel: 0x3 R2 Data: 0x2ceb Expected R2 Data: 0x2ceb W Sel: 0x3 W Data: 0x2ceb W Enable: 0x1
# FYI: Both read ports are same in cycle  893
# FYI: Read/write of same port in cycle  893
# Cycle:  894 R1 Sel: 0x5 R1 Data: 0x4400 Expected R1 Data: 0x4400 R2 Sel: 0x0 R2 Data: 0x2668 Expected R2 Data: 0x2668 W Sel: 0x5 W Data: 0x4400 W Enable: 0x1
# FYI: Read/write of same port in cycle  894
# Cycle:  895 R1 Sel: 0x2 R1 Data: 0xd55b Expected R1 Data: 0xd55b R2 Sel: 0x2 R2 Data: 0xd55b Expected R2 Data: 0xd55b W Sel: 0x0 W Data: 0x6cca W Enable: 0x1
# FYI: Both read ports are same in cycle  895
# Cycle:  896 R1 Sel: 0x7 R1 Data: 0x06e4 Expected R1 Data: 0x06e4 R2 Sel: 0x0 R2 Data: 0x6cca Expected R2 Data: 0x6cca W Sel: 0x7 W Data: 0x06e4 W Enable: 0x1
# FYI: Read/write of same port in cycle  896
# Cycle:  897 R1 Sel: 0x4 R1 Data: 0x1af7 Expected R1 Data: 0x1af7 R2 Sel: 0x2 R2 Data: 0xd55b Expected R2 Data: 0xd55b W Sel: 0x0 W Data: 0x51ad W Enable: 0x1
# Cycle:  898 R1 Sel: 0x6 R1 Data: 0x8317 Expected R1 Data: 0x8317 R2 Sel: 0x4 R2 Data: 0x1af7 Expected R2 Data: 0x1af7 W Sel: 0x5 W Data: 0xac21 W Enable: 0x1
# Cycle:  899 R1 Sel: 0x0 R1 Data: 0x51ad Expected R1 Data: 0x51ad R2 Sel: 0x3 R2 Data: 0x2ceb Expected R2 Data: 0x2ceb W Sel: 0x5 W Data: 0xe53a W Enable: 0x0
# Cycle:  900 R1 Sel: 0x0 R1 Data: 0x51ad Expected R1 Data: 0x51ad R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x3 W Data: 0x01a5 W Enable: 0x1
# Cycle:  901 R1 Sel: 0x0 R1 Data: 0x51ad Expected R1 Data: 0x51ad R2 Sel: 0x7 R2 Data: 0x06e4 Expected R2 Data: 0x06e4 W Sel: 0x4 W Data: 0xefdb W Enable: 0x1
# Cycle:  902 R1 Sel: 0x1 R1 Data: 0x5794 Expected R1 Data: 0x5794 R2 Sel: 0x4 R2 Data: 0xefdb Expected R2 Data: 0xefdb W Sel: 0x7 W Data: 0x1ea8 W Enable: 0x1
# Cycle:  903 R1 Sel: 0x5 R1 Data: 0xac21 Expected R1 Data: 0xac21 R2 Sel: 0x3 R2 Data: 0x01a5 Expected R2 Data: 0x01a5 W Sel: 0x5 W Data: 0xd511 W Enable: 0x0
# Cycle:  904 R1 Sel: 0x7 R1 Data: 0x1ea8 Expected R1 Data: 0x1ea8 R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x1 W Data: 0xca30 W Enable: 0x0
# Cycle:  905 R1 Sel: 0x0 R1 Data: 0x51ad Expected R1 Data: 0x51ad R2 Sel: 0x2 R2 Data: 0xd55b Expected R2 Data: 0xd55b W Sel: 0x1 W Data: 0x724d W Enable: 0x0
# Cycle:  906 R1 Sel: 0x1 R1 Data: 0x5794 Expected R1 Data: 0x5794 R2 Sel: 0x7 R2 Data: 0x1ea8 Expected R2 Data: 0x1ea8 W Sel: 0x3 W Data: 0xd9bb W Enable: 0x1
# Cycle:  907 R1 Sel: 0x5 R1 Data: 0xac21 Expected R1 Data: 0xac21 R2 Sel: 0x5 R2 Data: 0xac21 Expected R2 Data: 0xac21 W Sel: 0x3 W Data: 0x0720 W Enable: 0x1
# FYI: Both read ports are same in cycle  907
# Cycle:  908 R1 Sel: 0x6 R1 Data: 0x8317 Expected R1 Data: 0x8317 R2 Sel: 0x2 R2 Data: 0xd55b Expected R2 Data: 0xd55b W Sel: 0x3 W Data: 0x8282 W Enable: 0x1
# Cycle:  909 R1 Sel: 0x6 R1 Data: 0x8317 Expected R1 Data: 0x8317 R2 Sel: 0x5 R2 Data: 0xac21 Expected R2 Data: 0xac21 W Sel: 0x5 W Data: 0x0960 W Enable: 0x0
# Cycle:  910 R1 Sel: 0x7 R1 Data: 0x1ea8 Expected R1 Data: 0x1ea8 R2 Sel: 0x3 R2 Data: 0x8282 Expected R2 Data: 0x8282 W Sel: 0x4 W Data: 0xd5a2 W Enable: 0x1
# Cycle:  911 R1 Sel: 0x0 R1 Data: 0x51ad Expected R1 Data: 0x51ad R2 Sel: 0x0 R2 Data: 0x51ad Expected R2 Data: 0x51ad W Sel: 0x6 W Data: 0x0b2d W Enable: 0x0
# FYI: Both read ports are same in cycle  911
# Cycle:  912 R1 Sel: 0x0 R1 Data: 0x51ad Expected R1 Data: 0x51ad R2 Sel: 0x2 R2 Data: 0xd55b Expected R2 Data: 0xd55b W Sel: 0x6 W Data: 0x026f W Enable: 0x0
# Cycle:  913 R1 Sel: 0x4 R1 Data: 0xd5a2 Expected R1 Data: 0xd5a2 R2 Sel: 0x6 R2 Data: 0x8317 Expected R2 Data: 0x8317 W Sel: 0x7 W Data: 0x9dbf W Enable: 0x1
# Cycle:  914 R1 Sel: 0x6 R1 Data: 0x8317 Expected R1 Data: 0x8317 R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x2 W Data: 0xcfdf W Enable: 0x1
# Cycle:  915 R1 Sel: 0x3 R1 Data: 0x8282 Expected R1 Data: 0x8282 R2 Sel: 0x5 R2 Data: 0xac21 Expected R2 Data: 0xac21 W Sel: 0x7 W Data: 0x290c W Enable: 0x0
# Cycle:  916 R1 Sel: 0x6 R1 Data: 0x8317 Expected R1 Data: 0x8317 R2 Sel: 0x6 R2 Data: 0x8317 Expected R2 Data: 0x8317 W Sel: 0x7 W Data: 0xe659 W Enable: 0x1
# FYI: Both read ports are same in cycle  916
# Cycle:  917 R1 Sel: 0x3 R1 Data: 0x8282 Expected R1 Data: 0x8282 R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x7 W Data: 0xdbcf W Enable: 0x1
# Cycle:  918 R1 Sel: 0x4 R1 Data: 0xd5a2 Expected R1 Data: 0xd5a2 R2 Sel: 0x5 R2 Data: 0xac21 Expected R2 Data: 0xac21 W Sel: 0x6 W Data: 0x4428 W Enable: 0x1
# Cycle:  919 R1 Sel: 0x5 R1 Data: 0xac21 Expected R1 Data: 0xac21 R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x3 W Data: 0x701a W Enable: 0x0
# Cycle:  920 R1 Sel: 0x0 R1 Data: 0x51ad Expected R1 Data: 0x51ad R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x0 W Data: 0x8c15 W Enable: 0x0
# Cycle:  921 R1 Sel: 0x4 R1 Data: 0xd5a2 Expected R1 Data: 0xd5a2 R2 Sel: 0x6 R2 Data: 0x2c1d Expected R2 Data: 0x2c1d W Sel: 0x6 W Data: 0x2c1d W Enable: 0x1
# FYI: Read/write of same port in cycle  921
# Cycle:  922 R1 Sel: 0x5 R1 Data: 0xac21 Expected R1 Data: 0xac21 R2 Sel: 0x4 R2 Data: 0xd5a2 Expected R2 Data: 0xd5a2 W Sel: 0x7 W Data: 0x7155 W Enable: 0x0
# Cycle:  923 R1 Sel: 0x2 R1 Data: 0xcfdf Expected R1 Data: 0xcfdf R2 Sel: 0x1 R2 Data: 0x5794 Expected R2 Data: 0x5794 W Sel: 0x1 W Data: 0xaa3a W Enable: 0x0
# Cycle:  924 R1 Sel: 0x3 R1 Data: 0x8282 Expected R1 Data: 0x8282 R2 Sel: 0x7 R2 Data: 0xdbcf Expected R2 Data: 0xdbcf W Sel: 0x1 W Data: 0x0fd2 W Enable: 0x1
# Cycle:  925 R1 Sel: 0x2 R1 Data: 0xcfdf Expected R1 Data: 0xcfdf R2 Sel: 0x2 R2 Data: 0xcfdf Expected R2 Data: 0xcfdf W Sel: 0x0 W Data: 0xc0b1 W Enable: 0x1
# FYI: Both read ports are same in cycle  925
# Cycle:  926 R1 Sel: 0x7 R1 Data: 0xdbcf Expected R1 Data: 0xdbcf R2 Sel: 0x4 R2 Data: 0xd5a2 Expected R2 Data: 0xd5a2 W Sel: 0x1 W Data: 0x519c W Enable: 0x0
# Cycle:  927 R1 Sel: 0x2 R1 Data: 0xcfdf Expected R1 Data: 0xcfdf R2 Sel: 0x2 R2 Data: 0xcfdf Expected R2 Data: 0xcfdf W Sel: 0x1 W Data: 0x64e8 W Enable: 0x0
# FYI: Both read ports are same in cycle  927
# Cycle:  928 R1 Sel: 0x0 R1 Data: 0xc0b1 Expected R1 Data: 0xc0b1 R2 Sel: 0x7 R2 Data: 0xdbcf Expected R2 Data: 0xdbcf W Sel: 0x3 W Data: 0x4a1a W Enable: 0x0
# Cycle:  929 R1 Sel: 0x7 R1 Data: 0xdbcf Expected R1 Data: 0xdbcf R2 Sel: 0x4 R2 Data: 0xd5a2 Expected R2 Data: 0xd5a2 W Sel: 0x7 W Data: 0x848c W Enable: 0x0
# Cycle:  930 R1 Sel: 0x5 R1 Data: 0xac21 Expected R1 Data: 0xac21 R2 Sel: 0x6 R2 Data: 0x2c1d Expected R2 Data: 0x2c1d W Sel: 0x2 W Data: 0x9f30 W Enable: 0x0
# Cycle:  931 R1 Sel: 0x0 R1 Data: 0xc0b1 Expected R1 Data: 0xc0b1 R2 Sel: 0x1 R2 Data: 0x0fd2 Expected R2 Data: 0x0fd2 W Sel: 0x5 W Data: 0xea7e W Enable: 0x1
# Cycle:  932 R1 Sel: 0x6 R1 Data: 0x2c1d Expected R1 Data: 0x2c1d R2 Sel: 0x2 R2 Data: 0xcfdf Expected R2 Data: 0xcfdf W Sel: 0x3 W Data: 0xd9bd W Enable: 0x0
# Cycle:  933 R1 Sel: 0x3 R1 Data: 0x8282 Expected R1 Data: 0x8282 R2 Sel: 0x7 R2 Data: 0xdbcf Expected R2 Data: 0xdbcf W Sel: 0x4 W Data: 0x2032 W Enable: 0x1
# Cycle:  934 R1 Sel: 0x2 R1 Data: 0xcfdf Expected R1 Data: 0xcfdf R2 Sel: 0x5 R2 Data: 0xea7e Expected R2 Data: 0xea7e W Sel: 0x0 W Data: 0xd7a6 W Enable: 0x1
# Cycle:  935 R1 Sel: 0x3 R1 Data: 0x8282 Expected R1 Data: 0x8282 R2 Sel: 0x5 R2 Data: 0xea7e Expected R2 Data: 0xea7e W Sel: 0x2 W Data: 0x493c W Enable: 0x0
# Cycle:  936 R1 Sel: 0x6 R1 Data: 0x2c1d Expected R1 Data: 0x2c1d R2 Sel: 0x4 R2 Data: 0x2032 Expected R2 Data: 0x2032 W Sel: 0x1 W Data: 0x1bd6 W Enable: 0x1
# Cycle:  937 R1 Sel: 0x0 R1 Data: 0xd7a6 Expected R1 Data: 0xd7a6 R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x0 W Data: 0x039c W Enable: 0x0
# Cycle:  938 R1 Sel: 0x3 R1 Data: 0x8282 Expected R1 Data: 0x8282 R2 Sel: 0x2 R2 Data: 0xcfdf Expected R2 Data: 0xcfdf W Sel: 0x5 W Data: 0x3620 W Enable: 0x1
# Cycle:  939 R1 Sel: 0x1 R1 Data: 0x1bd6 Expected R1 Data: 0x1bd6 R2 Sel: 0x6 R2 Data: 0x2c1d Expected R2 Data: 0x2c1d W Sel: 0x4 W Data: 0x4b36 W Enable: 0x1
# Cycle:  940 R1 Sel: 0x7 R1 Data: 0xdbcf Expected R1 Data: 0xdbcf R2 Sel: 0x5 R2 Data: 0x3620 Expected R2 Data: 0x3620 W Sel: 0x2 W Data: 0x2798 W Enable: 0x0
# Cycle:  941 R1 Sel: 0x4 R1 Data: 0x4b36 Expected R1 Data: 0x4b36 R2 Sel: 0x4 R2 Data: 0x4b36 Expected R2 Data: 0x4b36 W Sel: 0x3 W Data: 0x5765 W Enable: 0x1
# FYI: Both read ports are same in cycle  941
# Cycle:  942 R1 Sel: 0x5 R1 Data: 0x3620 Expected R1 Data: 0x3620 R2 Sel: 0x2 R2 Data: 0xcfdf Expected R2 Data: 0xcfdf W Sel: 0x6 W Data: 0xb9b6 W Enable: 0x0
# Cycle:  943 R1 Sel: 0x7 R1 Data: 0xdbcf Expected R1 Data: 0xdbcf R2 Sel: 0x0 R2 Data: 0xd7a6 Expected R2 Data: 0xd7a6 W Sel: 0x2 W Data: 0x7bb4 W Enable: 0x1
# Cycle:  944 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x6 R2 Data: 0x2c1d Expected R2 Data: 0x2c1d W Sel: 0x5 W Data: 0xdd34 W Enable: 0x1
# FYI: Read/write of same port in cycle  944
# Cycle:  945 R1 Sel: 0x7 R1 Data: 0xdbcf Expected R1 Data: 0xdbcf R2 Sel: 0x4 R2 Data: 0x4b36 Expected R2 Data: 0x4b36 W Sel: 0x5 W Data: 0x0882 W Enable: 0x0
# Cycle:  946 R1 Sel: 0x7 R1 Data: 0xdbcf Expected R1 Data: 0xdbcf R2 Sel: 0x2 R2 Data: 0x7bb4 Expected R2 Data: 0x7bb4 W Sel: 0x3 W Data: 0x191a W Enable: 0x1
# Cycle:  947 R1 Sel: 0x1 R1 Data: 0x1bd6 Expected R1 Data: 0x1bd6 R2 Sel: 0x4 R2 Data: 0x4b36 Expected R2 Data: 0x4b36 W Sel: 0x7 W Data: 0x2822 W Enable: 0x1
# Cycle:  948 R1 Sel: 0x7 R1 Data: 0x2822 Expected R1 Data: 0x2822 R2 Sel: 0x3 R2 Data: 0x191a Expected R2 Data: 0x191a W Sel: 0x1 W Data: 0xd872 W Enable: 0x0
# Cycle:  949 R1 Sel: 0x6 R1 Data: 0x2c1d Expected R1 Data: 0x2c1d R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x2 W Data: 0xc374 W Enable: 0x1
# Cycle:  950 R1 Sel: 0x1 R1 Data: 0x1bd6 Expected R1 Data: 0x1bd6 R2 Sel: 0x0 R2 Data: 0xd7a6 Expected R2 Data: 0xd7a6 W Sel: 0x4 W Data: 0xd5df W Enable: 0x1
# Cycle:  951 R1 Sel: 0x7 R1 Data: 0x2822 Expected R1 Data: 0x2822 R2 Sel: 0x2 R2 Data: 0xc374 Expected R2 Data: 0xc374 W Sel: 0x1 W Data: 0x5c2a W Enable: 0x0
# Cycle:  952 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x6 R2 Data: 0x2c1d Expected R2 Data: 0x2c1d W Sel: 0x6 W Data: 0x734d W Enable: 0x0
# Cycle:  953 R1 Sel: 0x4 R1 Data: 0xd5df Expected R1 Data: 0xd5df R2 Sel: 0x2 R2 Data: 0xc374 Expected R2 Data: 0xc374 W Sel: 0x2 W Data: 0xf531 W Enable: 0x0
# Cycle:  954 R1 Sel: 0x3 R1 Data: 0x191a Expected R1 Data: 0x191a R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x6 W Data: 0x2770 W Enable: 0x0
# Cycle:  955 R1 Sel: 0x7 R1 Data: 0x2822 Expected R1 Data: 0x2822 R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x6 W Data: 0xe40e W Enable: 0x1
# Cycle:  956 R1 Sel: 0x7 R1 Data: 0x2822 Expected R1 Data: 0x2822 R2 Sel: 0x2 R2 Data: 0xc374 Expected R2 Data: 0xc374 W Sel: 0x7 W Data: 0xcc3a W Enable: 0x0
# Cycle:  957 R1 Sel: 0x2 R1 Data: 0xc374 Expected R1 Data: 0xc374 R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x7 W Data: 0xc7ad W Enable: 0x1
# Cycle:  958 R1 Sel: 0x6 R1 Data: 0xe40e Expected R1 Data: 0xe40e R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x2 W Data: 0x0d1b W Enable: 0x1
# Cycle:  959 R1 Sel: 0x1 R1 Data: 0x1bd6 Expected R1 Data: 0x1bd6 R2 Sel: 0x4 R2 Data: 0xd5df Expected R2 Data: 0xd5df W Sel: 0x6 W Data: 0x4dd6 W Enable: 0x0
# Cycle:  960 R1 Sel: 0x0 R1 Data: 0xd7a6 Expected R1 Data: 0xd7a6 R2 Sel: 0x6 R2 Data: 0xe40e Expected R2 Data: 0xe40e W Sel: 0x1 W Data: 0xbd5c W Enable: 0x0
# Cycle:  961 R1 Sel: 0x7 R1 Data: 0x2758 Expected R1 Data: 0x2758 R2 Sel: 0x4 R2 Data: 0xd5df Expected R2 Data: 0xd5df W Sel: 0x7 W Data: 0x2758 W Enable: 0x1
# FYI: Read/write of same port in cycle  961
# Cycle:  962 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x4 R2 Data: 0xd5df Expected R2 Data: 0xd5df W Sel: 0x7 W Data: 0x4039 W Enable: 0x1
# Cycle:  963 R1 Sel: 0x4 R1 Data: 0xd5df Expected R1 Data: 0xd5df R2 Sel: 0x0 R2 Data: 0xd7a6 Expected R2 Data: 0xd7a6 W Sel: 0x3 W Data: 0xe16f W Enable: 0x1
# Cycle:  964 R1 Sel: 0x7 R1 Data: 0x4039 Expected R1 Data: 0x4039 R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x3 W Data: 0xe35c W Enable: 0x0
# Cycle:  965 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x3 W Data: 0xc267 W Enable: 0x0
# FYI: Both read ports are same in cycle  965
# Cycle:  966 R1 Sel: 0x7 R1 Data: 0x4039 Expected R1 Data: 0x4039 R2 Sel: 0x4 R2 Data: 0xd5df Expected R2 Data: 0xd5df W Sel: 0x0 W Data: 0x3ee3 W Enable: 0x0
# Cycle:  967 R1 Sel: 0x3 R1 Data: 0xe16f Expected R1 Data: 0xe16f R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x4 W Data: 0xad52 W Enable: 0x1
# Cycle:  968 R1 Sel: 0x2 R1 Data: 0x0d1b Expected R1 Data: 0x0d1b R2 Sel: 0x7 R2 Data: 0x4039 Expected R2 Data: 0x4039 W Sel: 0x0 W Data: 0x9815 W Enable: 0x1
# Cycle:  969 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x6 R2 Data: 0xe40e Expected R2 Data: 0xe40e W Sel: 0x4 W Data: 0x023b W Enable: 0x1
# Cycle:  970 R1 Sel: 0x2 R1 Data: 0x0d1b Expected R1 Data: 0x0d1b R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x6 W Data: 0x4525 W Enable: 0x0
# Cycle:  971 R1 Sel: 0x6 R1 Data: 0xe40e Expected R1 Data: 0xe40e R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x0 W Data: 0x7cce W Enable: 0x0
# Cycle:  972 R1 Sel: 0x4 R1 Data: 0x023b Expected R1 Data: 0x023b R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x7 W Data: 0xfcd2 W Enable: 0x1
# Cycle:  973 R1 Sel: 0x2 R1 Data: 0x0d1b Expected R1 Data: 0x0d1b R2 Sel: 0x6 R2 Data: 0xe40e Expected R2 Data: 0xe40e W Sel: 0x6 W Data: 0x12cf W Enable: 0x0
# Cycle:  974 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x6 R2 Data: 0xe40e Expected R2 Data: 0xe40e W Sel: 0x7 W Data: 0x4c36 W Enable: 0x0
# Cycle:  975 R1 Sel: 0x7 R1 Data: 0xfcd2 Expected R1 Data: 0xfcd2 R2 Sel: 0x3 R2 Data: 0xe16f Expected R2 Data: 0xe16f W Sel: 0x1 W Data: 0xda7e W Enable: 0x0
# Cycle:  976 R1 Sel: 0x2 R1 Data: 0x0d1b Expected R1 Data: 0x0d1b R2 Sel: 0x6 R2 Data: 0xe40e Expected R2 Data: 0xe40e W Sel: 0x6 W Data: 0xe95d W Enable: 0x0
# Cycle:  977 R1 Sel: 0x6 R1 Data: 0xe40e Expected R1 Data: 0xe40e R2 Sel: 0x6 R2 Data: 0xe40e Expected R2 Data: 0xe40e W Sel: 0x3 W Data: 0xe36d W Enable: 0x0
# FYI: Both read ports are same in cycle  977
# Cycle:  978 R1 Sel: 0x0 R1 Data: 0x9815 Expected R1 Data: 0x9815 R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x6 W Data: 0x12a6 W Enable: 0x0
# Cycle:  979 R1 Sel: 0x3 R1 Data: 0xe16f Expected R1 Data: 0xe16f R2 Sel: 0x2 R2 Data: 0x0d1b Expected R2 Data: 0x0d1b W Sel: 0x4 W Data: 0x171f W Enable: 0x0
# Cycle:  980 R1 Sel: 0x0 R1 Data: 0x9815 Expected R1 Data: 0x9815 R2 Sel: 0x1 R2 Data: 0x1bd6 Expected R2 Data: 0x1bd6 W Sel: 0x6 W Data: 0xf885 W Enable: 0x1
# Cycle:  981 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x1 W Data: 0x1d98 W Enable: 0x1
# FYI: Both read ports are same in cycle  981
# Cycle:  982 R1 Sel: 0x4 R1 Data: 0x023b Expected R1 Data: 0x023b R2 Sel: 0x7 R2 Data: 0xfcd2 Expected R2 Data: 0xfcd2 W Sel: 0x4 W Data: 0x15f2 W Enable: 0x0
# Cycle:  983 R1 Sel: 0x5 R1 Data: 0xdd34 Expected R1 Data: 0xdd34 R2 Sel: 0x0 R2 Data: 0x9815 Expected R2 Data: 0x9815 W Sel: 0x4 W Data: 0x383f W Enable: 0x0
# Cycle:  984 R1 Sel: 0x4 R1 Data: 0x023b Expected R1 Data: 0x023b R2 Sel: 0x1 R2 Data: 0x1d98 Expected R2 Data: 0x1d98 W Sel: 0x0 W Data: 0x8a63 W Enable: 0x0
# Cycle:  985 R1 Sel: 0x6 R1 Data: 0xf885 Expected R1 Data: 0xf885 R2 Sel: 0x4 R2 Data: 0x2a70 Expected R2 Data: 0x2a70 W Sel: 0x4 W Data: 0x2a70 W Enable: 0x1
# FYI: Read/write of same port in cycle  985
# Cycle:  986 R1 Sel: 0x2 R1 Data: 0x0d1b Expected R1 Data: 0x0d1b R2 Sel: 0x6 R2 Data: 0xf885 Expected R2 Data: 0xf885 W Sel: 0x6 W Data: 0x8d85 W Enable: 0x0
# Cycle:  987 R1 Sel: 0x2 R1 Data: 0x0d1b Expected R1 Data: 0x0d1b R2 Sel: 0x1 R2 Data: 0x1d98 Expected R2 Data: 0x1d98 W Sel: 0x7 W Data: 0x0ff5 W Enable: 0x0
# Cycle:  988 R1 Sel: 0x7 R1 Data: 0xfcd2 Expected R1 Data: 0xfcd2 R2 Sel: 0x0 R2 Data: 0x9815 Expected R2 Data: 0x9815 W Sel: 0x3 W Data: 0xb813 W Enable: 0x1
# Cycle:  989 R1 Sel: 0x6 R1 Data: 0xf885 Expected R1 Data: 0xf885 R2 Sel: 0x3 R2 Data: 0xb813 Expected R2 Data: 0xb813 W Sel: 0x3 W Data: 0x3c7d W Enable: 0x0
# Cycle:  990 R1 Sel: 0x3 R1 Data: 0xb813 Expected R1 Data: 0xb813 R2 Sel: 0x7 R2 Data: 0xfcd2 Expected R2 Data: 0xfcd2 W Sel: 0x1 W Data: 0x7895 W Enable: 0x1
# Cycle:  991 R1 Sel: 0x4 R1 Data: 0x2a70 Expected R1 Data: 0x2a70 R2 Sel: 0x0 R2 Data: 0x9815 Expected R2 Data: 0x9815 W Sel: 0x1 W Data: 0x2428 W Enable: 0x1
# Cycle:  992 R1 Sel: 0x7 R1 Data: 0xfcd2 Expected R1 Data: 0xfcd2 R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x6 W Data: 0x5e12 W Enable: 0x1
# Cycle:  993 R1 Sel: 0x6 R1 Data: 0x5e12 Expected R1 Data: 0x5e12 R2 Sel: 0x1 R2 Data: 0x2428 Expected R2 Data: 0x2428 W Sel: 0x4 W Data: 0x3b28 W Enable: 0x0
# Cycle:  994 R1 Sel: 0x4 R1 Data: 0x2a70 Expected R1 Data: 0x2a70 R2 Sel: 0x6 R2 Data: 0x5e12 Expected R2 Data: 0x5e12 W Sel: 0x7 W Data: 0x91d0 W Enable: 0x0
# Cycle:  995 R1 Sel: 0x1 R1 Data: 0x2428 Expected R1 Data: 0x2428 R2 Sel: 0x0 R2 Data: 0x9815 Expected R2 Data: 0x9815 W Sel: 0x4 W Data: 0xc790 W Enable: 0x1
# Cycle:  996 R1 Sel: 0x3 R1 Data: 0xb813 Expected R1 Data: 0xb813 R2 Sel: 0x3 R2 Data: 0xb813 Expected R2 Data: 0xb813 W Sel: 0x4 W Data: 0x1bfc W Enable: 0x1
# FYI: Both read ports are same in cycle  996
# Cycle:  997 R1 Sel: 0x7 R1 Data: 0xfcd2 Expected R1 Data: 0xfcd2 R2 Sel: 0x2 R2 Data: 0x0d1b Expected R2 Data: 0x0d1b W Sel: 0x1 W Data: 0xd2b6 W Enable: 0x0
# Cycle:  998 R1 Sel: 0x1 R1 Data: 0x2428 Expected R1 Data: 0x2428 R2 Sel: 0x3 R2 Data: 0xb813 Expected R2 Data: 0xb813 W Sel: 0x1 W Data: 0x575e W Enable: 0x0
# Cycle:  999 R1 Sel: 0x6 R1 Data: 0x5e12 Expected R1 Data: 0x5e12 R2 Sel: 0x5 R2 Data: 0xdd34 Expected R2 Data: 0xdd34 W Sel: 0x0 W Data: 0x01f7 W Enable: 0x0
# Cycle: 1000 R1 Sel: 0x2 R1 Data: 0x0d1b Expected R1 Data: 0x0d1b R2 Sel: 0x1 R2 Data: 0x2428 Expected R2 Data: 0x2428 W Sel: 0x6 W Data: 0x49ec W Enable: 0x0
# 
# TEST PASSED
# 
# ** Note: $finish    : tb_regFile_bypass_hier.v(124)
#    Time: 100010 ns  Iteration: 0  Instance: /tb_regFile_bypass_hier
# End time: 14:14:28 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
