
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//hexdump_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401b40 <.init>:
  401b40:	stp	x29, x30, [sp, #-16]!
  401b44:	mov	x29, sp
  401b48:	bl	402130 <ferror@plt+0x60>
  401b4c:	ldp	x29, x30, [sp], #16
  401b50:	ret

Disassembly of section .plt:

0000000000401b60 <memcpy@plt-0x20>:
  401b60:	stp	x16, x30, [sp, #-16]!
  401b64:	adrp	x16, 41d000 <ferror@plt+0x1af30>
  401b68:	ldr	x17, [x16, #4088]
  401b6c:	add	x16, x16, #0xff8
  401b70:	br	x17
  401b74:	nop
  401b78:	nop
  401b7c:	nop

0000000000401b80 <memcpy@plt>:
  401b80:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401b84:	ldr	x17, [x16]
  401b88:	add	x16, x16, #0x0
  401b8c:	br	x17

0000000000401b90 <_exit@plt>:
  401b90:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401b94:	ldr	x17, [x16, #8]
  401b98:	add	x16, x16, #0x8
  401b9c:	br	x17

0000000000401ba0 <strtoul@plt>:
  401ba0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ba4:	ldr	x17, [x16, #16]
  401ba8:	add	x16, x16, #0x10
  401bac:	br	x17

0000000000401bb0 <strlen@plt>:
  401bb0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401bb4:	ldr	x17, [x16, #24]
  401bb8:	add	x16, x16, #0x18
  401bbc:	br	x17

0000000000401bc0 <fputs@plt>:
  401bc0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401bc4:	ldr	x17, [x16, #32]
  401bc8:	add	x16, x16, #0x20
  401bcc:	br	x17

0000000000401bd0 <exit@plt>:
  401bd0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401bd4:	ldr	x17, [x16, #40]
  401bd8:	add	x16, x16, #0x28
  401bdc:	br	x17

0000000000401be0 <dup@plt>:
  401be0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401be4:	ldr	x17, [x16, #48]
  401be8:	add	x16, x16, #0x30
  401bec:	br	x17

0000000000401bf0 <setupterm@plt>:
  401bf0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401bf4:	ldr	x17, [x16, #56]
  401bf8:	add	x16, x16, #0x38
  401bfc:	br	x17

0000000000401c00 <strtoimax@plt>:
  401c00:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c04:	ldr	x17, [x16, #64]
  401c08:	add	x16, x16, #0x40
  401c0c:	br	x17

0000000000401c10 <getegid@plt>:
  401c10:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c14:	ldr	x17, [x16, #72]
  401c18:	add	x16, x16, #0x48
  401c1c:	br	x17

0000000000401c20 <strtod@plt>:
  401c20:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c24:	ldr	x17, [x16, #80]
  401c28:	add	x16, x16, #0x50
  401c2c:	br	x17

0000000000401c30 <geteuid@plt>:
  401c30:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c34:	ldr	x17, [x16, #88]
  401c38:	add	x16, x16, #0x58
  401c3c:	br	x17

0000000000401c40 <getuid@plt>:
  401c40:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c44:	ldr	x17, [x16, #96]
  401c48:	add	x16, x16, #0x60
  401c4c:	br	x17

0000000000401c50 <opendir@plt>:
  401c50:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c54:	ldr	x17, [x16, #104]
  401c58:	add	x16, x16, #0x68
  401c5c:	br	x17

0000000000401c60 <__cxa_atexit@plt>:
  401c60:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c64:	ldr	x17, [x16, #112]
  401c68:	add	x16, x16, #0x70
  401c6c:	br	x17

0000000000401c70 <fputc@plt>:
  401c70:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c74:	ldr	x17, [x16, #120]
  401c78:	add	x16, x16, #0x78
  401c7c:	br	x17

0000000000401c80 <qsort@plt>:
  401c80:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c84:	ldr	x17, [x16, #128]
  401c88:	add	x16, x16, #0x80
  401c8c:	br	x17

0000000000401c90 <asprintf@plt>:
  401c90:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401c94:	ldr	x17, [x16, #136]
  401c98:	add	x16, x16, #0x88
  401c9c:	br	x17

0000000000401ca0 <snprintf@plt>:
  401ca0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ca4:	ldr	x17, [x16, #144]
  401ca8:	add	x16, x16, #0x90
  401cac:	br	x17

0000000000401cb0 <localeconv@plt>:
  401cb0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401cb4:	ldr	x17, [x16, #152]
  401cb8:	add	x16, x16, #0x98
  401cbc:	br	x17

0000000000401cc0 <fileno@plt>:
  401cc0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401cc4:	ldr	x17, [x16, #160]
  401cc8:	add	x16, x16, #0xa0
  401ccc:	br	x17

0000000000401cd0 <fclose@plt>:
  401cd0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401cd4:	ldr	x17, [x16, #168]
  401cd8:	add	x16, x16, #0xa8
  401cdc:	br	x17

0000000000401ce0 <atoi@plt>:
  401ce0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ce4:	ldr	x17, [x16, #176]
  401ce8:	add	x16, x16, #0xb0
  401cec:	br	x17

0000000000401cf0 <getpid@plt>:
  401cf0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401cf4:	ldr	x17, [x16, #184]
  401cf8:	add	x16, x16, #0xb8
  401cfc:	br	x17

0000000000401d00 <strtok_r@plt>:
  401d00:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d04:	ldr	x17, [x16, #192]
  401d08:	add	x16, x16, #0xc0
  401d0c:	br	x17

0000000000401d10 <fopen@plt>:
  401d10:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d14:	ldr	x17, [x16, #200]
  401d18:	add	x16, x16, #0xc8
  401d1c:	br	x17

0000000000401d20 <malloc@plt>:
  401d20:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d24:	ldr	x17, [x16, #208]
  401d28:	add	x16, x16, #0xd0
  401d2c:	br	x17

0000000000401d30 <strncmp@plt>:
  401d30:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d34:	ldr	x17, [x16, #216]
  401d38:	add	x16, x16, #0xd8
  401d3c:	br	x17

0000000000401d40 <bindtextdomain@plt>:
  401d40:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d44:	ldr	x17, [x16, #224]
  401d48:	add	x16, x16, #0xe0
  401d4c:	br	x17

0000000000401d50 <__libc_start_main@plt>:
  401d50:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d54:	ldr	x17, [x16, #232]
  401d58:	add	x16, x16, #0xe8
  401d5c:	br	x17

0000000000401d60 <strcat@plt>:
  401d60:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d64:	ldr	x17, [x16, #240]
  401d68:	add	x16, x16, #0xf0
  401d6c:	br	x17

0000000000401d70 <fgetc@plt>:
  401d70:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d74:	ldr	x17, [x16, #248]
  401d78:	add	x16, x16, #0xf8
  401d7c:	br	x17

0000000000401d80 <memset@plt>:
  401d80:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d84:	ldr	x17, [x16, #256]
  401d88:	add	x16, x16, #0x100
  401d8c:	br	x17

0000000000401d90 <calloc@plt>:
  401d90:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401d94:	ldr	x17, [x16, #264]
  401d98:	add	x16, x16, #0x108
  401d9c:	br	x17

0000000000401da0 <bsearch@plt>:
  401da0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401da4:	ldr	x17, [x16, #272]
  401da8:	add	x16, x16, #0x110
  401dac:	br	x17

0000000000401db0 <strcasecmp@plt>:
  401db0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401db4:	ldr	x17, [x16, #280]
  401db8:	add	x16, x16, #0x118
  401dbc:	br	x17

0000000000401dc0 <readdir@plt>:
  401dc0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401dc4:	ldr	x17, [x16, #288]
  401dc8:	add	x16, x16, #0x120
  401dcc:	br	x17

0000000000401dd0 <realloc@plt>:
  401dd0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401dd4:	ldr	x17, [x16, #296]
  401dd8:	add	x16, x16, #0x128
  401ddc:	br	x17

0000000000401de0 <strdup@plt>:
  401de0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401de4:	ldr	x17, [x16, #304]
  401de8:	add	x16, x16, #0x130
  401dec:	br	x17

0000000000401df0 <closedir@plt>:
  401df0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401df4:	ldr	x17, [x16, #312]
  401df8:	add	x16, x16, #0x138
  401dfc:	br	x17

0000000000401e00 <close@plt>:
  401e00:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e04:	ldr	x17, [x16, #320]
  401e08:	add	x16, x16, #0x140
  401e0c:	br	x17

0000000000401e10 <strrchr@plt>:
  401e10:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e14:	ldr	x17, [x16, #328]
  401e18:	add	x16, x16, #0x148
  401e1c:	br	x17

0000000000401e20 <__gmon_start__@plt>:
  401e20:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e24:	ldr	x17, [x16, #336]
  401e28:	add	x16, x16, #0x150
  401e2c:	br	x17

0000000000401e30 <strtoumax@plt>:
  401e30:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e34:	ldr	x17, [x16, #344]
  401e38:	add	x16, x16, #0x158
  401e3c:	br	x17

0000000000401e40 <fseek@plt>:
  401e40:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e44:	ldr	x17, [x16, #352]
  401e48:	add	x16, x16, #0x160
  401e4c:	br	x17

0000000000401e50 <abort@plt>:
  401e50:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e54:	ldr	x17, [x16, #360]
  401e58:	add	x16, x16, #0x168
  401e5c:	br	x17

0000000000401e60 <feof@plt>:
  401e60:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e64:	ldr	x17, [x16, #368]
  401e68:	add	x16, x16, #0x170
  401e6c:	br	x17

0000000000401e70 <puts@plt>:
  401e70:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e74:	ldr	x17, [x16, #376]
  401e78:	add	x16, x16, #0x178
  401e7c:	br	x17

0000000000401e80 <memcmp@plt>:
  401e80:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e84:	ldr	x17, [x16, #384]
  401e88:	add	x16, x16, #0x180
  401e8c:	br	x17

0000000000401e90 <textdomain@plt>:
  401e90:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401e94:	ldr	x17, [x16, #392]
  401e98:	add	x16, x16, #0x188
  401e9c:	br	x17

0000000000401ea0 <getopt_long@plt>:
  401ea0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ea4:	ldr	x17, [x16, #400]
  401ea8:	add	x16, x16, #0x190
  401eac:	br	x17

0000000000401eb0 <strcmp@plt>:
  401eb0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401eb4:	ldr	x17, [x16, #408]
  401eb8:	add	x16, x16, #0x198
  401ebc:	br	x17

0000000000401ec0 <warn@plt>:
  401ec0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ec4:	ldr	x17, [x16, #416]
  401ec8:	add	x16, x16, #0x1a0
  401ecc:	br	x17

0000000000401ed0 <__ctype_b_loc@plt>:
  401ed0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ed4:	ldr	x17, [x16, #424]
  401ed8:	add	x16, x16, #0x1a8
  401edc:	br	x17

0000000000401ee0 <strtol@plt>:
  401ee0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ee4:	ldr	x17, [x16, #432]
  401ee8:	add	x16, x16, #0x1b0
  401eec:	br	x17

0000000000401ef0 <fread@plt>:
  401ef0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ef4:	ldr	x17, [x16, #440]
  401ef8:	add	x16, x16, #0x1b8
  401efc:	br	x17

0000000000401f00 <getline@plt>:
  401f00:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f04:	ldr	x17, [x16, #448]
  401f08:	add	x16, x16, #0x1c0
  401f0c:	br	x17

0000000000401f10 <free@plt>:
  401f10:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f14:	ldr	x17, [x16, #456]
  401f18:	add	x16, x16, #0x1c8
  401f1c:	br	x17

0000000000401f20 <getgid@plt>:
  401f20:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f24:	ldr	x17, [x16, #464]
  401f28:	add	x16, x16, #0x1d0
  401f2c:	br	x17

0000000000401f30 <vasprintf@plt>:
  401f30:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f34:	ldr	x17, [x16, #472]
  401f38:	add	x16, x16, #0x1d8
  401f3c:	br	x17

0000000000401f40 <freopen@plt>:
  401f40:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f44:	ldr	x17, [x16, #480]
  401f48:	add	x16, x16, #0x1e0
  401f4c:	br	x17

0000000000401f50 <strndup@plt>:
  401f50:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f54:	ldr	x17, [x16, #488]
  401f58:	add	x16, x16, #0x1e8
  401f5c:	br	x17

0000000000401f60 <strspn@plt>:
  401f60:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f64:	ldr	x17, [x16, #496]
  401f68:	add	x16, x16, #0x1f0
  401f6c:	br	x17

0000000000401f70 <strchr@plt>:
  401f70:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f74:	ldr	x17, [x16, #504]
  401f78:	add	x16, x16, #0x1f8
  401f7c:	br	x17

0000000000401f80 <fwrite@plt>:
  401f80:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f84:	ldr	x17, [x16, #512]
  401f88:	add	x16, x16, #0x200
  401f8c:	br	x17

0000000000401f90 <fflush@plt>:
  401f90:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401f94:	ldr	x17, [x16, #520]
  401f98:	add	x16, x16, #0x208
  401f9c:	br	x17

0000000000401fa0 <strcpy@plt>:
  401fa0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401fa4:	ldr	x17, [x16, #528]
  401fa8:	add	x16, x16, #0x210
  401fac:	br	x17

0000000000401fb0 <warnx@plt>:
  401fb0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401fb4:	ldr	x17, [x16, #536]
  401fb8:	add	x16, x16, #0x218
  401fbc:	br	x17

0000000000401fc0 <isatty@plt>:
  401fc0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401fc4:	ldr	x17, [x16, #544]
  401fc8:	add	x16, x16, #0x220
  401fcc:	br	x17

0000000000401fd0 <__fxstat@plt>:
  401fd0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401fd4:	ldr	x17, [x16, #552]
  401fd8:	add	x16, x16, #0x228
  401fdc:	br	x17

0000000000401fe0 <__isoc99_sscanf@plt>:
  401fe0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401fe4:	ldr	x17, [x16, #560]
  401fe8:	add	x16, x16, #0x230
  401fec:	br	x17

0000000000401ff0 <strncpy@plt>:
  401ff0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  401ff4:	ldr	x17, [x16, #568]
  401ff8:	add	x16, x16, #0x238
  401ffc:	br	x17

0000000000402000 <errx@plt>:
  402000:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402004:	ldr	x17, [x16, #576]
  402008:	add	x16, x16, #0x240
  40200c:	br	x17

0000000000402010 <strcspn@plt>:
  402010:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402014:	ldr	x17, [x16, #584]
  402018:	add	x16, x16, #0x248
  40201c:	br	x17

0000000000402020 <vfprintf@plt>:
  402020:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402024:	ldr	x17, [x16, #592]
  402028:	add	x16, x16, #0x250
  40202c:	br	x17

0000000000402030 <printf@plt>:
  402030:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402034:	ldr	x17, [x16, #600]
  402038:	add	x16, x16, #0x258
  40203c:	br	x17

0000000000402040 <__assert_fail@plt>:
  402040:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402044:	ldr	x17, [x16, #608]
  402048:	add	x16, x16, #0x260
  40204c:	br	x17

0000000000402050 <__errno_location@plt>:
  402050:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402054:	ldr	x17, [x16, #616]
  402058:	add	x16, x16, #0x268
  40205c:	br	x17

0000000000402060 <getenv@plt>:
  402060:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402064:	ldr	x17, [x16, #624]
  402068:	add	x16, x16, #0x270
  40206c:	br	x17

0000000000402070 <tigetnum@plt>:
  402070:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402074:	ldr	x17, [x16, #632]
  402078:	add	x16, x16, #0x278
  40207c:	br	x17

0000000000402080 <gettext@plt>:
  402080:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402084:	ldr	x17, [x16, #640]
  402088:	add	x16, x16, #0x280
  40208c:	br	x17

0000000000402090 <fprintf@plt>:
  402090:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  402094:	ldr	x17, [x16, #648]
  402098:	add	x16, x16, #0x288
  40209c:	br	x17

00000000004020a0 <fgets@plt>:
  4020a0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  4020a4:	ldr	x17, [x16, #656]
  4020a8:	add	x16, x16, #0x290
  4020ac:	br	x17

00000000004020b0 <err@plt>:
  4020b0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  4020b4:	ldr	x17, [x16, #664]
  4020b8:	add	x16, x16, #0x298
  4020bc:	br	x17

00000000004020c0 <setlocale@plt>:
  4020c0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  4020c4:	ldr	x17, [x16, #672]
  4020c8:	add	x16, x16, #0x2a0
  4020cc:	br	x17

00000000004020d0 <ferror@plt>:
  4020d0:	adrp	x16, 41e000 <ferror@plt+0x1bf30>
  4020d4:	ldr	x17, [x16, #680]
  4020d8:	add	x16, x16, #0x2a8
  4020dc:	br	x17

Disassembly of section .text:

00000000004020e0 <.text>:
  4020e0:	mov	x29, #0x0                   	// #0
  4020e4:	mov	x30, #0x0                   	// #0
  4020e8:	mov	x5, x0
  4020ec:	ldr	x1, [sp]
  4020f0:	add	x2, sp, #0x8
  4020f4:	mov	x6, sp
  4020f8:	movz	x0, #0x0, lsl #48
  4020fc:	movk	x0, #0x0, lsl #32
  402100:	movk	x0, #0x40, lsl #16
  402104:	movk	x0, #0x4148
  402108:	movz	x3, #0x0, lsl #48
  40210c:	movk	x3, #0x0, lsl #32
  402110:	movk	x3, #0x40, lsl #16
  402114:	movk	x3, #0xb088
  402118:	movz	x4, #0x0, lsl #48
  40211c:	movk	x4, #0x0, lsl #32
  402120:	movk	x4, #0x40, lsl #16
  402124:	movk	x4, #0xb108
  402128:	bl	401d50 <__libc_start_main@plt>
  40212c:	bl	401e50 <abort@plt>
  402130:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  402134:	ldr	x0, [x0, #4064]
  402138:	cbz	x0, 402140 <ferror@plt+0x70>
  40213c:	b	401e20 <__gmon_start__@plt>
  402140:	ret
  402144:	stp	x29, x30, [sp, #-32]!
  402148:	mov	x29, sp
  40214c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402150:	add	x0, x0, #0x418
  402154:	str	x0, [sp, #24]
  402158:	ldr	x0, [sp, #24]
  40215c:	str	x0, [sp, #24]
  402160:	ldr	x1, [sp, #24]
  402164:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402168:	add	x0, x0, #0x418
  40216c:	cmp	x1, x0
  402170:	b.eq	4021ac <ferror@plt+0xdc>  // b.none
  402174:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402178:	add	x0, x0, #0x148
  40217c:	ldr	x0, [x0]
  402180:	str	x0, [sp, #16]
  402184:	ldr	x0, [sp, #16]
  402188:	str	x0, [sp, #16]
  40218c:	ldr	x0, [sp, #16]
  402190:	cmp	x0, #0x0
  402194:	b.eq	4021b0 <ferror@plt+0xe0>  // b.none
  402198:	ldr	x1, [sp, #16]
  40219c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4021a0:	add	x0, x0, #0x418
  4021a4:	blr	x1
  4021a8:	b	4021b0 <ferror@plt+0xe0>
  4021ac:	nop
  4021b0:	ldp	x29, x30, [sp], #32
  4021b4:	ret
  4021b8:	stp	x29, x30, [sp, #-48]!
  4021bc:	mov	x29, sp
  4021c0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4021c4:	add	x0, x0, #0x418
  4021c8:	str	x0, [sp, #40]
  4021cc:	ldr	x0, [sp, #40]
  4021d0:	str	x0, [sp, #40]
  4021d4:	ldr	x1, [sp, #40]
  4021d8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4021dc:	add	x0, x0, #0x418
  4021e0:	sub	x0, x1, x0
  4021e4:	asr	x0, x0, #3
  4021e8:	lsr	x1, x0, #63
  4021ec:	add	x0, x1, x0
  4021f0:	asr	x0, x0, #1
  4021f4:	str	x0, [sp, #32]
  4021f8:	ldr	x0, [sp, #32]
  4021fc:	cmp	x0, #0x0
  402200:	b.eq	402240 <ferror@plt+0x170>  // b.none
  402204:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402208:	add	x0, x0, #0x150
  40220c:	ldr	x0, [x0]
  402210:	str	x0, [sp, #24]
  402214:	ldr	x0, [sp, #24]
  402218:	str	x0, [sp, #24]
  40221c:	ldr	x0, [sp, #24]
  402220:	cmp	x0, #0x0
  402224:	b.eq	402244 <ferror@plt+0x174>  // b.none
  402228:	ldr	x2, [sp, #24]
  40222c:	ldr	x1, [sp, #32]
  402230:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402234:	add	x0, x0, #0x418
  402238:	blr	x2
  40223c:	b	402244 <ferror@plt+0x174>
  402240:	nop
  402244:	ldp	x29, x30, [sp], #48
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-16]!
  402250:	mov	x29, sp
  402254:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402258:	add	x0, x0, #0x448
  40225c:	ldrb	w0, [x0]
  402260:	and	x0, x0, #0xff
  402264:	cmp	x0, #0x0
  402268:	b.ne	402284 <ferror@plt+0x1b4>  // b.any
  40226c:	bl	402144 <ferror@plt+0x74>
  402270:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402274:	add	x0, x0, #0x448
  402278:	mov	w1, #0x1                   	// #1
  40227c:	strb	w1, [x0]
  402280:	b	402288 <ferror@plt+0x1b8>
  402284:	nop
  402288:	ldp	x29, x30, [sp], #16
  40228c:	ret
  402290:	stp	x29, x30, [sp, #-16]!
  402294:	mov	x29, sp
  402298:	bl	4021b8 <ferror@plt+0xe8>
  40229c:	nop
  4022a0:	ldp	x29, x30, [sp], #16
  4022a4:	ret
  4022a8:	stp	x29, x30, [sp, #-288]!
  4022ac:	mov	x29, sp
  4022b0:	str	x0, [sp, #56]
  4022b4:	str	x1, [sp, #48]
  4022b8:	str	x2, [sp, #240]
  4022bc:	str	x3, [sp, #248]
  4022c0:	str	x4, [sp, #256]
  4022c4:	str	x5, [sp, #264]
  4022c8:	str	x6, [sp, #272]
  4022cc:	str	x7, [sp, #280]
  4022d0:	str	q0, [sp, #112]
  4022d4:	str	q1, [sp, #128]
  4022d8:	str	q2, [sp, #144]
  4022dc:	str	q3, [sp, #160]
  4022e0:	str	q4, [sp, #176]
  4022e4:	str	q5, [sp, #192]
  4022e8:	str	q6, [sp, #208]
  4022ec:	str	q7, [sp, #224]
  4022f0:	add	x0, sp, #0x120
  4022f4:	str	x0, [sp, #72]
  4022f8:	add	x0, sp, #0x120
  4022fc:	str	x0, [sp, #80]
  402300:	add	x0, sp, #0xf0
  402304:	str	x0, [sp, #88]
  402308:	mov	w0, #0xffffffd0            	// #-48
  40230c:	str	w0, [sp, #96]
  402310:	mov	w0, #0xffffff80            	// #-128
  402314:	str	w0, [sp, #100]
  402318:	add	x2, sp, #0x10
  40231c:	add	x3, sp, #0x48
  402320:	ldp	x0, x1, [x3]
  402324:	stp	x0, x1, [x2]
  402328:	ldp	x0, x1, [x3, #16]
  40232c:	stp	x0, x1, [x2, #16]
  402330:	add	x0, sp, #0x10
  402334:	mov	x2, x0
  402338:	ldr	x1, [sp, #48]
  40233c:	ldr	x0, [sp, #56]
  402340:	bl	401f30 <vasprintf@plt>
  402344:	str	w0, [sp, #108]
  402348:	ldr	w0, [sp, #108]
  40234c:	cmp	w0, #0x0
  402350:	b.ge	402364 <ferror@plt+0x294>  // b.tcont
  402354:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402358:	add	x1, x0, #0x158
  40235c:	mov	w0, #0x1                   	// #1
  402360:	bl	4020b0 <err@plt>
  402364:	ldr	w0, [sp, #108]
  402368:	ldp	x29, x30, [sp], #288
  40236c:	ret
  402370:	stp	x29, x30, [sp, #-48]!
  402374:	mov	x29, sp
  402378:	str	x0, [sp, #24]
  40237c:	str	x1, [sp, #16]
  402380:	str	xzr, [sp, #32]
  402384:	ldr	x0, [sp, #16]
  402388:	ldrb	w0, [x0]
  40238c:	cmp	w0, #0xd
  402390:	b.eq	402450 <ferror@plt+0x380>  // b.none
  402394:	cmp	w0, #0xd
  402398:	b.gt	402480 <ferror@plt+0x3b0>
  40239c:	cmp	w0, #0xc
  4023a0:	b.eq	402430 <ferror@plt+0x360>  // b.none
  4023a4:	cmp	w0, #0xc
  4023a8:	b.gt	402480 <ferror@plt+0x3b0>
  4023ac:	cmp	w0, #0xb
  4023b0:	b.eq	402470 <ferror@plt+0x3a0>  // b.none
  4023b4:	cmp	w0, #0xb
  4023b8:	b.gt	402480 <ferror@plt+0x3b0>
  4023bc:	cmp	w0, #0xa
  4023c0:	b.eq	402440 <ferror@plt+0x370>  // b.none
  4023c4:	cmp	w0, #0xa
  4023c8:	b.gt	402480 <ferror@plt+0x3b0>
  4023cc:	cmp	w0, #0x9
  4023d0:	b.eq	402460 <ferror@plt+0x390>  // b.none
  4023d4:	cmp	w0, #0x9
  4023d8:	b.gt	402480 <ferror@plt+0x3b0>
  4023dc:	cmp	w0, #0x8
  4023e0:	b.eq	402420 <ferror@plt+0x350>  // b.none
  4023e4:	cmp	w0, #0x8
  4023e8:	b.gt	402480 <ferror@plt+0x3b0>
  4023ec:	cmp	w0, #0x0
  4023f0:	b.eq	402400 <ferror@plt+0x330>  // b.none
  4023f4:	cmp	w0, #0x7
  4023f8:	b.eq	402410 <ferror@plt+0x340>  // b.none
  4023fc:	b	402480 <ferror@plt+0x3b0>
  402400:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402404:	add	x0, x0, #0x170
  402408:	str	x0, [sp, #40]
  40240c:	b	402508 <ferror@plt+0x438>
  402410:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402414:	add	x0, x0, #0x178
  402418:	str	x0, [sp, #40]
  40241c:	b	402508 <ferror@plt+0x438>
  402420:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402424:	add	x0, x0, #0x180
  402428:	str	x0, [sp, #40]
  40242c:	b	402508 <ferror@plt+0x438>
  402430:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402434:	add	x0, x0, #0x188
  402438:	str	x0, [sp, #40]
  40243c:	b	402508 <ferror@plt+0x438>
  402440:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402444:	add	x0, x0, #0x190
  402448:	str	x0, [sp, #40]
  40244c:	b	402508 <ferror@plt+0x438>
  402450:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402454:	add	x0, x0, #0x198
  402458:	str	x0, [sp, #40]
  40245c:	b	402508 <ferror@plt+0x438>
  402460:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402464:	add	x0, x0, #0x1a0
  402468:	str	x0, [sp, #40]
  40246c:	b	402508 <ferror@plt+0x438>
  402470:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402474:	add	x0, x0, #0x1a8
  402478:	str	x0, [sp, #40]
  40247c:	b	402508 <ferror@plt+0x438>
  402480:	nop
  402484:	bl	401ed0 <__ctype_b_loc@plt>
  402488:	ldr	x1, [x0]
  40248c:	ldr	x0, [sp, #16]
  402490:	ldrb	w0, [x0]
  402494:	and	x0, x0, #0xff
  402498:	lsl	x0, x0, #1
  40249c:	add	x0, x1, x0
  4024a0:	ldrh	w0, [x0]
  4024a4:	and	w0, w0, #0x4000
  4024a8:	cmp	w0, #0x0
  4024ac:	b.eq	4024e0 <ferror@plt+0x410>  // b.none
  4024b0:	ldr	x0, [sp, #24]
  4024b4:	ldr	x0, [x0, #24]
  4024b8:	mov	w1, #0x63                  	// #99
  4024bc:	strb	w1, [x0]
  4024c0:	ldr	x0, [sp, #24]
  4024c4:	ldr	x2, [x0, #40]
  4024c8:	ldr	x0, [sp, #16]
  4024cc:	ldrb	w0, [x0]
  4024d0:	mov	w1, w0
  4024d4:	mov	x0, x2
  4024d8:	bl	402030 <printf@plt>
  4024dc:	b	402528 <ferror@plt+0x458>
  4024e0:	ldr	x0, [sp, #16]
  4024e4:	ldrb	w0, [x0]
  4024e8:	add	x3, sp, #0x20
  4024ec:	mov	w2, w0
  4024f0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4024f4:	add	x1, x0, #0x1b0
  4024f8:	mov	x0, x3
  4024fc:	bl	4022a8 <ferror@plt+0x1d8>
  402500:	ldr	x0, [sp, #32]
  402504:	str	x0, [sp, #40]
  402508:	ldr	x0, [sp, #24]
  40250c:	ldr	x0, [x0, #24]
  402510:	mov	w1, #0x73                  	// #115
  402514:	strb	w1, [x0]
  402518:	ldr	x0, [sp, #24]
  40251c:	ldr	x0, [x0, #40]
  402520:	ldr	x1, [sp, #40]
  402524:	bl	402030 <printf@plt>
  402528:	ldr	x0, [sp, #32]
  40252c:	bl	401f10 <free@plt>
  402530:	nop
  402534:	ldp	x29, x30, [sp], #48
  402538:	ret
  40253c:	stp	x29, x30, [sp, #-32]!
  402540:	mov	x29, sp
  402544:	str	x0, [sp, #24]
  402548:	str	x1, [sp, #16]
  40254c:	ldr	x0, [sp, #16]
  402550:	ldrb	w0, [x0]
  402554:	cmp	w0, #0x1f
  402558:	b.hi	4025a0 <ferror@plt+0x4d0>  // b.pmore
  40255c:	ldr	x0, [sp, #24]
  402560:	ldr	x0, [x0, #24]
  402564:	mov	w1, #0x73                  	// #115
  402568:	strb	w1, [x0]
  40256c:	ldr	x0, [sp, #24]
  402570:	ldr	x2, [x0, #40]
  402574:	ldr	x0, [sp, #16]
  402578:	ldrb	w0, [x0]
  40257c:	mov	w1, w0
  402580:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402584:	add	x0, x0, #0x2c0
  402588:	sxtw	x1, w1
  40258c:	ldr	x0, [x0, x1, lsl #3]
  402590:	mov	x1, x0
  402594:	mov	x0, x2
  402598:	bl	402030 <printf@plt>
  40259c:	b	402664 <ferror@plt+0x594>
  4025a0:	ldr	x0, [sp, #16]
  4025a4:	ldrb	w0, [x0]
  4025a8:	cmp	w0, #0x7f
  4025ac:	b.ne	4025dc <ferror@plt+0x50c>  // b.any
  4025b0:	ldr	x0, [sp, #24]
  4025b4:	ldr	x0, [x0, #24]
  4025b8:	mov	w1, #0x73                  	// #115
  4025bc:	strb	w1, [x0]
  4025c0:	ldr	x0, [sp, #24]
  4025c4:	ldr	x2, [x0, #40]
  4025c8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4025cc:	add	x1, x0, #0x1b8
  4025d0:	mov	x0, x2
  4025d4:	bl	402030 <printf@plt>
  4025d8:	b	402664 <ferror@plt+0x594>
  4025dc:	bl	401ed0 <__ctype_b_loc@plt>
  4025e0:	ldr	x1, [x0]
  4025e4:	ldr	x0, [sp, #16]
  4025e8:	ldrb	w0, [x0]
  4025ec:	and	x0, x0, #0xff
  4025f0:	lsl	x0, x0, #1
  4025f4:	add	x0, x1, x0
  4025f8:	ldrh	w0, [x0]
  4025fc:	and	w0, w0, #0x4000
  402600:	cmp	w0, #0x0
  402604:	b.eq	402638 <ferror@plt+0x568>  // b.none
  402608:	ldr	x0, [sp, #24]
  40260c:	ldr	x0, [x0, #24]
  402610:	mov	w1, #0x63                  	// #99
  402614:	strb	w1, [x0]
  402618:	ldr	x0, [sp, #24]
  40261c:	ldr	x2, [x0, #40]
  402620:	ldr	x0, [sp, #16]
  402624:	ldrb	w0, [x0]
  402628:	mov	w1, w0
  40262c:	mov	x0, x2
  402630:	bl	402030 <printf@plt>
  402634:	b	402664 <ferror@plt+0x594>
  402638:	ldr	x0, [sp, #24]
  40263c:	ldr	x0, [x0, #24]
  402640:	mov	w1, #0x78                  	// #120
  402644:	strb	w1, [x0]
  402648:	ldr	x0, [sp, #24]
  40264c:	ldr	x2, [x0, #40]
  402650:	ldr	x0, [sp, #16]
  402654:	ldrb	w0, [x0]
  402658:	mov	w1, w0
  40265c:	mov	x0, x2
  402660:	bl	402030 <printf@plt>
  402664:	nop
  402668:	ldp	x29, x30, [sp], #32
  40266c:	ret
  402670:	stp	x29, x30, [sp, #-48]!
  402674:	mov	x29, sp
  402678:	str	x0, [sp, #24]
  40267c:	str	x1, [sp, #16]
  402680:	ldr	x1, [sp, #16]
  402684:	ldr	x0, [sp, #24]
  402688:	bl	401d90 <calloc@plt>
  40268c:	str	x0, [sp, #40]
  402690:	ldr	x0, [sp, #40]
  402694:	cmp	x0, #0x0
  402698:	b.ne	4026c8 <ferror@plt+0x5f8>  // b.any
  40269c:	ldr	x0, [sp, #16]
  4026a0:	cmp	x0, #0x0
  4026a4:	b.eq	4026c8 <ferror@plt+0x5f8>  // b.none
  4026a8:	ldr	x0, [sp, #24]
  4026ac:	cmp	x0, #0x0
  4026b0:	b.eq	4026c8 <ferror@plt+0x5f8>  // b.none
  4026b4:	ldr	x2, [sp, #16]
  4026b8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4026bc:	add	x1, x0, #0x2c0
  4026c0:	mov	w0, #0x1                   	// #1
  4026c4:	bl	4020b0 <err@plt>
  4026c8:	ldr	x0, [sp, #40]
  4026cc:	ldp	x29, x30, [sp], #48
  4026d0:	ret
  4026d4:	stp	x29, x30, [sp, #-32]!
  4026d8:	mov	x29, sp
  4026dc:	str	x0, [sp, #24]
  4026e0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4026e4:	add	x0, x0, #0x430
  4026e8:	ldr	x0, [x0]
  4026ec:	mov	x1, x0
  4026f0:	ldr	x0, [sp, #24]
  4026f4:	bl	40adc8 <ferror@plt+0x8cf8>
  4026f8:	nop
  4026fc:	ldp	x29, x30, [sp], #32
  402700:	ret
  402704:	stp	x29, x30, [sp, #-16]!
  402708:	mov	x29, sp
  40270c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402710:	add	x0, x0, #0x430
  402714:	ldr	x0, [x0]
  402718:	bl	40af18 <ferror@plt+0x8e48>
  40271c:	nop
  402720:	ldp	x29, x30, [sp], #16
  402724:	ret
  402728:	stp	x29, x30, [sp, #-96]!
  40272c:	mov	x29, sp
  402730:	stp	x19, x20, [sp, #16]
  402734:	str	x0, [sp, #56]
  402738:	str	x1, [sp, #48]
  40273c:	str	w2, [sp, #44]
  402740:	ldr	x0, [sp, #56]
  402744:	ldr	x0, [x0, #32]
  402748:	ldr	x20, [x0]
  40274c:	b	4028f0 <ferror@plt+0x820>
  402750:	str	x20, [sp, #72]
  402754:	ldr	x0, [sp, #72]
  402758:	mov	x19, x0
  40275c:	ldr	x0, [x19, #24]
  402760:	str	x0, [sp, #88]
  402764:	str	wzr, [sp, #84]
  402768:	ldr	x0, [sp, #88]
  40276c:	cmp	x0, #0x0
  402770:	b.ge	402784 <ferror@plt+0x6b4>  // b.tcont
  402774:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402778:	add	x0, x0, #0x450
  40277c:	ldr	x0, [x0]
  402780:	str	x0, [sp, #88]
  402784:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402788:	add	x0, x0, #0x450
  40278c:	ldr	x0, [x0]
  402790:	ldr	x1, [sp, #88]
  402794:	cmp	x1, x0
  402798:	b.lt	4028e0 <ferror@plt+0x810>  // b.tstop
  40279c:	ldr	w0, [x19, #32]
  4027a0:	sxtw	x1, w0
  4027a4:	ldr	x0, [sp, #88]
  4027a8:	add	x1, x1, x0
  4027ac:	ldrsw	x2, [sp, #44]
  4027b0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4027b4:	add	x0, x0, #0x450
  4027b8:	ldr	x0, [x0]
  4027bc:	add	x0, x2, x0
  4027c0:	cmp	x1, x0
  4027c4:	b.gt	4028e0 <ferror@plt+0x810>
  4027c8:	ldr	x0, [x19, #40]
  4027cc:	cmp	x0, #0x0
  4027d0:	b.eq	402830 <ferror@plt+0x760>  // b.none
  4027d4:	ldr	x0, [sp, #56]
  4027d8:	ldr	w0, [x0, #16]
  4027dc:	cmp	w0, #0x1
  4027e0:	b.eq	4028c8 <ferror@plt+0x7f8>  // b.none
  4027e4:	ldr	x3, [x19, #40]
  4027e8:	ldr	x0, [sp, #88]
  4027ec:	adrp	x1, 41e000 <ferror@plt+0x1bf30>
  4027f0:	add	x1, x1, #0x450
  4027f4:	ldr	x1, [x1]
  4027f8:	sub	x0, x0, x1
  4027fc:	ldr	x1, [sp, #48]
  402800:	add	x0, x1, x0
  402804:	ldr	w1, [x19, #32]
  402808:	sxtw	x1, w1
  40280c:	mov	x2, x1
  402810:	mov	x1, x0
  402814:	mov	x0, x3
  402818:	bl	401d30 <strncmp@plt>
  40281c:	cmp	w0, #0x0
  402820:	b.ne	4028c8 <ferror@plt+0x7f8>  // b.any
  402824:	mov	w0, #0x1                   	// #1
  402828:	str	w0, [sp, #84]
  40282c:	b	4028c8 <ferror@plt+0x7f8>
  402830:	ldr	w0, [x19, #36]
  402834:	cmn	w0, #0x1
  402838:	b.eq	4028c0 <ferror@plt+0x7f0>  // b.none
  40283c:	str	wzr, [sp, #68]
  402840:	ldr	x0, [sp, #56]
  402844:	ldr	w0, [x0, #16]
  402848:	cmp	w0, #0x1
  40284c:	b.ne	402878 <ferror@plt+0x7a8>  // b.any
  402850:	ldr	w0, [x19, #36]
  402854:	sxtw	x1, w0
  402858:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40285c:	add	x0, x0, #0x450
  402860:	ldr	x0, [x0]
  402864:	cmp	x1, x0
  402868:	b.ne	4028c8 <ferror@plt+0x7f8>  // b.any
  40286c:	mov	w0, #0x1                   	// #1
  402870:	str	w0, [sp, #84]
  402874:	b	4028c8 <ferror@plt+0x7f8>
  402878:	ldr	x0, [sp, #88]
  40287c:	adrp	x1, 41e000 <ferror@plt+0x1bf30>
  402880:	add	x1, x1, #0x450
  402884:	ldr	x1, [x1]
  402888:	sub	x0, x0, x1
  40288c:	ldr	x1, [sp, #48]
  402890:	add	x1, x1, x0
  402894:	ldr	w0, [x19, #32]
  402898:	sxtw	x2, w0
  40289c:	add	x0, sp, #0x44
  4028a0:	bl	401b80 <memcpy@plt>
  4028a4:	ldr	w1, [x19, #36]
  4028a8:	ldr	w0, [sp, #68]
  4028ac:	cmp	w1, w0
  4028b0:	b.ne	4028c8 <ferror@plt+0x7f8>  // b.any
  4028b4:	mov	w0, #0x1                   	// #1
  4028b8:	str	w0, [sp, #84]
  4028bc:	b	4028c8 <ferror@plt+0x7f8>
  4028c0:	ldr	x0, [x19, #16]
  4028c4:	b	402904 <ferror@plt+0x834>
  4028c8:	ldr	w0, [x19, #48]
  4028cc:	ldr	w1, [sp, #84]
  4028d0:	cmp	w1, w0
  4028d4:	b.eq	4028e8 <ferror@plt+0x818>  // b.none
  4028d8:	ldr	x0, [x19, #16]
  4028dc:	b	402904 <ferror@plt+0x834>
  4028e0:	nop
  4028e4:	b	4028ec <ferror@plt+0x81c>
  4028e8:	nop
  4028ec:	ldr	x20, [x20]
  4028f0:	ldr	x0, [sp, #56]
  4028f4:	ldr	x0, [x0, #32]
  4028f8:	cmp	x20, x0
  4028fc:	b.ne	402750 <ferror@plt+0x680>  // b.any
  402900:	mov	x0, #0x0                   	// #0
  402904:	ldp	x19, x20, [sp, #16]
  402908:	ldp	x29, x30, [sp], #96
  40290c:	ret
  402910:	stp	x29, x30, [sp, #-112]!
  402914:	mov	x29, sp
  402918:	str	x19, [sp, #16]
  40291c:	str	x0, [sp, #40]
  402920:	str	x1, [sp, #32]
  402924:	str	xzr, [sp, #104]
  402928:	ldr	x0, [sp, #40]
  40292c:	ldr	x0, [x0, #32]
  402930:	cmp	x0, #0x0
  402934:	b.eq	402968 <ferror@plt+0x898>  // b.none
  402938:	ldr	x0, [sp, #40]
  40293c:	ldr	w0, [x0, #20]
  402940:	mov	w2, w0
  402944:	ldr	x1, [sp, #32]
  402948:	ldr	x0, [sp, #40]
  40294c:	bl	402728 <ferror@plt+0x658>
  402950:	str	x0, [sp, #104]
  402954:	ldr	x0, [sp, #104]
  402958:	cmp	x0, #0x0
  40295c:	b.eq	402968 <ferror@plt+0x898>  // b.none
  402960:	ldr	x0, [sp, #104]
  402964:	bl	4026d4 <ferror@plt+0x604>
  402968:	ldr	x0, [sp, #40]
  40296c:	ldr	w0, [x0, #16]
  402970:	cmp	w0, #0x400
  402974:	b.eq	402c14 <ferror@plt+0xb44>  // b.none
  402978:	cmp	w0, #0x400
  40297c:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  402980:	cmp	w0, #0x200
  402984:	b.eq	402c40 <ferror@plt+0xb70>  // b.none
  402988:	cmp	w0, #0x200
  40298c:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  402990:	cmp	w0, #0x100
  402994:	b.eq	402c30 <ferror@plt+0xb60>  // b.none
  402998:	cmp	w0, #0x100
  40299c:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  4029a0:	cmp	w0, #0x80
  4029a4:	b.eq	402c00 <ferror@plt+0xb30>  // b.none
  4029a8:	cmp	w0, #0x80
  4029ac:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  4029b0:	cmp	w0, #0x40
  4029b4:	b.eq	402bac <ferror@plt+0xadc>  // b.none
  4029b8:	cmp	w0, #0x40
  4029bc:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  4029c0:	cmp	w0, #0x20
  4029c4:	b.eq	402ae4 <ferror@plt+0xa14>  // b.none
  4029c8:	cmp	w0, #0x20
  4029cc:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  4029d0:	cmp	w0, #0x10
  4029d4:	b.eq	402a84 <ferror@plt+0x9b4>  // b.none
  4029d8:	cmp	w0, #0x10
  4029dc:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  4029e0:	cmp	w0, #0x8
  4029e4:	b.eq	402a64 <ferror@plt+0x994>  // b.none
  4029e8:	cmp	w0, #0x8
  4029ec:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  4029f0:	cmp	w0, #0x4
  4029f4:	b.eq	402a54 <ferror@plt+0x984>  // b.none
  4029f8:	cmp	w0, #0x4
  4029fc:	b.hi	402d08 <ferror@plt+0xc38>  // b.pmore
  402a00:	cmp	w0, #0x1
  402a04:	b.eq	402a14 <ferror@plt+0x944>  // b.none
  402a08:	cmp	w0, #0x2
  402a0c:	b.eq	402a38 <ferror@plt+0x968>  // b.none
  402a10:	b	402d08 <ferror@plt+0xc38>
  402a14:	ldr	x0, [sp, #40]
  402a18:	ldr	x2, [x0, #40]
  402a1c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402a20:	add	x0, x0, #0x450
  402a24:	ldr	x0, [x0]
  402a28:	mov	x1, x0
  402a2c:	mov	x0, x2
  402a30:	bl	402030 <printf@plt>
  402a34:	b	402d08 <ferror@plt+0xc38>
  402a38:	ldr	x0, [sp, #40]
  402a3c:	ldr	x2, [x0, #40]
  402a40:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402a44:	add	x1, x0, #0x2e0
  402a48:	mov	x0, x2
  402a4c:	bl	402030 <printf@plt>
  402a50:	b	402d08 <ferror@plt+0xc38>
  402a54:	ldr	x1, [sp, #32]
  402a58:	ldr	x0, [sp, #40]
  402a5c:	bl	402370 <ferror@plt+0x2a0>
  402a60:	b	402d08 <ferror@plt+0xc38>
  402a64:	ldr	x0, [sp, #40]
  402a68:	ldr	x2, [x0, #40]
  402a6c:	ldr	x0, [sp, #32]
  402a70:	ldrb	w0, [x0]
  402a74:	mov	w1, w0
  402a78:	mov	x0, x2
  402a7c:	bl	402030 <printf@plt>
  402a80:	b	402d08 <ferror@plt+0xc38>
  402a84:	ldr	x0, [sp, #40]
  402a88:	ldr	w0, [x0, #20]
  402a8c:	cmp	w0, #0x4
  402a90:	b.eq	402aa0 <ferror@plt+0x9d0>  // b.none
  402a94:	cmp	w0, #0x8
  402a98:	b.eq	402ac4 <ferror@plt+0x9f4>  // b.none
  402a9c:	b	402d08 <ferror@plt+0xc38>
  402aa0:	ldr	x0, [sp, #32]
  402aa4:	ldr	w0, [x0]
  402aa8:	str	w0, [sp, #92]
  402aac:	ldr	x0, [sp, #40]
  402ab0:	ldr	x0, [x0, #40]
  402ab4:	ldr	s0, [sp, #92]
  402ab8:	fcvt	d0, s0
  402abc:	bl	402030 <printf@plt>
  402ac0:	b	402d08 <ferror@plt+0xc38>
  402ac4:	ldr	x0, [sp, #32]
  402ac8:	ldr	x0, [x0]
  402acc:	str	x0, [sp, #96]
  402ad0:	ldr	x0, [sp, #40]
  402ad4:	ldr	x0, [x0, #40]
  402ad8:	ldr	d0, [sp, #96]
  402adc:	bl	402030 <printf@plt>
  402ae0:	b	402d08 <ferror@plt+0xc38>
  402ae4:	ldr	x0, [sp, #40]
  402ae8:	ldr	w0, [x0, #20]
  402aec:	cmp	w0, #0x8
  402af0:	b.eq	402b8c <ferror@plt+0xabc>  // b.none
  402af4:	cmp	w0, #0x8
  402af8:	b.gt	402d08 <ferror@plt+0xc38>
  402afc:	cmp	w0, #0x4
  402b00:	b.eq	402b68 <ferror@plt+0xa98>  // b.none
  402b04:	cmp	w0, #0x4
  402b08:	b.gt	402d08 <ferror@plt+0xc38>
  402b0c:	cmp	w0, #0x1
  402b10:	b.eq	402b20 <ferror@plt+0xa50>  // b.none
  402b14:	cmp	w0, #0x2
  402b18:	b.eq	402b44 <ferror@plt+0xa74>  // b.none
  402b1c:	b	402d08 <ferror@plt+0xc38>
  402b20:	ldr	x0, [sp, #40]
  402b24:	ldr	x2, [x0, #40]
  402b28:	ldr	x0, [sp, #32]
  402b2c:	ldrb	w0, [x0]
  402b30:	and	x0, x0, #0xff
  402b34:	mov	x1, x0
  402b38:	mov	x0, x2
  402b3c:	bl	402030 <printf@plt>
  402b40:	b	402d08 <ferror@plt+0xc38>
  402b44:	ldr	x0, [sp, #32]
  402b48:	ldrh	w0, [x0]
  402b4c:	strh	w0, [sp, #90]
  402b50:	ldr	x0, [sp, #40]
  402b54:	ldr	x0, [x0, #40]
  402b58:	ldrsh	w1, [sp, #90]
  402b5c:	sxth	x1, w1
  402b60:	bl	402030 <printf@plt>
  402b64:	b	402d08 <ferror@plt+0xc38>
  402b68:	ldr	x0, [sp, #32]
  402b6c:	ldr	w0, [x0]
  402b70:	str	w0, [sp, #84]
  402b74:	ldr	x0, [sp, #40]
  402b78:	ldr	x0, [x0, #40]
  402b7c:	ldr	w1, [sp, #84]
  402b80:	sxtw	x1, w1
  402b84:	bl	402030 <printf@plt>
  402b88:	b	402d08 <ferror@plt+0xc38>
  402b8c:	ldr	x0, [sp, #32]
  402b90:	ldr	x0, [x0]
  402b94:	str	x0, [sp, #72]
  402b98:	ldr	x0, [sp, #40]
  402b9c:	ldr	x0, [x0, #40]
  402ba0:	ldr	x1, [sp, #72]
  402ba4:	bl	402030 <printf@plt>
  402ba8:	b	402d08 <ferror@plt+0xc38>
  402bac:	ldr	x0, [sp, #40]
  402bb0:	ldr	x19, [x0, #40]
  402bb4:	bl	401ed0 <__ctype_b_loc@plt>
  402bb8:	ldr	x1, [x0]
  402bbc:	ldr	x0, [sp, #32]
  402bc0:	ldrb	w0, [x0]
  402bc4:	and	x0, x0, #0xff
  402bc8:	lsl	x0, x0, #1
  402bcc:	add	x0, x1, x0
  402bd0:	ldrh	w0, [x0]
  402bd4:	and	w0, w0, #0x4000
  402bd8:	cmp	w0, #0x0
  402bdc:	b.eq	402bec <ferror@plt+0xb1c>  // b.none
  402be0:	ldr	x0, [sp, #32]
  402be4:	ldrb	w0, [x0]
  402be8:	b	402bf0 <ferror@plt+0xb20>
  402bec:	mov	w0, #0x2e                  	// #46
  402bf0:	mov	w1, w0
  402bf4:	mov	x0, x19
  402bf8:	bl	402030 <printf@plt>
  402bfc:	b	402d08 <ferror@plt+0xc38>
  402c00:	ldr	x0, [sp, #40]
  402c04:	ldr	x0, [x0, #40]
  402c08:	ldr	x1, [sp, #32]
  402c0c:	bl	402030 <printf@plt>
  402c10:	b	402d08 <ferror@plt+0xc38>
  402c14:	ldr	x0, [sp, #40]
  402c18:	ldr	x0, [x0, #40]
  402c1c:	mov	x1, x0
  402c20:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  402c24:	add	x0, x0, #0x2e8
  402c28:	bl	402030 <printf@plt>
  402c2c:	b	402d08 <ferror@plt+0xc38>
  402c30:	ldr	x1, [sp, #32]
  402c34:	ldr	x0, [sp, #40]
  402c38:	bl	40253c <ferror@plt+0x46c>
  402c3c:	b	402d08 <ferror@plt+0xc38>
  402c40:	ldr	x0, [sp, #40]
  402c44:	ldr	w0, [x0, #20]
  402c48:	cmp	w0, #0x8
  402c4c:	b.eq	402ce8 <ferror@plt+0xc18>  // b.none
  402c50:	cmp	w0, #0x8
  402c54:	b.gt	402d08 <ferror@plt+0xc38>
  402c58:	cmp	w0, #0x4
  402c5c:	b.eq	402cc4 <ferror@plt+0xbf4>  // b.none
  402c60:	cmp	w0, #0x4
  402c64:	b.gt	402d08 <ferror@plt+0xc38>
  402c68:	cmp	w0, #0x1
  402c6c:	b.eq	402c7c <ferror@plt+0xbac>  // b.none
  402c70:	cmp	w0, #0x2
  402c74:	b.eq	402ca0 <ferror@plt+0xbd0>  // b.none
  402c78:	b	402d08 <ferror@plt+0xc38>
  402c7c:	ldr	x0, [sp, #40]
  402c80:	ldr	x2, [x0, #40]
  402c84:	ldr	x0, [sp, #32]
  402c88:	ldrb	w0, [x0]
  402c8c:	and	x0, x0, #0xff
  402c90:	mov	x1, x0
  402c94:	mov	x0, x2
  402c98:	bl	402030 <printf@plt>
  402c9c:	b	402d08 <ferror@plt+0xc38>
  402ca0:	ldr	x0, [sp, #32]
  402ca4:	ldrh	w0, [x0]
  402ca8:	strh	w0, [sp, #70]
  402cac:	ldr	x0, [sp, #40]
  402cb0:	ldr	x0, [x0, #40]
  402cb4:	ldrh	w1, [sp, #70]
  402cb8:	and	x1, x1, #0xffff
  402cbc:	bl	402030 <printf@plt>
  402cc0:	b	402d08 <ferror@plt+0xc38>
  402cc4:	ldr	x0, [sp, #32]
  402cc8:	ldr	w0, [x0]
  402ccc:	str	w0, [sp, #64]
  402cd0:	ldr	x0, [sp, #40]
  402cd4:	ldr	x0, [x0, #40]
  402cd8:	ldr	w1, [sp, #64]
  402cdc:	mov	w1, w1
  402ce0:	bl	402030 <printf@plt>
  402ce4:	b	402d08 <ferror@plt+0xc38>
  402ce8:	ldr	x0, [sp, #32]
  402cec:	ldr	x0, [x0]
  402cf0:	str	x0, [sp, #56]
  402cf4:	ldr	x0, [sp, #40]
  402cf8:	ldr	x0, [x0, #40]
  402cfc:	ldr	x1, [sp, #56]
  402d00:	bl	402030 <printf@plt>
  402d04:	nop
  402d08:	ldr	x0, [sp, #104]
  402d0c:	cmp	x0, #0x0
  402d10:	b.eq	402d18 <ferror@plt+0xc48>  // b.none
  402d14:	bl	402704 <ferror@plt+0x634>
  402d18:	nop
  402d1c:	ldr	x19, [sp, #16]
  402d20:	ldp	x29, x30, [sp], #112
  402d24:	ret
  402d28:	stp	x29, x30, [sp, #-48]!
  402d2c:	mov	x29, sp
  402d30:	str	x0, [sp, #24]
  402d34:	ldr	x0, [sp, #24]
  402d38:	mov	w1, #0x2                   	// #2
  402d3c:	str	w1, [x0, #16]
  402d40:	ldr	x0, [sp, #24]
  402d44:	ldr	x0, [x0, #24]
  402d48:	mov	w1, #0x73                  	// #115
  402d4c:	strb	w1, [x0]
  402d50:	ldr	x0, [sp, #24]
  402d54:	ldr	x0, [x0, #24]
  402d58:	add	x0, x0, #0x1
  402d5c:	strb	wzr, [x0]
  402d60:	ldr	x0, [sp, #24]
  402d64:	ldr	x0, [x0, #40]
  402d68:	str	x0, [sp, #40]
  402d6c:	b	402d7c <ferror@plt+0xcac>
  402d70:	ldr	x0, [sp, #40]
  402d74:	add	x0, x0, #0x1
  402d78:	str	x0, [sp, #40]
  402d7c:	ldr	x0, [sp, #40]
  402d80:	ldrsb	w0, [x0]
  402d84:	cmp	w0, #0x25
  402d88:	b.ne	402d70 <ferror@plt+0xca0>  // b.any
  402d8c:	ldr	x0, [sp, #40]
  402d90:	add	x0, x0, #0x1
  402d94:	str	x0, [sp, #40]
  402d98:	ldr	x0, [sp, #40]
  402d9c:	str	x0, [sp, #32]
  402da0:	b	402db0 <ferror@plt+0xce0>
  402da4:	ldr	x0, [sp, #40]
  402da8:	add	x0, x0, #0x1
  402dac:	str	x0, [sp, #40]
  402db0:	ldr	x0, [sp, #40]
  402db4:	ldrsb	w0, [x0]
  402db8:	cmp	w0, #0x0
  402dbc:	b.eq	402de8 <ferror@plt+0xd18>  // b.none
  402dc0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402dc4:	add	x0, x0, #0x3c8
  402dc8:	ldr	x2, [x0]
  402dcc:	ldr	x0, [sp, #40]
  402dd0:	ldrsb	w0, [x0]
  402dd4:	mov	w1, w0
  402dd8:	mov	x0, x2
  402ddc:	bl	401f70 <strchr@plt>
  402de0:	cmp	x0, #0x0
  402de4:	b.ne	402da4 <ferror@plt+0xcd4>  // b.any
  402de8:	nop
  402dec:	ldr	x1, [sp, #40]
  402df0:	add	x0, x1, #0x1
  402df4:	str	x0, [sp, #40]
  402df8:	ldr	x0, [sp, #32]
  402dfc:	add	x2, x0, #0x1
  402e00:	str	x2, [sp, #32]
  402e04:	ldrsb	w1, [x1]
  402e08:	strb	w1, [x0]
  402e0c:	ldrsb	w0, [x0]
  402e10:	cmp	w0, #0x0
  402e14:	b.ne	402dec <ferror@plt+0xd1c>  // b.any
  402e18:	nop
  402e1c:	nop
  402e20:	ldp	x29, x30, [sp], #48
  402e24:	ret
  402e28:	stp	x29, x30, [sp, #-176]!
  402e2c:	mov	x29, sp
  402e30:	stp	x19, x20, [sp, #16]
  402e34:	stp	x21, x22, [sp, #32]
  402e38:	stp	x23, x24, [sp, #48]
  402e3c:	str	x0, [sp, #72]
  402e40:	strb	wzr, [sp, #143]
  402e44:	b	403014 <ferror@plt+0xf44>
  402e48:	ldr	x23, [sp, #72]
  402e4c:	str	x20, [sp, #120]
  402e50:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402e54:	add	x0, x0, #0x450
  402e58:	ldr	x0, [x0]
  402e5c:	str	x0, [sp, #112]
  402e60:	ldr	x0, [x23]
  402e64:	str	x0, [sp, #168]
  402e68:	b	403008 <ferror@plt+0xf38>
  402e6c:	ldr	x0, [sp, #168]
  402e70:	str	x0, [sp, #104]
  402e74:	ldr	x0, [sp, #104]
  402e78:	mov	x24, x0
  402e7c:	ldr	x0, [x24, #16]
  402e80:	str	x0, [sp, #160]
  402e84:	b	402fd0 <ferror@plt+0xf00>
  402e88:	ldr	x0, [sp, #160]
  402e8c:	str	x0, [sp, #96]
  402e90:	ldr	x0, [sp, #96]
  402e94:	mov	x22, x0
  402e98:	ldr	w0, [x22, #32]
  402e9c:	and	w0, w0, #0x1
  402ea0:	cmp	w0, #0x0
  402ea4:	b.ne	402fe4 <ferror@plt+0xf14>  // b.any
  402ea8:	ldr	w21, [x22, #36]
  402eac:	b	402fbc <ferror@plt+0xeec>
  402eb0:	ldr	x0, [x22, #16]
  402eb4:	str	x0, [sp, #152]
  402eb8:	b	402fa8 <ferror@plt+0xed8>
  402ebc:	ldr	x0, [sp, #152]
  402ec0:	str	x0, [sp, #88]
  402ec4:	ldr	x0, [sp, #88]
  402ec8:	mov	x19, x0
  402ecc:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402ed0:	add	x0, x0, #0x458
  402ed4:	ldr	x0, [x0]
  402ed8:	cmp	x0, #0x0
  402edc:	b.eq	402f1c <ferror@plt+0xe4c>  // b.none
  402ee0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402ee4:	add	x0, x0, #0x450
  402ee8:	ldr	x1, [x0]
  402eec:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402ef0:	add	x0, x0, #0x458
  402ef4:	ldr	x0, [x0]
  402ef8:	cmp	x1, x0
  402efc:	b.lt	402f1c <ferror@plt+0xe4c>  // b.tstop
  402f00:	ldr	w1, [x19, #16]
  402f04:	mov	w0, #0x402                 	// #1026
  402f08:	and	w0, w1, w0
  402f0c:	cmp	w0, #0x0
  402f10:	b.ne	402f1c <ferror@plt+0xe4c>  // b.any
  402f14:	mov	x0, x19
  402f18:	bl	402d28 <ferror@plt+0xc58>
  402f1c:	cmp	w21, #0x1
  402f20:	b.ne	402f60 <ferror@plt+0xe90>  // b.any
  402f24:	ldr	x0, [x19, #48]
  402f28:	cmp	x0, #0x0
  402f2c:	b.eq	402f60 <ferror@plt+0xe90>  // b.none
  402f30:	ldr	x0, [x19, #48]
  402f34:	ldrsb	w0, [x0]
  402f38:	strb	w0, [sp, #143]
  402f3c:	ldr	x0, [x19, #48]
  402f40:	strb	wzr, [x0]
  402f44:	mov	x1, x20
  402f48:	mov	x0, x19
  402f4c:	bl	402910 <ferror@plt+0x840>
  402f50:	ldr	x0, [x19, #48]
  402f54:	ldrsb	w1, [sp, #143]
  402f58:	strb	w1, [x0]
  402f5c:	b	402f6c <ferror@plt+0xe9c>
  402f60:	mov	x1, x20
  402f64:	mov	x0, x19
  402f68:	bl	402910 <ferror@plt+0x840>
  402f6c:	ldr	w0, [x19, #20]
  402f70:	sxtw	x1, w0
  402f74:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402f78:	add	x0, x0, #0x450
  402f7c:	ldr	x0, [x0]
  402f80:	add	x1, x1, x0
  402f84:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402f88:	add	x0, x0, #0x450
  402f8c:	str	x1, [x0]
  402f90:	ldr	w0, [x19, #20]
  402f94:	sxtw	x0, w0
  402f98:	add	x20, x20, x0
  402f9c:	ldr	x0, [sp, #152]
  402fa0:	ldr	x0, [x0]
  402fa4:	str	x0, [sp, #152]
  402fa8:	add	x0, x22, #0x10
  402fac:	ldr	x1, [sp, #152]
  402fb0:	cmp	x1, x0
  402fb4:	b.ne	402ebc <ferror@plt+0xdec>  // b.any
  402fb8:	sub	w21, w21, #0x1
  402fbc:	cmp	w21, #0x0
  402fc0:	b.ne	402eb0 <ferror@plt+0xde0>  // b.any
  402fc4:	ldr	x0, [sp, #160]
  402fc8:	ldr	x0, [x0]
  402fcc:	str	x0, [sp, #160]
  402fd0:	add	x0, x24, #0x10
  402fd4:	ldr	x1, [sp, #160]
  402fd8:	cmp	x1, x0
  402fdc:	b.ne	402e88 <ferror@plt+0xdb8>  // b.any
  402fe0:	b	402fe8 <ferror@plt+0xf18>
  402fe4:	nop
  402fe8:	ldr	x20, [sp, #120]
  402fec:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  402ff0:	add	x0, x0, #0x450
  402ff4:	ldr	x1, [sp, #112]
  402ff8:	str	x1, [x0]
  402ffc:	ldr	x0, [sp, #168]
  403000:	ldr	x0, [x0]
  403004:	str	x0, [sp, #168]
  403008:	ldr	x0, [sp, #168]
  40300c:	cmp	x0, x23
  403010:	b.ne	402e6c <ferror@plt+0xd9c>  // b.any
  403014:	ldr	x0, [sp, #72]
  403018:	bl	403190 <ferror@plt+0x10c0>
  40301c:	mov	x20, x0
  403020:	cmp	x20, #0x0
  403024:	b.ne	402e48 <ferror@plt+0xd78>  // b.any
  403028:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40302c:	add	x0, x0, #0x480
  403030:	ldr	x0, [x0]
  403034:	cmp	x0, #0x0
  403038:	b.eq	40317c <ferror@plt+0x10ac>  // b.none
  40303c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403040:	add	x0, x0, #0x458
  403044:	ldr	x0, [x0]
  403048:	cmp	x0, #0x0
  40304c:	b.ne	40307c <ferror@plt+0xfac>  // b.any
  403050:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403054:	add	x0, x0, #0x450
  403058:	ldr	x0, [x0]
  40305c:	cmp	x0, #0x0
  403060:	b.eq	403178 <ferror@plt+0x10a8>  // b.none
  403064:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403068:	add	x0, x0, #0x450
  40306c:	ldr	x1, [x0]
  403070:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403074:	add	x0, x0, #0x458
  403078:	str	x1, [x0]
  40307c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403080:	add	x0, x0, #0x480
  403084:	ldr	x0, [x0]
  403088:	ldr	x0, [x0, #16]
  40308c:	str	x0, [sp, #168]
  403090:	b	403158 <ferror@plt+0x1088>
  403094:	str	xzr, [sp, #144]
  403098:	ldr	x0, [sp, #168]
  40309c:	str	x0, [sp, #128]
  4030a0:	ldr	x0, [sp, #128]
  4030a4:	mov	x19, x0
  4030a8:	bl	40ada0 <ferror@plt+0x8cd0>
  4030ac:	cmp	w0, #0x0
  4030b0:	b.eq	4030ec <ferror@plt+0x101c>  // b.none
  4030b4:	ldr	x0, [x19, #32]
  4030b8:	cmp	x0, #0x0
  4030bc:	b.eq	4030ec <ferror@plt+0x101c>  // b.none
  4030c0:	ldr	w0, [x19, #20]
  4030c4:	mov	w2, w0
  4030c8:	mov	x1, x20
  4030cc:	mov	x0, x19
  4030d0:	bl	402728 <ferror@plt+0x658>
  4030d4:	str	x0, [sp, #144]
  4030d8:	ldr	x0, [sp, #144]
  4030dc:	cmp	x0, #0x0
  4030e0:	b.eq	4030ec <ferror@plt+0x101c>  // b.none
  4030e4:	ldr	x0, [sp, #144]
  4030e8:	bl	4026d4 <ferror@plt+0x604>
  4030ec:	ldr	w0, [x19, #16]
  4030f0:	cmp	w0, #0x1
  4030f4:	b.eq	403104 <ferror@plt+0x1034>  // b.none
  4030f8:	cmp	w0, #0x400
  4030fc:	b.eq	403124 <ferror@plt+0x1054>  // b.none
  403100:	b	40313c <ferror@plt+0x106c>
  403104:	ldr	x2, [x19, #40]
  403108:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40310c:	add	x0, x0, #0x458
  403110:	ldr	x0, [x0]
  403114:	mov	x1, x0
  403118:	mov	x0, x2
  40311c:	bl	402030 <printf@plt>
  403120:	b	40313c <ferror@plt+0x106c>
  403124:	ldr	x0, [x19, #40]
  403128:	mov	x1, x0
  40312c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403130:	add	x0, x0, #0x2e8
  403134:	bl	402030 <printf@plt>
  403138:	nop
  40313c:	ldr	x0, [sp, #144]
  403140:	cmp	x0, #0x0
  403144:	b.eq	40314c <ferror@plt+0x107c>  // b.none
  403148:	bl	402704 <ferror@plt+0x634>
  40314c:	ldr	x0, [sp, #168]
  403150:	ldr	x0, [x0]
  403154:	str	x0, [sp, #168]
  403158:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40315c:	add	x0, x0, #0x480
  403160:	ldr	x0, [x0]
  403164:	add	x0, x0, #0x10
  403168:	ldr	x1, [sp, #168]
  40316c:	cmp	x1, x0
  403170:	b.ne	403094 <ferror@plt+0xfc4>  // b.any
  403174:	b	40317c <ferror@plt+0x10ac>
  403178:	nop
  40317c:	ldp	x19, x20, [sp, #16]
  403180:	ldp	x21, x22, [sp, #32]
  403184:	ldp	x23, x24, [sp, #48]
  403188:	ldp	x29, x30, [sp], #176
  40318c:	ret
  403190:	stp	x29, x30, [sp, #-80]!
  403194:	mov	x29, sp
  403198:	str	x0, [sp, #24]
  40319c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4031a0:	add	x0, x0, #0x468
  4031a4:	ldr	x0, [x0]
  4031a8:	cmp	x0, #0x0
  4031ac:	b.ne	4031fc <ferror@plt+0x112c>  // b.any
  4031b0:	ldr	x0, [sp, #24]
  4031b4:	ldr	x0, [x0, #16]
  4031b8:	mov	x1, x0
  4031bc:	mov	x0, #0x1                   	// #1
  4031c0:	bl	402670 <ferror@plt+0x5a0>
  4031c4:	mov	x1, x0
  4031c8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4031cc:	add	x0, x0, #0x468
  4031d0:	str	x1, [x0]
  4031d4:	ldr	x0, [sp, #24]
  4031d8:	ldr	x0, [x0, #16]
  4031dc:	mov	x1, x0
  4031e0:	mov	x0, #0x1                   	// #1
  4031e4:	bl	402670 <ferror@plt+0x5a0>
  4031e8:	mov	x1, x0
  4031ec:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4031f0:	add	x0, x0, #0x470
  4031f4:	str	x1, [x0]
  4031f8:	b	403258 <ferror@plt+0x1188>
  4031fc:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403200:	add	x0, x0, #0x468
  403204:	ldr	x0, [x0]
  403208:	str	x0, [sp, #56]
  40320c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403210:	add	x0, x0, #0x470
  403214:	ldr	x1, [x0]
  403218:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40321c:	add	x0, x0, #0x468
  403220:	str	x1, [x0]
  403224:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403228:	add	x0, x0, #0x470
  40322c:	ldr	x1, [sp, #56]
  403230:	str	x1, [x0]
  403234:	ldr	x0, [sp, #24]
  403238:	ldr	x1, [x0, #16]
  40323c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403240:	add	x0, x0, #0x450
  403244:	ldr	x0, [x0]
  403248:	add	x1, x1, x0
  40324c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403250:	add	x0, x0, #0x450
  403254:	str	x1, [x0]
  403258:	ldr	x0, [sp, #24]
  40325c:	ldr	x0, [x0, #16]
  403260:	str	x0, [sp, #72]
  403264:	str	xzr, [sp, #64]
  403268:	ldr	x0, [sp, #24]
  40326c:	ldr	x0, [x0, #32]
  403270:	cmp	x0, #0x0
  403274:	b.eq	4032a0 <ferror@plt+0x11d0>  // b.none
  403278:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40327c:	add	x0, x0, #0x3d0
  403280:	ldr	w0, [x0]
  403284:	cmp	w0, #0x0
  403288:	b.eq	40338c <ferror@plt+0x12bc>  // b.none
  40328c:	ldr	x1, [sp, #24]
  403290:	mov	x0, #0x0                   	// #0
  403294:	bl	403630 <ferror@plt+0x1560>
  403298:	cmp	w0, #0x0
  40329c:	b.ne	40338c <ferror@plt+0x12bc>  // b.any
  4032a0:	ldr	x0, [sp, #24]
  4032a4:	ldr	x0, [x0, #16]
  4032a8:	ldr	x1, [sp, #72]
  4032ac:	cmp	x1, x0
  4032b0:	b.eq	4035f8 <ferror@plt+0x1528>  // b.none
  4032b4:	ldr	x0, [sp, #72]
  4032b8:	cmp	x0, #0x0
  4032bc:	b.ne	40332c <ferror@plt+0x125c>  // b.any
  4032c0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4032c4:	add	x0, x0, #0x3c0
  4032c8:	ldr	w0, [x0]
  4032cc:	cmp	w0, #0x0
  4032d0:	b.eq	40332c <ferror@plt+0x125c>  // b.none
  4032d4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4032d8:	add	x0, x0, #0x468
  4032dc:	ldr	x3, [x0]
  4032e0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4032e4:	add	x0, x0, #0x470
  4032e8:	ldr	x0, [x0]
  4032ec:	ldr	x1, [sp, #64]
  4032f0:	mov	x2, x1
  4032f4:	mov	x1, x0
  4032f8:	mov	x0, x3
  4032fc:	bl	401e80 <memcmp@plt>
  403300:	cmp	w0, #0x0
  403304:	b.ne	40332c <ferror@plt+0x125c>  // b.any
  403308:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40330c:	add	x0, x0, #0x3c0
  403310:	ldr	w0, [x0]
  403314:	cmp	w0, #0x1
  403318:	b.eq	403600 <ferror@plt+0x1530>  // b.none
  40331c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403320:	add	x0, x0, #0x2f0
  403324:	bl	401e70 <puts@plt>
  403328:	b	403600 <ferror@plt+0x1530>
  40332c:	ldr	x0, [sp, #72]
  403330:	cmp	x0, #0x0
  403334:	b.le	40335c <ferror@plt+0x128c>
  403338:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40333c:	add	x0, x0, #0x468
  403340:	ldr	x1, [x0]
  403344:	ldr	x0, [sp, #64]
  403348:	add	x0, x1, x0
  40334c:	ldr	x1, [sp, #72]
  403350:	mov	x2, x1
  403354:	mov	w1, #0x0                   	// #0
  403358:	bl	401d80 <memset@plt>
  40335c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403360:	add	x0, x0, #0x450
  403364:	ldr	x1, [x0]
  403368:	ldr	x0, [sp, #64]
  40336c:	add	x1, x1, x0
  403370:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403374:	add	x0, x0, #0x458
  403378:	str	x1, [x0]
  40337c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403380:	add	x0, x0, #0x468
  403384:	ldr	x0, [x0]
  403388:	b	403628 <ferror@plt+0x1558>
  40338c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403390:	add	x0, x0, #0x438
  403394:	ldr	x0, [x0]
  403398:	bl	401cc0 <fileno@plt>
  40339c:	cmn	w0, #0x1
  4033a0:	b.ne	4033b8 <ferror@plt+0x12e8>  // b.any
  4033a4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4033a8:	add	x0, x0, #0x2f8
  4033ac:	bl	402080 <gettext@plt>
  4033b0:	bl	401fb0 <warnx@plt>
  4033b4:	b	403604 <ferror@plt+0x1534>
  4033b8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4033bc:	add	x0, x0, #0x468
  4033c0:	ldr	x1, [x0]
  4033c4:	ldr	x0, [sp, #64]
  4033c8:	add	x4, x1, x0
  4033cc:	ldr	x0, [sp, #24]
  4033d0:	ldr	x0, [x0, #32]
  4033d4:	cmn	x0, #0x1
  4033d8:	b.eq	403404 <ferror@plt+0x1334>  // b.none
  4033dc:	ldr	x0, [sp, #24]
  4033e0:	ldr	x0, [x0, #32]
  4033e4:	str	x0, [sp, #40]
  4033e8:	ldr	x0, [sp, #72]
  4033ec:	str	x0, [sp, #32]
  4033f0:	ldr	x1, [sp, #32]
  4033f4:	ldr	x0, [sp, #40]
  4033f8:	cmp	x1, x0
  4033fc:	csel	x0, x1, x0, le
  403400:	b	403408 <ferror@plt+0x1338>
  403404:	ldr	x0, [sp, #72]
  403408:	adrp	x1, 41e000 <ferror@plt+0x1bf30>
  40340c:	add	x1, x1, #0x438
  403410:	ldr	x1, [x1]
  403414:	mov	x3, x1
  403418:	mov	x2, x0
  40341c:	mov	x1, #0x1                   	// #1
  403420:	mov	x0, x4
  403424:	bl	401ef0 <fread@plt>
  403428:	str	x0, [sp, #48]
  40342c:	ldr	x0, [sp, #48]
  403430:	cmp	x0, #0x0
  403434:	b.ne	403488 <ferror@plt+0x13b8>  // b.any
  403438:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40343c:	add	x0, x0, #0x438
  403440:	ldr	x0, [x0]
  403444:	bl	4020d0 <ferror@plt>
  403448:	cmp	w0, #0x0
  40344c:	b.eq	403474 <ferror@plt+0x13a4>  // b.none
  403450:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403454:	add	x0, x0, #0x460
  403458:	ldr	x0, [x0]
  40345c:	sub	x0, x0, #0x8
  403460:	ldr	x0, [x0]
  403464:	mov	x1, x0
  403468:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40346c:	add	x0, x0, #0x2e8
  403470:	bl	401ec0 <warn@plt>
  403474:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403478:	add	x0, x0, #0x3d0
  40347c:	mov	w1, #0x1                   	// #1
  403480:	str	w1, [x0]
  403484:	b	4035f4 <ferror@plt+0x1524>
  403488:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40348c:	add	x0, x0, #0x3d0
  403490:	str	wzr, [x0]
  403494:	ldr	x0, [sp, #24]
  403498:	ldr	x0, [x0, #32]
  40349c:	cmn	x0, #0x1
  4034a0:	b.eq	4034bc <ferror@plt+0x13ec>  // b.none
  4034a4:	ldr	x0, [sp, #24]
  4034a8:	ldr	x1, [x0, #32]
  4034ac:	ldr	x0, [sp, #48]
  4034b0:	sub	x1, x1, x0
  4034b4:	ldr	x0, [sp, #24]
  4034b8:	str	x1, [x0, #32]
  4034bc:	ldr	x1, [sp, #72]
  4034c0:	ldr	x0, [sp, #48]
  4034c4:	sub	x0, x1, x0
  4034c8:	str	x0, [sp, #72]
  4034cc:	ldr	x0, [sp, #72]
  4034d0:	cmp	x0, #0x0
  4034d4:	b.ne	4035e4 <ferror@plt+0x1514>  // b.any
  4034d8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4034dc:	add	x0, x0, #0x3c0
  4034e0:	ldr	w0, [x0]
  4034e4:	cmp	w0, #0x0
  4034e8:	b.eq	403534 <ferror@plt+0x1464>  // b.none
  4034ec:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4034f0:	add	x0, x0, #0x3c0
  4034f4:	ldr	w0, [x0]
  4034f8:	cmp	w0, #0x2
  4034fc:	b.eq	403534 <ferror@plt+0x1464>  // b.none
  403500:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403504:	add	x0, x0, #0x468
  403508:	ldr	x3, [x0]
  40350c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403510:	add	x0, x0, #0x470
  403514:	ldr	x1, [x0]
  403518:	ldr	x0, [sp, #24]
  40351c:	ldr	x0, [x0, #16]
  403520:	mov	x2, x0
  403524:	mov	x0, x3
  403528:	bl	401e80 <memcmp@plt>
  40352c:	cmp	w0, #0x0
  403530:	b.eq	40357c <ferror@plt+0x14ac>  // b.none
  403534:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403538:	add	x0, x0, #0x3c0
  40353c:	ldr	w0, [x0]
  403540:	cmp	w0, #0x1
  403544:	b.eq	40355c <ferror@plt+0x148c>  // b.none
  403548:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40354c:	add	x0, x0, #0x3c0
  403550:	ldr	w0, [x0]
  403554:	cmp	w0, #0x2
  403558:	b.ne	40356c <ferror@plt+0x149c>  // b.any
  40355c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403560:	add	x0, x0, #0x3c0
  403564:	mov	w1, #0x3                   	// #3
  403568:	str	w1, [x0]
  40356c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403570:	add	x0, x0, #0x468
  403574:	ldr	x0, [x0]
  403578:	b	403628 <ferror@plt+0x1558>
  40357c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403580:	add	x0, x0, #0x3c0
  403584:	ldr	w0, [x0]
  403588:	cmp	w0, #0x3
  40358c:	b.ne	40359c <ferror@plt+0x14cc>  // b.any
  403590:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403594:	add	x0, x0, #0x2f0
  403598:	bl	401e70 <puts@plt>
  40359c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4035a0:	add	x0, x0, #0x3c0
  4035a4:	mov	w1, #0x1                   	// #1
  4035a8:	str	w1, [x0]
  4035ac:	ldr	x0, [sp, #24]
  4035b0:	ldr	x1, [x0, #16]
  4035b4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4035b8:	add	x0, x0, #0x450
  4035bc:	ldr	x0, [x0]
  4035c0:	add	x1, x1, x0
  4035c4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4035c8:	add	x0, x0, #0x450
  4035cc:	str	x1, [x0]
  4035d0:	ldr	x0, [sp, #24]
  4035d4:	ldr	x0, [x0, #16]
  4035d8:	str	x0, [sp, #72]
  4035dc:	str	xzr, [sp, #64]
  4035e0:	b	403268 <ferror@plt+0x1198>
  4035e4:	ldr	x1, [sp, #64]
  4035e8:	ldr	x0, [sp, #48]
  4035ec:	add	x0, x1, x0
  4035f0:	str	x0, [sp, #64]
  4035f4:	b	403268 <ferror@plt+0x1198>
  4035f8:	nop
  4035fc:	b	403604 <ferror@plt+0x1534>
  403600:	nop
  403604:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403608:	add	x0, x0, #0x468
  40360c:	ldr	x0, [x0]
  403610:	bl	401f10 <free@plt>
  403614:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403618:	add	x0, x0, #0x470
  40361c:	ldr	x0, [x0]
  403620:	bl	401f10 <free@plt>
  403624:	mov	x0, #0x0                   	// #0
  403628:	ldp	x29, x30, [sp], #80
  40362c:	ret
  403630:	stp	x29, x30, [sp, #-48]!
  403634:	mov	x29, sp
  403638:	str	x0, [sp, #24]
  40363c:	str	x1, [sp, #16]
  403640:	ldr	x0, [sp, #24]
  403644:	cmp	x0, #0x0
  403648:	b.eq	403664 <ferror@plt+0x1594>  // b.none
  40364c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403650:	add	x0, x0, #0x460
  403654:	ldr	x1, [sp, #24]
  403658:	str	x1, [x0]
  40365c:	mov	w0, #0x1                   	// #1
  403660:	b	4037e8 <ferror@plt+0x1718>
  403664:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403668:	add	x0, x0, #0x460
  40366c:	ldr	x0, [x0]
  403670:	ldr	x0, [x0]
  403674:	cmp	x0, #0x0
  403678:	b.eq	403724 <ferror@plt+0x1654>  // b.none
  40367c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403680:	add	x0, x0, #0x460
  403684:	ldr	x0, [x0]
  403688:	ldr	x3, [x0]
  40368c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403690:	add	x0, x0, #0x438
  403694:	ldr	x0, [x0]
  403698:	mov	x2, x0
  40369c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4036a0:	add	x1, x0, #0x318
  4036a4:	mov	x0, x3
  4036a8:	bl	401f40 <freopen@plt>
  4036ac:	cmp	x0, #0x0
  4036b0:	b.ne	403700 <ferror@plt+0x1630>  // b.any
  4036b4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4036b8:	add	x0, x0, #0x460
  4036bc:	ldr	x0, [x0]
  4036c0:	ldr	x0, [x0]
  4036c4:	mov	x1, x0
  4036c8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4036cc:	add	x0, x0, #0x2e8
  4036d0:	bl	401ec0 <warn@plt>
  4036d4:	ldr	x0, [sp, #16]
  4036d8:	mov	w1, #0x1                   	// #1
  4036dc:	str	w1, [x0, #24]
  4036e0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4036e4:	add	x0, x0, #0x460
  4036e8:	ldr	x0, [x0]
  4036ec:	add	x1, x0, #0x8
  4036f0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4036f4:	add	x0, x0, #0x460
  4036f8:	str	x1, [x0]
  4036fc:	b	4037e4 <ferror@plt+0x1714>
  403700:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403704:	add	x0, x0, #0x478
  403708:	mov	w1, #0x1                   	// #1
  40370c:	str	w1, [x0]
  403710:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403714:	add	x0, x0, #0x478
  403718:	ldr	w0, [x0]
  40371c:	str	w0, [sp, #44]
  403720:	b	403754 <ferror@plt+0x1684>
  403724:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403728:	add	x0, x0, #0x478
  40372c:	ldr	w0, [x0]
  403730:	add	w2, w0, #0x1
  403734:	adrp	x1, 41e000 <ferror@plt+0x1bf30>
  403738:	add	x1, x1, #0x478
  40373c:	str	w2, [x1]
  403740:	cmp	w0, #0x0
  403744:	b.eq	403750 <ferror@plt+0x1680>  // b.none
  403748:	mov	w0, #0x0                   	// #0
  40374c:	b	4037e8 <ferror@plt+0x1718>
  403750:	str	wzr, [sp, #44]
  403754:	ldr	x0, [sp, #16]
  403758:	ldr	x0, [x0, #40]
  40375c:	cmp	x0, #0x0
  403760:	b.eq	403798 <ferror@plt+0x16c8>  // b.none
  403764:	ldr	w0, [sp, #44]
  403768:	cmp	w0, #0x0
  40376c:	b.eq	403784 <ferror@plt+0x16b4>  // b.none
  403770:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403774:	add	x0, x0, #0x460
  403778:	ldr	x0, [x0]
  40377c:	ldr	x0, [x0]
  403780:	b	40378c <ferror@plt+0x16bc>
  403784:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403788:	add	x0, x0, #0x320
  40378c:	ldr	x2, [sp, #16]
  403790:	ldr	w1, [sp, #44]
  403794:	bl	4037f0 <ferror@plt+0x1720>
  403798:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40379c:	add	x0, x0, #0x460
  4037a0:	ldr	x0, [x0]
  4037a4:	ldr	x0, [x0]
  4037a8:	cmp	x0, #0x0
  4037ac:	b.eq	4037cc <ferror@plt+0x16fc>  // b.none
  4037b0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4037b4:	add	x0, x0, #0x460
  4037b8:	ldr	x0, [x0]
  4037bc:	add	x1, x0, #0x8
  4037c0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4037c4:	add	x0, x0, #0x460
  4037c8:	str	x1, [x0]
  4037cc:	ldr	x0, [sp, #16]
  4037d0:	ldr	x0, [x0, #40]
  4037d4:	cmp	x0, #0x0
  4037d8:	b.ne	403664 <ferror@plt+0x1594>  // b.any
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	b	4037e8 <ferror@plt+0x1718>
  4037e4:	b	403664 <ferror@plt+0x1594>
  4037e8:	ldp	x29, x30, [sp], #48
  4037ec:	ret
  4037f0:	stp	x29, x30, [sp, #-176]!
  4037f4:	mov	x29, sp
  4037f8:	str	x0, [sp, #40]
  4037fc:	str	w1, [sp, #36]
  403800:	str	x2, [sp, #24]
  403804:	ldr	w0, [sp, #36]
  403808:	cmp	w0, #0x0
  40380c:	b.eq	4038b0 <ferror@plt+0x17e0>  // b.none
  403810:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403814:	add	x0, x0, #0x438
  403818:	ldr	x0, [x0]
  40381c:	bl	401cc0 <fileno@plt>
  403820:	mov	w2, w0
  403824:	add	x0, sp, #0x30
  403828:	mov	x1, x0
  40382c:	mov	w0, w2
  403830:	bl	40b120 <ferror@plt+0x9050>
  403834:	cmp	w0, #0x0
  403838:	b.eq	403850 <ferror@plt+0x1780>  // b.none
  40383c:	ldr	x2, [sp, #40]
  403840:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403844:	add	x1, x0, #0x2e8
  403848:	mov	w0, #0x1                   	// #1
  40384c:	bl	4020b0 <err@plt>
  403850:	ldr	w0, [sp, #64]
  403854:	and	w0, w0, #0xf000
  403858:	cmp	w0, #0x8, lsl #12
  40385c:	b.ne	4038b0 <ferror@plt+0x17e0>  // b.any
  403860:	ldr	x0, [sp, #24]
  403864:	ldr	x1, [x0, #40]
  403868:	ldr	x0, [sp, #96]
  40386c:	cmp	x1, x0
  403870:	b.le	4038b0 <ferror@plt+0x17e0>
  403874:	ldr	x0, [sp, #24]
  403878:	ldr	x1, [x0, #40]
  40387c:	ldr	x0, [sp, #96]
  403880:	sub	x1, x1, x0
  403884:	ldr	x0, [sp, #24]
  403888:	str	x1, [x0, #40]
  40388c:	ldr	x1, [sp, #96]
  403890:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403894:	add	x0, x0, #0x450
  403898:	ldr	x0, [x0]
  40389c:	add	x1, x1, x0
  4038a0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4038a4:	add	x0, x0, #0x450
  4038a8:	str	x1, [x0]
  4038ac:	b	40391c <ferror@plt+0x184c>
  4038b0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4038b4:	add	x0, x0, #0x438
  4038b8:	ldr	x3, [x0]
  4038bc:	ldr	x0, [sp, #24]
  4038c0:	ldr	x0, [x0, #40]
  4038c4:	mov	w2, #0x0                   	// #0
  4038c8:	mov	x1, x0
  4038cc:	mov	x0, x3
  4038d0:	bl	401e40 <fseek@plt>
  4038d4:	cmp	w0, #0x0
  4038d8:	b.eq	4038f0 <ferror@plt+0x1820>  // b.none
  4038dc:	ldr	x2, [sp, #40]
  4038e0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4038e4:	add	x1, x0, #0x2e8
  4038e8:	mov	w0, #0x1                   	// #1
  4038ec:	bl	4020b0 <err@plt>
  4038f0:	ldr	x0, [sp, #24]
  4038f4:	ldr	x1, [x0, #40]
  4038f8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4038fc:	add	x0, x0, #0x450
  403900:	ldr	x0, [x0]
  403904:	add	x1, x1, x0
  403908:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40390c:	add	x0, x0, #0x450
  403910:	str	x1, [x0]
  403914:	ldr	x0, [sp, #24]
  403918:	str	xzr, [x0, #40]
  40391c:	ldp	x29, x30, [sp], #176
  403920:	ret
  403924:	sub	sp, sp, #0x10
  403928:	str	x0, [sp, #8]
  40392c:	ldr	x0, [sp, #8]
  403930:	ldr	x0, [x0]
  403934:	ldr	x1, [sp, #8]
  403938:	cmp	x1, x0
  40393c:	cset	w0, eq  // eq = none
  403940:	and	w0, w0, #0xff
  403944:	add	sp, sp, #0x10
  403948:	ret
  40394c:	stp	x29, x30, [sp, #-48]!
  403950:	mov	x29, sp
  403954:	str	x0, [sp, #24]
  403958:	str	x1, [sp, #16]
  40395c:	ldr	x1, [sp, #16]
  403960:	ldr	x0, [sp, #24]
  403964:	bl	401d90 <calloc@plt>
  403968:	str	x0, [sp, #40]
  40396c:	ldr	x0, [sp, #40]
  403970:	cmp	x0, #0x0
  403974:	b.ne	4039a4 <ferror@plt+0x18d4>  // b.any
  403978:	ldr	x0, [sp, #16]
  40397c:	cmp	x0, #0x0
  403980:	b.eq	4039a4 <ferror@plt+0x18d4>  // b.none
  403984:	ldr	x0, [sp, #24]
  403988:	cmp	x0, #0x0
  40398c:	b.eq	4039a4 <ferror@plt+0x18d4>  // b.none
  403990:	ldr	x2, [sp, #16]
  403994:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403998:	add	x1, x0, #0x330
  40399c:	mov	w0, #0x1                   	// #1
  4039a0:	bl	4020b0 <err@plt>
  4039a4:	ldr	x0, [sp, #40]
  4039a8:	ldp	x29, x30, [sp], #48
  4039ac:	ret
  4039b0:	stp	x29, x30, [sp, #-48]!
  4039b4:	mov	x29, sp
  4039b8:	str	x0, [sp, #24]
  4039bc:	bl	402050 <__errno_location@plt>
  4039c0:	str	wzr, [x0]
  4039c4:	ldr	x0, [sp, #24]
  4039c8:	bl	4020d0 <ferror@plt>
  4039cc:	cmp	w0, #0x0
  4039d0:	b.ne	403a2c <ferror@plt+0x195c>  // b.any
  4039d4:	ldr	x0, [sp, #24]
  4039d8:	bl	401f90 <fflush@plt>
  4039dc:	cmp	w0, #0x0
  4039e0:	b.ne	403a2c <ferror@plt+0x195c>  // b.any
  4039e4:	ldr	x0, [sp, #24]
  4039e8:	bl	401cc0 <fileno@plt>
  4039ec:	str	w0, [sp, #44]
  4039f0:	ldr	w0, [sp, #44]
  4039f4:	cmp	w0, #0x0
  4039f8:	b.lt	403a34 <ferror@plt+0x1964>  // b.tstop
  4039fc:	ldr	w0, [sp, #44]
  403a00:	bl	401be0 <dup@plt>
  403a04:	str	w0, [sp, #44]
  403a08:	ldr	w0, [sp, #44]
  403a0c:	cmp	w0, #0x0
  403a10:	b.lt	403a34 <ferror@plt+0x1964>  // b.tstop
  403a14:	ldr	w0, [sp, #44]
  403a18:	bl	401e00 <close@plt>
  403a1c:	cmp	w0, #0x0
  403a20:	b.ne	403a34 <ferror@plt+0x1964>  // b.any
  403a24:	mov	w0, #0x0                   	// #0
  403a28:	b	403a54 <ferror@plt+0x1984>
  403a2c:	nop
  403a30:	b	403a38 <ferror@plt+0x1968>
  403a34:	nop
  403a38:	bl	402050 <__errno_location@plt>
  403a3c:	ldr	w0, [x0]
  403a40:	cmp	w0, #0x9
  403a44:	b.ne	403a50 <ferror@plt+0x1980>  // b.any
  403a48:	mov	w0, #0x0                   	// #0
  403a4c:	b	403a54 <ferror@plt+0x1984>
  403a50:	mov	w0, #0xffffffff            	// #-1
  403a54:	ldp	x29, x30, [sp], #48
  403a58:	ret
  403a5c:	stp	x29, x30, [sp, #-16]!
  403a60:	mov	x29, sp
  403a64:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403a68:	add	x0, x0, #0x430
  403a6c:	ldr	x0, [x0]
  403a70:	bl	4039b0 <ferror@plt+0x18e0>
  403a74:	cmp	w0, #0x0
  403a78:	b.eq	403ac8 <ferror@plt+0x19f8>  // b.none
  403a7c:	bl	402050 <__errno_location@plt>
  403a80:	ldr	w0, [x0]
  403a84:	cmp	w0, #0x20
  403a88:	b.eq	403ac8 <ferror@plt+0x19f8>  // b.none
  403a8c:	bl	402050 <__errno_location@plt>
  403a90:	ldr	w0, [x0]
  403a94:	cmp	w0, #0x0
  403a98:	b.eq	403ab0 <ferror@plt+0x19e0>  // b.none
  403a9c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403aa0:	add	x0, x0, #0x350
  403aa4:	bl	402080 <gettext@plt>
  403aa8:	bl	401ec0 <warn@plt>
  403aac:	b	403ac0 <ferror@plt+0x19f0>
  403ab0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403ab4:	add	x0, x0, #0x350
  403ab8:	bl	402080 <gettext@plt>
  403abc:	bl	401fb0 <warnx@plt>
  403ac0:	mov	w0, #0x1                   	// #1
  403ac4:	bl	401b90 <_exit@plt>
  403ac8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403acc:	add	x0, x0, #0x418
  403ad0:	ldr	x0, [x0]
  403ad4:	bl	4039b0 <ferror@plt+0x18e0>
  403ad8:	cmp	w0, #0x0
  403adc:	b.eq	403ae8 <ferror@plt+0x1a18>  // b.none
  403ae0:	mov	w0, #0x1                   	// #1
  403ae4:	bl	401b90 <_exit@plt>
  403ae8:	nop
  403aec:	ldp	x29, x30, [sp], #16
  403af0:	ret
  403af4:	stp	x29, x30, [sp, #-16]!
  403af8:	mov	x29, sp
  403afc:	adrp	x0, 403000 <ferror@plt+0xf30>
  403b00:	add	x0, x0, #0xa5c
  403b04:	bl	40b110 <ferror@plt+0x9040>
  403b08:	nop
  403b0c:	ldp	x29, x30, [sp], #16
  403b10:	ret
  403b14:	stp	x29, x30, [sp, #-96]!
  403b18:	mov	x29, sp
  403b1c:	str	x19, [sp, #16]
  403b20:	str	w0, [sp, #60]
  403b24:	str	x1, [sp, #48]
  403b28:	str	x2, [sp, #40]
  403b2c:	mov	w0, #0x3                   	// #3
  403b30:	str	w0, [sp, #92]
  403b34:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403b38:	add	x0, x0, #0x360
  403b3c:	str	x0, [sp, #80]
  403b40:	b	403eb4 <ferror@plt+0x1de4>
  403b44:	ldr	w0, [sp, #76]
  403b48:	cmp	w0, #0x78
  403b4c:	b.eq	403e20 <ferror@plt+0x1d50>  // b.none
  403b50:	ldr	w0, [sp, #76]
  403b54:	cmp	w0, #0x78
  403b58:	b.gt	403e78 <ferror@plt+0x1da8>
  403b5c:	ldr	w0, [sp, #76]
  403b60:	cmp	w0, #0x76
  403b64:	b.eq	403e10 <ferror@plt+0x1d40>  // b.none
  403b68:	ldr	w0, [sp, #76]
  403b6c:	cmp	w0, #0x76
  403b70:	b.gt	403e78 <ferror@plt+0x1da8>
  403b74:	ldr	w0, [sp, #76]
  403b78:	cmp	w0, #0x73
  403b7c:	b.eq	403ddc <ferror@plt+0x1d0c>  // b.none
  403b80:	ldr	w0, [sp, #76]
  403b84:	cmp	w0, #0x73
  403b88:	b.gt	403e78 <ferror@plt+0x1da8>
  403b8c:	ldr	w0, [sp, #76]
  403b90:	cmp	w0, #0x6f
  403b94:	b.eq	403dbc <ferror@plt+0x1cec>  // b.none
  403b98:	ldr	w0, [sp, #76]
  403b9c:	cmp	w0, #0x6f
  403ba0:	b.gt	403e78 <ferror@plt+0x1da8>
  403ba4:	ldr	w0, [sp, #76]
  403ba8:	cmp	w0, #0x6e
  403bac:	b.eq	403d88 <ferror@plt+0x1cb8>  // b.none
  403bb0:	ldr	w0, [sp, #76]
  403bb4:	cmp	w0, #0x6e
  403bb8:	b.gt	403e78 <ferror@plt+0x1da8>
  403bbc:	ldr	w0, [sp, #76]
  403bc0:	cmp	w0, #0x68
  403bc4:	b.eq	403e40 <ferror@plt+0x1d70>  // b.none
  403bc8:	ldr	w0, [sp, #76]
  403bcc:	cmp	w0, #0x68
  403bd0:	b.gt	403e78 <ferror@plt+0x1da8>
  403bd4:	ldr	w0, [sp, #76]
  403bd8:	cmp	w0, #0x66
  403bdc:	b.eq	403d2c <ferror@plt+0x1c5c>  // b.none
  403be0:	ldr	w0, [sp, #76]
  403be4:	cmp	w0, #0x66
  403be8:	b.gt	403e78 <ferror@plt+0x1da8>
  403bec:	ldr	w0, [sp, #76]
  403bf0:	cmp	w0, #0x65
  403bf4:	b.eq	403d14 <ferror@plt+0x1c44>  // b.none
  403bf8:	ldr	w0, [sp, #76]
  403bfc:	cmp	w0, #0x65
  403c00:	b.gt	403e78 <ferror@plt+0x1da8>
  403c04:	ldr	w0, [sp, #76]
  403c08:	cmp	w0, #0x64
  403c0c:	b.eq	403cf4 <ferror@plt+0x1c24>  // b.none
  403c10:	ldr	w0, [sp, #76]
  403c14:	cmp	w0, #0x64
  403c18:	b.gt	403e78 <ferror@plt+0x1da8>
  403c1c:	ldr	w0, [sp, #76]
  403c20:	cmp	w0, #0x63
  403c24:	b.eq	403ca0 <ferror@plt+0x1bd0>  // b.none
  403c28:	ldr	w0, [sp, #76]
  403c2c:	cmp	w0, #0x63
  403c30:	b.gt	403e78 <ferror@plt+0x1da8>
  403c34:	ldr	w0, [sp, #76]
  403c38:	cmp	w0, #0x62
  403c3c:	b.eq	403c80 <ferror@plt+0x1bb0>  // b.none
  403c40:	ldr	w0, [sp, #76]
  403c44:	cmp	w0, #0x62
  403c48:	b.gt	403e78 <ferror@plt+0x1da8>
  403c4c:	ldr	w0, [sp, #76]
  403c50:	cmp	w0, #0x56
  403c54:	b.eq	403e44 <ferror@plt+0x1d74>  // b.none
  403c58:	ldr	w0, [sp, #76]
  403c5c:	cmp	w0, #0x56
  403c60:	b.gt	403e78 <ferror@plt+0x1da8>
  403c64:	ldr	w0, [sp, #76]
  403c68:	cmp	w0, #0x43
  403c6c:	b.eq	403cc0 <ferror@plt+0x1bf0>  // b.none
  403c70:	ldr	w0, [sp, #76]
  403c74:	cmp	w0, #0x4c
  403c78:	b.eq	403d44 <ferror@plt+0x1c74>  // b.none
  403c7c:	b	403e78 <ferror@plt+0x1da8>
  403c80:	ldr	x1, [sp, #40]
  403c84:	ldr	x0, [sp, #80]
  403c88:	bl	40494c <ferror@plt+0x287c>
  403c8c:	ldr	x1, [sp, #40]
  403c90:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403c94:	add	x0, x0, #0x370
  403c98:	bl	40494c <ferror@plt+0x287c>
  403c9c:	b	403eb4 <ferror@plt+0x1de4>
  403ca0:	ldr	x1, [sp, #40]
  403ca4:	ldr	x0, [sp, #80]
  403ca8:	bl	40494c <ferror@plt+0x287c>
  403cac:	ldr	x1, [sp, #40]
  403cb0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403cb4:	add	x0, x0, #0x390
  403cb8:	bl	40494c <ferror@plt+0x287c>
  403cbc:	b	403eb4 <ferror@plt+0x1de4>
  403cc0:	ldr	x1, [sp, #40]
  403cc4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403cc8:	add	x0, x0, #0x3b0
  403ccc:	bl	40494c <ferror@plt+0x287c>
  403cd0:	ldr	x1, [sp, #40]
  403cd4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403cd8:	add	x0, x0, #0x3c0
  403cdc:	bl	40494c <ferror@plt+0x287c>
  403ce0:	ldr	x1, [sp, #40]
  403ce4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403ce8:	add	x0, x0, #0x3f0
  403cec:	bl	40494c <ferror@plt+0x287c>
  403cf0:	b	403eb4 <ferror@plt+0x1de4>
  403cf4:	ldr	x1, [sp, #40]
  403cf8:	ldr	x0, [sp, #80]
  403cfc:	bl	40494c <ferror@plt+0x287c>
  403d00:	ldr	x1, [sp, #40]
  403d04:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403d08:	add	x0, x0, #0x408
  403d0c:	bl	40494c <ferror@plt+0x287c>
  403d10:	b	403eb4 <ferror@plt+0x1de4>
  403d14:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403d18:	add	x0, x0, #0x420
  403d1c:	ldr	x0, [x0]
  403d20:	ldr	x1, [sp, #40]
  403d24:	bl	40494c <ferror@plt+0x287c>
  403d28:	b	403eb4 <ferror@plt+0x1de4>
  403d2c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403d30:	add	x0, x0, #0x420
  403d34:	ldr	x0, [x0]
  403d38:	ldr	x1, [sp, #40]
  403d3c:	bl	404844 <ferror@plt+0x2774>
  403d40:	b	403eb4 <ferror@plt+0x1de4>
  403d44:	str	wzr, [sp, #92]
  403d48:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403d4c:	add	x0, x0, #0x420
  403d50:	ldr	x0, [x0]
  403d54:	cmp	x0, #0x0
  403d58:	b.eq	403eb4 <ferror@plt+0x1de4>  // b.none
  403d5c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403d60:	add	x0, x0, #0x420
  403d64:	ldr	x19, [x0]
  403d68:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403d6c:	add	x0, x0, #0x428
  403d70:	bl	402080 <gettext@plt>
  403d74:	mov	x1, x0
  403d78:	mov	x0, x19
  403d7c:	bl	40b008 <ferror@plt+0x8f38>
  403d80:	str	w0, [sp, #92]
  403d84:	b	403eb4 <ferror@plt+0x1de4>
  403d88:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403d8c:	add	x0, x0, #0x420
  403d90:	ldr	x19, [x0]
  403d94:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403d98:	add	x0, x0, #0x440
  403d9c:	bl	402080 <gettext@plt>
  403da0:	mov	x1, x0
  403da4:	mov	x0, x19
  403da8:	bl	40747c <ferror@plt+0x53ac>
  403dac:	mov	x1, x0
  403db0:	ldr	x0, [sp, #40]
  403db4:	str	x1, [x0, #32]
  403db8:	b	403eb4 <ferror@plt+0x1de4>
  403dbc:	ldr	x1, [sp, #40]
  403dc0:	ldr	x0, [sp, #80]
  403dc4:	bl	40494c <ferror@plt+0x287c>
  403dc8:	ldr	x1, [sp, #40]
  403dcc:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403dd0:	add	x0, x0, #0x458
  403dd4:	bl	40494c <ferror@plt+0x287c>
  403dd8:	b	403eb4 <ferror@plt+0x1de4>
  403ddc:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403de0:	add	x0, x0, #0x420
  403de4:	ldr	x19, [x0]
  403de8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403dec:	add	x0, x0, #0x478
  403df0:	bl	402080 <gettext@plt>
  403df4:	mov	x1, x0
  403df8:	mov	x0, x19
  403dfc:	bl	40747c <ferror@plt+0x53ac>
  403e00:	mov	x1, x0
  403e04:	ldr	x0, [sp, #40]
  403e08:	str	x1, [x0, #40]
  403e0c:	b	403eb4 <ferror@plt+0x1de4>
  403e10:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403e14:	add	x0, x0, #0x3c0
  403e18:	str	wzr, [x0]
  403e1c:	b	403eb4 <ferror@plt+0x1de4>
  403e20:	ldr	x1, [sp, #40]
  403e24:	ldr	x0, [sp, #80]
  403e28:	bl	40494c <ferror@plt+0x287c>
  403e2c:	ldr	x1, [sp, #40]
  403e30:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403e34:	add	x0, x0, #0x490
  403e38:	bl	40494c <ferror@plt+0x287c>
  403e3c:	b	403eb4 <ferror@plt+0x1de4>
  403e40:	bl	403f38 <ferror@plt+0x1e68>
  403e44:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403e48:	add	x0, x0, #0x4b0
  403e4c:	bl	402080 <gettext@plt>
  403e50:	mov	x3, x0
  403e54:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403e58:	add	x0, x0, #0x440
  403e5c:	ldr	x1, [x0]
  403e60:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403e64:	add	x2, x0, #0x4c0
  403e68:	mov	x0, x3
  403e6c:	bl	402030 <printf@plt>
  403e70:	mov	w0, #0x0                   	// #0
  403e74:	bl	401bd0 <exit@plt>
  403e78:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403e7c:	add	x0, x0, #0x418
  403e80:	ldr	x19, [x0]
  403e84:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403e88:	add	x0, x0, #0x4d8
  403e8c:	bl	402080 <gettext@plt>
  403e90:	mov	x1, x0
  403e94:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403e98:	add	x0, x0, #0x440
  403e9c:	ldr	x0, [x0]
  403ea0:	mov	x2, x0
  403ea4:	mov	x0, x19
  403ea8:	bl	402090 <fprintf@plt>
  403eac:	mov	w0, #0x1                   	// #1
  403eb0:	bl	401bd0 <exit@plt>
  403eb4:	mov	x4, #0x0                   	// #0
  403eb8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403ebc:	add	x3, x0, #0xa80
  403ec0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403ec4:	add	x2, x0, #0x500
  403ec8:	ldr	x1, [sp, #48]
  403ecc:	ldr	w0, [sp, #60]
  403ed0:	bl	401ea0 <getopt_long@plt>
  403ed4:	str	w0, [sp, #76]
  403ed8:	ldr	w0, [sp, #76]
  403edc:	cmn	w0, #0x1
  403ee0:	b.ne	403b44 <ferror@plt+0x1a74>  // b.any
  403ee4:	ldr	x0, [sp, #40]
  403ee8:	bl	403924 <ferror@plt+0x1854>
  403eec:	cmp	w0, #0x0
  403ef0:	b.eq	403f10 <ferror@plt+0x1e40>  // b.none
  403ef4:	ldr	x1, [sp, #40]
  403ef8:	ldr	x0, [sp, #80]
  403efc:	bl	40494c <ferror@plt+0x287c>
  403f00:	ldr	x1, [sp, #40]
  403f04:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403f08:	add	x0, x0, #0x518
  403f0c:	bl	40494c <ferror@plt+0x287c>
  403f10:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403f14:	add	x1, x0, #0x538
  403f18:	ldr	w0, [sp, #92]
  403f1c:	bl	40abc4 <ferror@plt+0x8af4>
  403f20:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403f24:	add	x0, x0, #0x428
  403f28:	ldr	w0, [x0]
  403f2c:	ldr	x19, [sp, #16]
  403f30:	ldp	x29, x30, [sp], #96
  403f34:	ret
  403f38:	stp	x29, x30, [sp, #-48]!
  403f3c:	mov	x29, sp
  403f40:	str	x19, [sp, #16]
  403f44:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403f48:	add	x0, x0, #0x430
  403f4c:	ldr	x0, [x0]
  403f50:	str	x0, [sp, #40]
  403f54:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403f58:	add	x0, x0, #0x540
  403f5c:	bl	402080 <gettext@plt>
  403f60:	ldr	x1, [sp, #40]
  403f64:	bl	401bc0 <fputs@plt>
  403f68:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403f6c:	add	x0, x0, #0x550
  403f70:	bl	402080 <gettext@plt>
  403f74:	mov	x1, x0
  403f78:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  403f7c:	add	x0, x0, #0x440
  403f80:	ldr	x0, [x0]
  403f84:	mov	x2, x0
  403f88:	ldr	x0, [sp, #40]
  403f8c:	bl	402090 <fprintf@plt>
  403f90:	ldr	x1, [sp, #40]
  403f94:	mov	w0, #0xa                   	// #10
  403f98:	bl	401c70 <fputc@plt>
  403f9c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403fa0:	add	x0, x0, #0x570
  403fa4:	bl	402080 <gettext@plt>
  403fa8:	ldr	x1, [sp, #40]
  403fac:	bl	401bc0 <fputs@plt>
  403fb0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403fb4:	add	x0, x0, #0x5b8
  403fb8:	bl	402080 <gettext@plt>
  403fbc:	ldr	x1, [sp, #40]
  403fc0:	bl	401bc0 <fputs@plt>
  403fc4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403fc8:	add	x0, x0, #0x5c8
  403fcc:	bl	402080 <gettext@plt>
  403fd0:	ldr	x1, [sp, #40]
  403fd4:	bl	401bc0 <fputs@plt>
  403fd8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403fdc:	add	x0, x0, #0x600
  403fe0:	bl	402080 <gettext@plt>
  403fe4:	ldr	x1, [sp, #40]
  403fe8:	bl	401bc0 <fputs@plt>
  403fec:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  403ff0:	add	x0, x0, #0x638
  403ff4:	bl	402080 <gettext@plt>
  403ff8:	ldr	x1, [sp, #40]
  403ffc:	bl	401bc0 <fputs@plt>
  404000:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404004:	add	x0, x0, #0x670
  404008:	bl	402080 <gettext@plt>
  40400c:	ldr	x1, [sp, #40]
  404010:	bl	401bc0 <fputs@plt>
  404014:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404018:	add	x0, x0, #0x6a8
  40401c:	bl	402080 <gettext@plt>
  404020:	ldr	x1, [sp, #40]
  404024:	bl	401bc0 <fputs@plt>
  404028:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40402c:	add	x0, x0, #0x6e0
  404030:	bl	402080 <gettext@plt>
  404034:	ldr	x1, [sp, #40]
  404038:	bl	401bc0 <fputs@plt>
  40403c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404040:	add	x0, x0, #0x720
  404044:	bl	402080 <gettext@plt>
  404048:	ldr	x1, [sp, #40]
  40404c:	bl	401bc0 <fputs@plt>
  404050:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404054:	add	x0, x0, #0x768
  404058:	bl	402080 <gettext@plt>
  40405c:	mov	x2, x0
  404060:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404064:	add	x1, x0, #0x788
  404068:	ldr	x0, [sp, #40]
  40406c:	bl	402090 <fprintf@plt>
  404070:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404074:	add	x0, x0, #0x7b0
  404078:	bl	402080 <gettext@plt>
  40407c:	ldr	x1, [sp, #40]
  404080:	bl	401bc0 <fputs@plt>
  404084:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404088:	add	x0, x0, #0x800
  40408c:	bl	402080 <gettext@plt>
  404090:	ldr	x1, [sp, #40]
  404094:	bl	401bc0 <fputs@plt>
  404098:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40409c:	add	x0, x0, #0x840
  4040a0:	bl	402080 <gettext@plt>
  4040a4:	ldr	x1, [sp, #40]
  4040a8:	bl	401bc0 <fputs@plt>
  4040ac:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4040b0:	add	x0, x0, #0x888
  4040b4:	bl	402080 <gettext@plt>
  4040b8:	ldr	x1, [sp, #40]
  4040bc:	bl	401bc0 <fputs@plt>
  4040c0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4040c4:	add	x0, x0, #0x8d0
  4040c8:	bl	402080 <gettext@plt>
  4040cc:	ldr	x1, [sp, #40]
  4040d0:	bl	401bc0 <fputs@plt>
  4040d4:	ldr	x1, [sp, #40]
  4040d8:	mov	w0, #0xa                   	// #10
  4040dc:	bl	401c70 <fputc@plt>
  4040e0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4040e4:	add	x0, x0, #0x908
  4040e8:	bl	402080 <gettext@plt>
  4040ec:	mov	x19, x0
  4040f0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4040f4:	add	x0, x0, #0x920
  4040f8:	bl	402080 <gettext@plt>
  4040fc:	mov	x4, x0
  404100:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404104:	add	x3, x0, #0x930
  404108:	mov	x2, x19
  40410c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404110:	add	x1, x0, #0x940
  404114:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404118:	add	x0, x0, #0x950
  40411c:	bl	402030 <printf@plt>
  404120:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404124:	add	x0, x0, #0x968
  404128:	bl	402080 <gettext@plt>
  40412c:	mov	x2, x0
  404130:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404134:	add	x1, x0, #0x988
  404138:	mov	x0, x2
  40413c:	bl	402030 <printf@plt>
  404140:	mov	w0, #0x0                   	// #0
  404144:	bl	401bd0 <exit@plt>
  404148:	stp	x29, x30, [sp, #-80]!
  40414c:	mov	x29, sp
  404150:	str	w0, [sp, #28]
  404154:	str	x1, [sp, #16]
  404158:	mov	x1, #0x30                  	// #48
  40415c:	mov	x0, #0x1                   	// #1
  404160:	bl	40394c <ferror@plt+0x187c>
  404164:	str	x0, [sp, #64]
  404168:	ldr	x0, [sp, #64]
  40416c:	mov	x1, #0xffffffffffffffff    	// #-1
  404170:	str	x1, [x0, #32]
  404174:	ldr	x1, [sp, #64]
  404178:	ldr	x0, [sp, #64]
  40417c:	str	x1, [x0]
  404180:	ldr	x1, [sp, #64]
  404184:	ldr	x0, [sp, #64]
  404188:	str	x1, [x0, #8]
  40418c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404190:	add	x1, x0, #0x998
  404194:	mov	w0, #0x6                   	// #6
  404198:	bl	4020c0 <setlocale@plt>
  40419c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4041a0:	add	x1, x0, #0x9a0
  4041a4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4041a8:	add	x0, x0, #0x9b8
  4041ac:	bl	401d40 <bindtextdomain@plt>
  4041b0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4041b4:	add	x0, x0, #0x9b8
  4041b8:	bl	401e90 <textdomain@plt>
  4041bc:	bl	403af4 <ferror@plt+0x1a24>
  4041c0:	ldr	x2, [sp, #64]
  4041c4:	ldr	x1, [sp, #16]
  4041c8:	ldr	w0, [sp, #28]
  4041cc:	bl	403b14 <ferror@plt+0x1a44>
  4041d0:	sxtw	x0, w0
  4041d4:	lsl	x0, x0, #3
  4041d8:	ldr	x1, [sp, #16]
  4041dc:	add	x0, x1, x0
  4041e0:	str	x0, [sp, #16]
  4041e4:	ldr	x0, [sp, #64]
  4041e8:	str	xzr, [x0, #16]
  4041ec:	ldr	x0, [sp, #64]
  4041f0:	ldr	x0, [x0]
  4041f4:	str	x0, [sp, #72]
  4041f8:	b	40425c <ferror@plt+0x218c>
  4041fc:	ldr	x0, [sp, #72]
  404200:	str	x0, [sp, #40]
  404204:	ldr	x0, [sp, #40]
  404208:	str	x0, [sp, #32]
  40420c:	ldr	x0, [sp, #32]
  404210:	bl	404cf8 <ferror@plt+0x2c28>
  404214:	mov	w1, w0
  404218:	ldr	x0, [sp, #32]
  40421c:	str	w1, [x0, #32]
  404220:	ldr	x0, [sp, #32]
  404224:	ldr	w0, [x0, #32]
  404228:	sxtw	x1, w0
  40422c:	ldr	x0, [sp, #64]
  404230:	ldr	x0, [x0, #16]
  404234:	cmp	x1, x0
  404238:	b.le	404250 <ferror@plt+0x2180>
  40423c:	ldr	x0, [sp, #32]
  404240:	ldr	w0, [x0, #32]
  404244:	sxtw	x1, w0
  404248:	ldr	x0, [sp, #64]
  40424c:	str	x1, [x0, #16]
  404250:	ldr	x0, [sp, #72]
  404254:	ldr	x0, [x0]
  404258:	str	x0, [sp, #72]
  40425c:	ldr	x0, [sp, #64]
  404260:	ldr	x1, [sp, #72]
  404264:	cmp	x1, x0
  404268:	b.ne	4041fc <ferror@plt+0x212c>  // b.any
  40426c:	ldr	x0, [sp, #64]
  404270:	ldr	x0, [x0]
  404274:	str	x0, [sp, #72]
  404278:	b	40429c <ferror@plt+0x21cc>
  40427c:	ldr	x0, [sp, #72]
  404280:	str	x0, [sp, #48]
  404284:	ldr	x0, [sp, #48]
  404288:	ldr	x1, [sp, #64]
  40428c:	bl	404fa4 <ferror@plt+0x2ed4>
  404290:	ldr	x0, [sp, #72]
  404294:	ldr	x0, [x0]
  404298:	str	x0, [sp, #72]
  40429c:	ldr	x0, [sp, #64]
  4042a0:	ldr	x1, [sp, #72]
  4042a4:	cmp	x1, x0
  4042a8:	b.ne	40427c <ferror@plt+0x21ac>  // b.any
  4042ac:	ldr	x1, [sp, #64]
  4042b0:	ldr	x0, [sp, #16]
  4042b4:	bl	403630 <ferror@plt+0x1560>
  4042b8:	ldr	x0, [sp, #64]
  4042bc:	bl	402e28 <ferror@plt+0xd58>
  4042c0:	ldr	x0, [sp, #64]
  4042c4:	ldr	w0, [x0, #24]
  4042c8:	str	w0, [sp, #60]
  4042cc:	ldr	x0, [sp, #64]
  4042d0:	bl	4042e0 <ferror@plt+0x2210>
  4042d4:	ldr	w0, [sp, #60]
  4042d8:	ldp	x29, x30, [sp], #80
  4042dc:	ret
  4042e0:	stp	x29, x30, [sp, #-160]!
  4042e4:	mov	x29, sp
  4042e8:	str	x0, [sp, #24]
  4042ec:	ldr	x0, [sp, #24]
  4042f0:	ldr	x0, [x0]
  4042f4:	str	x0, [sp, #152]
  4042f8:	ldr	x0, [sp, #152]
  4042fc:	ldr	x0, [x0]
  404300:	str	x0, [sp, #144]
  404304:	b	404480 <ferror@plt+0x23b0>
  404308:	ldr	x0, [sp, #152]
  40430c:	str	x0, [sp, #88]
  404310:	ldr	x0, [sp, #88]
  404314:	str	x0, [sp, #80]
  404318:	ldr	x0, [sp, #80]
  40431c:	ldr	x0, [x0, #16]
  404320:	str	x0, [sp, #136]
  404324:	ldr	x0, [sp, #136]
  404328:	ldr	x0, [x0]
  40432c:	str	x0, [sp, #128]
  404330:	b	404450 <ferror@plt+0x2380>
  404334:	ldr	x0, [sp, #136]
  404338:	str	x0, [sp, #72]
  40433c:	ldr	x0, [sp, #72]
  404340:	str	x0, [sp, #64]
  404344:	ldr	x0, [sp, #64]
  404348:	ldr	x0, [x0, #16]
  40434c:	str	x0, [sp, #120]
  404350:	ldr	x0, [sp, #120]
  404354:	ldr	x0, [x0]
  404358:	str	x0, [sp, #112]
  40435c:	b	404414 <ferror@plt+0x2344>
  404360:	ldr	x0, [sp, #120]
  404364:	str	x0, [sp, #56]
  404368:	ldr	x0, [sp, #56]
  40436c:	str	x0, [sp, #48]
  404370:	ldr	x0, [sp, #48]
  404374:	ldr	x0, [x0, #32]
  404378:	cmp	x0, #0x0
  40437c:	b.eq	4043ec <ferror@plt+0x231c>  // b.none
  404380:	ldr	x0, [sp, #48]
  404384:	ldr	x0, [x0, #32]
  404388:	ldr	x0, [x0]
  40438c:	str	x0, [sp, #104]
  404390:	ldr	x0, [sp, #104]
  404394:	ldr	x0, [x0]
  404398:	str	x0, [sp, #96]
  40439c:	b	4043d8 <ferror@plt+0x2308>
  4043a0:	ldr	x0, [sp, #104]
  4043a4:	str	x0, [sp, #40]
  4043a8:	ldr	x0, [sp, #40]
  4043ac:	str	x0, [sp, #32]
  4043b0:	ldr	x0, [sp, #32]
  4043b4:	ldr	x0, [x0, #40]
  4043b8:	bl	401f10 <free@plt>
  4043bc:	ldr	x0, [sp, #32]
  4043c0:	bl	401f10 <free@plt>
  4043c4:	ldr	x0, [sp, #96]
  4043c8:	str	x0, [sp, #104]
  4043cc:	ldr	x0, [sp, #104]
  4043d0:	ldr	x0, [x0]
  4043d4:	str	x0, [sp, #96]
  4043d8:	ldr	x0, [sp, #48]
  4043dc:	ldr	x0, [x0, #32]
  4043e0:	ldr	x1, [sp, #104]
  4043e4:	cmp	x1, x0
  4043e8:	b.ne	4043a0 <ferror@plt+0x22d0>  // b.any
  4043ec:	ldr	x0, [sp, #48]
  4043f0:	ldr	x0, [x0, #40]
  4043f4:	bl	401f10 <free@plt>
  4043f8:	ldr	x0, [sp, #48]
  4043fc:	bl	401f10 <free@plt>
  404400:	ldr	x0, [sp, #112]
  404404:	str	x0, [sp, #120]
  404408:	ldr	x0, [sp, #120]
  40440c:	ldr	x0, [x0]
  404410:	str	x0, [sp, #112]
  404414:	ldr	x0, [sp, #64]
  404418:	add	x0, x0, #0x10
  40441c:	ldr	x1, [sp, #120]
  404420:	cmp	x1, x0
  404424:	b.ne	404360 <ferror@plt+0x2290>  // b.any
  404428:	ldr	x0, [sp, #64]
  40442c:	ldr	x0, [x0, #48]
  404430:	bl	401f10 <free@plt>
  404434:	ldr	x0, [sp, #64]
  404438:	bl	401f10 <free@plt>
  40443c:	ldr	x0, [sp, #128]
  404440:	str	x0, [sp, #136]
  404444:	ldr	x0, [sp, #136]
  404448:	ldr	x0, [x0]
  40444c:	str	x0, [sp, #128]
  404450:	ldr	x0, [sp, #80]
  404454:	add	x0, x0, #0x10
  404458:	ldr	x1, [sp, #136]
  40445c:	cmp	x1, x0
  404460:	b.ne	404334 <ferror@plt+0x2264>  // b.any
  404464:	ldr	x0, [sp, #80]
  404468:	bl	401f10 <free@plt>
  40446c:	ldr	x0, [sp, #144]
  404470:	str	x0, [sp, #152]
  404474:	ldr	x0, [sp, #152]
  404478:	ldr	x0, [x0]
  40447c:	str	x0, [sp, #144]
  404480:	ldr	x0, [sp, #24]
  404484:	ldr	x1, [sp, #152]
  404488:	cmp	x1, x0
  40448c:	b.ne	404308 <ferror@plt+0x2238>  // b.any
  404490:	ldr	x0, [sp, #24]
  404494:	bl	401f10 <free@plt>
  404498:	nop
  40449c:	ldp	x29, x30, [sp], #160
  4044a0:	ret
  4044a4:	sub	sp, sp, #0x20
  4044a8:	str	x0, [sp, #24]
  4044ac:	str	x1, [sp, #16]
  4044b0:	str	x2, [sp, #8]
  4044b4:	ldr	x0, [sp, #8]
  4044b8:	ldr	x1, [sp, #24]
  4044bc:	str	x1, [x0, #8]
  4044c0:	ldr	x0, [sp, #24]
  4044c4:	ldr	x1, [sp, #8]
  4044c8:	str	x1, [x0]
  4044cc:	ldr	x0, [sp, #24]
  4044d0:	ldr	x1, [sp, #16]
  4044d4:	str	x1, [x0, #8]
  4044d8:	ldr	x0, [sp, #16]
  4044dc:	ldr	x1, [sp, #24]
  4044e0:	str	x1, [x0]
  4044e4:	nop
  4044e8:	add	sp, sp, #0x20
  4044ec:	ret
  4044f0:	stp	x29, x30, [sp, #-32]!
  4044f4:	mov	x29, sp
  4044f8:	str	x0, [sp, #24]
  4044fc:	str	x1, [sp, #16]
  404500:	ldr	x0, [sp, #16]
  404504:	ldr	x0, [x0, #8]
  404508:	ldr	x2, [sp, #16]
  40450c:	mov	x1, x0
  404510:	ldr	x0, [sp, #24]
  404514:	bl	4044a4 <ferror@plt+0x23d4>
  404518:	nop
  40451c:	ldp	x29, x30, [sp], #32
  404520:	ret
  404524:	sub	sp, sp, #0x10
  404528:	str	x0, [sp, #8]
  40452c:	ldr	x0, [sp, #8]
  404530:	ldr	x0, [x0]
  404534:	ldr	x1, [sp, #8]
  404538:	cmp	x1, x0
  40453c:	cset	w0, eq  // eq = none
  404540:	and	w0, w0, #0xff
  404544:	add	sp, sp, #0x10
  404548:	ret
  40454c:	sub	sp, sp, #0x10
  404550:	str	x0, [sp, #8]
  404554:	str	x1, [sp]
  404558:	ldr	x0, [sp]
  40455c:	ldr	x0, [x0, #8]
  404560:	ldr	x1, [sp, #8]
  404564:	cmp	x1, x0
  404568:	cset	w0, eq  // eq = none
  40456c:	and	w0, w0, #0xff
  404570:	add	sp, sp, #0x10
  404574:	ret
  404578:	stp	x29, x30, [sp, #-48]!
  40457c:	mov	x29, sp
  404580:	str	x0, [sp, #24]
  404584:	ldr	x0, [sp, #24]
  404588:	bl	401d20 <malloc@plt>
  40458c:	str	x0, [sp, #40]
  404590:	ldr	x0, [sp, #40]
  404594:	cmp	x0, #0x0
  404598:	b.ne	4045bc <ferror@plt+0x24ec>  // b.any
  40459c:	ldr	x0, [sp, #24]
  4045a0:	cmp	x0, #0x0
  4045a4:	b.eq	4045bc <ferror@plt+0x24ec>  // b.none
  4045a8:	ldr	x2, [sp, #24]
  4045ac:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4045b0:	add	x1, x0, #0xc60
  4045b4:	mov	w0, #0x1                   	// #1
  4045b8:	bl	4020b0 <err@plt>
  4045bc:	ldr	x0, [sp, #40]
  4045c0:	ldp	x29, x30, [sp], #48
  4045c4:	ret
  4045c8:	stp	x29, x30, [sp, #-48]!
  4045cc:	mov	x29, sp
  4045d0:	str	x0, [sp, #24]
  4045d4:	str	x1, [sp, #16]
  4045d8:	ldr	x1, [sp, #16]
  4045dc:	ldr	x0, [sp, #24]
  4045e0:	bl	401d90 <calloc@plt>
  4045e4:	str	x0, [sp, #40]
  4045e8:	ldr	x0, [sp, #40]
  4045ec:	cmp	x0, #0x0
  4045f0:	b.ne	404620 <ferror@plt+0x2550>  // b.any
  4045f4:	ldr	x0, [sp, #16]
  4045f8:	cmp	x0, #0x0
  4045fc:	b.eq	404620 <ferror@plt+0x2550>  // b.none
  404600:	ldr	x0, [sp, #24]
  404604:	cmp	x0, #0x0
  404608:	b.eq	404620 <ferror@plt+0x2550>  // b.none
  40460c:	ldr	x2, [sp, #16]
  404610:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404614:	add	x1, x0, #0xc60
  404618:	mov	w0, #0x1                   	// #1
  40461c:	bl	4020b0 <err@plt>
  404620:	ldr	x0, [sp, #40]
  404624:	ldp	x29, x30, [sp], #48
  404628:	ret
  40462c:	stp	x29, x30, [sp, #-48]!
  404630:	mov	x29, sp
  404634:	str	x0, [sp, #24]
  404638:	ldr	x0, [sp, #24]
  40463c:	cmp	x0, #0x0
  404640:	b.ne	404664 <ferror@plt+0x2594>  // b.any
  404644:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404648:	add	x3, x0, #0xde8
  40464c:	mov	w2, #0x4a                  	// #74
  404650:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404654:	add	x1, x0, #0xc80
  404658:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40465c:	add	x0, x0, #0xc98
  404660:	bl	402040 <__assert_fail@plt>
  404664:	ldr	x0, [sp, #24]
  404668:	bl	401de0 <strdup@plt>
  40466c:	str	x0, [sp, #40]
  404670:	ldr	x0, [sp, #40]
  404674:	cmp	x0, #0x0
  404678:	b.ne	40468c <ferror@plt+0x25bc>  // b.any
  40467c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404680:	add	x1, x0, #0xca0
  404684:	mov	w0, #0x1                   	// #1
  404688:	bl	4020b0 <err@plt>
  40468c:	ldr	x0, [sp, #40]
  404690:	ldp	x29, x30, [sp], #48
  404694:	ret
  404698:	stp	x29, x30, [sp, #-48]!
  40469c:	mov	x29, sp
  4046a0:	str	x0, [sp, #24]
  4046a4:	str	x1, [sp, #16]
  4046a8:	ldr	x0, [sp, #24]
  4046ac:	cmp	x0, #0x0
  4046b0:	b.ne	4046d4 <ferror@plt+0x2604>  // b.any
  4046b4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4046b8:	add	x3, x0, #0xdf0
  4046bc:	mov	w2, #0x58                  	// #88
  4046c0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4046c4:	add	x1, x0, #0xc80
  4046c8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4046cc:	add	x0, x0, #0xc98
  4046d0:	bl	402040 <__assert_fail@plt>
  4046d4:	ldr	x1, [sp, #16]
  4046d8:	ldr	x0, [sp, #24]
  4046dc:	bl	401f50 <strndup@plt>
  4046e0:	str	x0, [sp, #40]
  4046e4:	ldr	x0, [sp, #40]
  4046e8:	cmp	x0, #0x0
  4046ec:	b.ne	404700 <ferror@plt+0x2630>  // b.any
  4046f0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4046f4:	add	x1, x0, #0xca0
  4046f8:	mov	w0, #0x1                   	// #1
  4046fc:	bl	4020b0 <err@plt>
  404700:	ldr	x0, [sp, #40]
  404704:	ldp	x29, x30, [sp], #48
  404708:	ret
  40470c:	stp	x29, x30, [sp, #-48]!
  404710:	mov	x29, sp
  404714:	str	x0, [sp, #40]
  404718:	str	x1, [sp, #32]
  40471c:	str	x2, [sp, #24]
  404720:	ldr	x0, [sp, #24]
  404724:	sub	x0, x0, #0x1
  404728:	mov	x2, x0
  40472c:	ldr	x1, [sp, #32]
  404730:	ldr	x0, [sp, #40]
  404734:	bl	401ff0 <strncpy@plt>
  404738:	ldr	x0, [sp, #24]
  40473c:	sub	x0, x0, #0x1
  404740:	ldr	x1, [sp, #40]
  404744:	add	x0, x1, x0
  404748:	strb	wzr, [x0]
  40474c:	nop
  404750:	ldp	x29, x30, [sp], #48
  404754:	ret
  404758:	stp	x29, x30, [sp, #-32]!
  40475c:	mov	x29, sp
  404760:	str	x0, [sp, #24]
  404764:	b	404774 <ferror@plt+0x26a4>
  404768:	ldr	x0, [sp, #24]
  40476c:	add	x0, x0, #0x1
  404770:	str	x0, [sp, #24]
  404774:	bl	401ed0 <__ctype_b_loc@plt>
  404778:	ldr	x1, [x0]
  40477c:	ldr	x0, [sp, #24]
  404780:	ldrsb	w0, [x0]
  404784:	sxtb	x0, w0
  404788:	lsl	x0, x0, #1
  40478c:	add	x0, x1, x0
  404790:	ldrh	w0, [x0]
  404794:	and	w0, w0, #0x2000
  404798:	cmp	w0, #0x0
  40479c:	b.ne	404768 <ferror@plt+0x2698>  // b.any
  4047a0:	ldr	x0, [sp, #24]
  4047a4:	ldp	x29, x30, [sp], #32
  4047a8:	ret
  4047ac:	stp	x29, x30, [sp, #-32]!
  4047b0:	mov	x29, sp
  4047b4:	str	x0, [sp, #24]
  4047b8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4047bc:	add	x0, x0, #0xcb8
  4047c0:	bl	402080 <gettext@plt>
  4047c4:	ldr	x2, [sp, #24]
  4047c8:	mov	x1, x0
  4047cc:	mov	w0, #0x1                   	// #1
  4047d0:	bl	402000 <errx@plt>
  4047d4:	stp	x29, x30, [sp, #-16]!
  4047d8:	mov	x29, sp
  4047dc:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4047e0:	add	x0, x0, #0xce8
  4047e4:	bl	402080 <gettext@plt>
  4047e8:	mov	x1, x0
  4047ec:	mov	w0, #0x1                   	// #1
  4047f0:	bl	402000 <errx@plt>
  4047f4:	stp	x29, x30, [sp, #-32]!
  4047f8:	mov	x29, sp
  4047fc:	str	x0, [sp, #24]
  404800:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404804:	add	x0, x0, #0xd18
  404808:	bl	402080 <gettext@plt>
  40480c:	ldr	x2, [sp, #24]
  404810:	mov	x1, x0
  404814:	mov	w0, #0x1                   	// #1
  404818:	bl	402000 <errx@plt>
  40481c:	stp	x29, x30, [sp, #-32]!
  404820:	mov	x29, sp
  404824:	str	x0, [sp, #24]
  404828:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40482c:	add	x0, x0, #0xd28
  404830:	bl	402080 <gettext@plt>
  404834:	ldr	x2, [sp, #24]
  404838:	mov	x1, x0
  40483c:	mov	w0, #0x1                   	// #1
  404840:	bl	402000 <errx@plt>
  404844:	stp	x29, x30, [sp, #-64]!
  404848:	mov	x29, sp
  40484c:	str	x0, [sp, #24]
  404850:	str	x1, [sp, #16]
  404854:	str	xzr, [sp, #40]
  404858:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40485c:	add	x1, x0, #0xd48
  404860:	ldr	x0, [sp, #24]
  404864:	bl	401d10 <fopen@plt>
  404868:	str	x0, [sp, #48]
  40486c:	ldr	x0, [sp, #48]
  404870:	cmp	x0, #0x0
  404874:	b.ne	404918 <ferror@plt+0x2848>  // b.any
  404878:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40487c:	add	x0, x0, #0xd50
  404880:	bl	402080 <gettext@plt>
  404884:	ldr	x2, [sp, #24]
  404888:	mov	x1, x0
  40488c:	mov	w0, #0x1                   	// #1
  404890:	bl	4020b0 <err@plt>
  404894:	ldr	x0, [sp, #40]
  404898:	str	x0, [sp, #56]
  40489c:	b	4048ac <ferror@plt+0x27dc>
  4048a0:	ldr	x0, [sp, #56]
  4048a4:	add	x0, x0, #0x1
  4048a8:	str	x0, [sp, #56]
  4048ac:	ldr	x0, [sp, #56]
  4048b0:	ldrsb	w0, [x0]
  4048b4:	cmp	w0, #0x0
  4048b8:	b.eq	4048e8 <ferror@plt+0x2818>  // b.none
  4048bc:	bl	401ed0 <__ctype_b_loc@plt>
  4048c0:	ldr	x1, [x0]
  4048c4:	ldr	x0, [sp, #56]
  4048c8:	ldrsb	w0, [x0]
  4048cc:	sxtb	x0, w0
  4048d0:	lsl	x0, x0, #1
  4048d4:	add	x0, x1, x0
  4048d8:	ldrh	w0, [x0]
  4048dc:	and	w0, w0, #0x2000
  4048e0:	cmp	w0, #0x0
  4048e4:	b.ne	4048a0 <ferror@plt+0x27d0>  // b.any
  4048e8:	ldr	x0, [sp, #56]
  4048ec:	ldrsb	w0, [x0]
  4048f0:	cmp	w0, #0x0
  4048f4:	b.eq	404918 <ferror@plt+0x2848>  // b.none
  4048f8:	ldr	x0, [sp, #56]
  4048fc:	ldrsb	w0, [x0]
  404900:	cmp	w0, #0x23
  404904:	b.ne	40490c <ferror@plt+0x283c>  // b.any
  404908:	b	404918 <ferror@plt+0x2848>
  40490c:	ldr	x1, [sp, #16]
  404910:	ldr	x0, [sp, #56]
  404914:	bl	40494c <ferror@plt+0x287c>
  404918:	add	x1, sp, #0x20
  40491c:	add	x0, sp, #0x28
  404920:	ldr	x2, [sp, #48]
  404924:	bl	401f00 <getline@plt>
  404928:	cmn	x0, #0x1
  40492c:	b.ne	404894 <ferror@plt+0x27c4>  // b.any
  404930:	ldr	x0, [sp, #40]
  404934:	bl	401f10 <free@plt>
  404938:	ldr	x0, [sp, #48]
  40493c:	bl	401cd0 <fclose@plt>
  404940:	nop
  404944:	ldp	x29, x30, [sp], #64
  404948:	ret
  40494c:	stp	x29, x30, [sp, #-64]!
  404950:	mov	x29, sp
  404954:	str	x0, [sp, #24]
  404958:	str	x1, [sp, #16]
  40495c:	mov	x1, #0x28                  	// #40
  404960:	mov	x0, #0x1                   	// #1
  404964:	bl	4045c8 <ferror@plt+0x24f8>
  404968:	str	x0, [sp, #48]
  40496c:	ldr	x1, [sp, #48]
  404970:	ldr	x0, [sp, #48]
  404974:	str	x1, [x0]
  404978:	ldr	x1, [sp, #48]
  40497c:	ldr	x0, [sp, #48]
  404980:	str	x1, [x0, #8]
  404984:	ldr	x0, [sp, #48]
  404988:	add	x1, x0, #0x10
  40498c:	ldr	x0, [sp, #48]
  404990:	str	x1, [x0, #16]
  404994:	ldr	x0, [sp, #48]
  404998:	add	x1, x0, #0x10
  40499c:	ldr	x0, [sp, #48]
  4049a0:	str	x1, [x0, #24]
  4049a4:	ldr	x0, [sp, #48]
  4049a8:	ldr	x1, [sp, #16]
  4049ac:	bl	4044f0 <ferror@plt+0x2420>
  4049b0:	ldr	x0, [sp, #24]
  4049b4:	str	x0, [sp, #56]
  4049b8:	ldr	x0, [sp, #56]
  4049bc:	bl	404758 <ferror@plt+0x2688>
  4049c0:	str	x0, [sp, #56]
  4049c4:	ldr	x0, [sp, #56]
  4049c8:	ldrsb	w0, [x0]
  4049cc:	cmp	w0, #0x0
  4049d0:	b.eq	404ce8 <ferror@plt+0x2c18>  // b.none
  4049d4:	mov	x1, #0x38                  	// #56
  4049d8:	mov	x0, #0x1                   	// #1
  4049dc:	bl	4045c8 <ferror@plt+0x24f8>
  4049e0:	str	x0, [sp, #40]
  4049e4:	ldr	x0, [sp, #40]
  4049e8:	mov	w1, #0x1                   	// #1
  4049ec:	str	w1, [x0, #36]
  4049f0:	ldr	x1, [sp, #40]
  4049f4:	ldr	x0, [sp, #40]
  4049f8:	str	x1, [x0]
  4049fc:	ldr	x1, [sp, #40]
  404a00:	ldr	x0, [sp, #40]
  404a04:	str	x1, [x0, #8]
  404a08:	ldr	x0, [sp, #40]
  404a0c:	add	x1, x0, #0x10
  404a10:	ldr	x0, [sp, #40]
  404a14:	str	x1, [x0, #16]
  404a18:	ldr	x0, [sp, #40]
  404a1c:	add	x1, x0, #0x10
  404a20:	ldr	x0, [sp, #40]
  404a24:	str	x1, [x0, #24]
  404a28:	ldr	x2, [sp, #40]
  404a2c:	ldr	x0, [sp, #48]
  404a30:	add	x0, x0, #0x10
  404a34:	mov	x1, x0
  404a38:	mov	x0, x2
  404a3c:	bl	4044f0 <ferror@plt+0x2420>
  404a40:	bl	401ed0 <__ctype_b_loc@plt>
  404a44:	ldr	x1, [x0]
  404a48:	ldr	x0, [sp, #56]
  404a4c:	ldrsb	w0, [x0]
  404a50:	sxtb	x0, w0
  404a54:	lsl	x0, x0, #1
  404a58:	add	x0, x1, x0
  404a5c:	ldrh	w0, [x0]
  404a60:	and	w0, w0, #0x800
  404a64:	cmp	w0, #0x0
  404a68:	b.eq	404b2c <ferror@plt+0x2a5c>  // b.none
  404a6c:	ldr	x0, [sp, #56]
  404a70:	str	x0, [sp, #32]
  404a74:	b	404a84 <ferror@plt+0x29b4>
  404a78:	ldr	x0, [sp, #56]
  404a7c:	add	x0, x0, #0x1
  404a80:	str	x0, [sp, #56]
  404a84:	bl	401ed0 <__ctype_b_loc@plt>
  404a88:	ldr	x1, [x0]
  404a8c:	ldr	x0, [sp, #56]
  404a90:	ldrsb	w0, [x0]
  404a94:	sxtb	x0, w0
  404a98:	lsl	x0, x0, #1
  404a9c:	add	x0, x1, x0
  404aa0:	ldrh	w0, [x0]
  404aa4:	and	w0, w0, #0x800
  404aa8:	cmp	w0, #0x0
  404aac:	b.ne	404a78 <ferror@plt+0x29a8>  // b.any
  404ab0:	bl	401ed0 <__ctype_b_loc@plt>
  404ab4:	ldr	x1, [x0]
  404ab8:	ldr	x0, [sp, #56]
  404abc:	ldrsb	w0, [x0]
  404ac0:	sxtb	x0, w0
  404ac4:	lsl	x0, x0, #1
  404ac8:	add	x0, x1, x0
  404acc:	ldrh	w0, [x0]
  404ad0:	and	w0, w0, #0x2000
  404ad4:	cmp	w0, #0x0
  404ad8:	b.ne	404af4 <ferror@plt+0x2a24>  // b.any
  404adc:	ldr	x0, [sp, #56]
  404ae0:	ldrsb	w0, [x0]
  404ae4:	cmp	w0, #0x2f
  404ae8:	b.eq	404af4 <ferror@plt+0x2a24>  // b.none
  404aec:	ldr	x0, [sp, #24]
  404af0:	bl	4047f4 <ferror@plt+0x2724>
  404af4:	ldr	x0, [sp, #32]
  404af8:	bl	401ce0 <atoi@plt>
  404afc:	mov	w1, w0
  404b00:	ldr	x0, [sp, #40]
  404b04:	str	w1, [x0, #36]
  404b08:	ldr	x0, [sp, #40]
  404b0c:	mov	w1, #0x2                   	// #2
  404b10:	str	w1, [x0, #32]
  404b14:	ldr	x0, [sp, #56]
  404b18:	add	x0, x0, #0x1
  404b1c:	str	x0, [sp, #56]
  404b20:	ldr	x0, [sp, #56]
  404b24:	bl	404758 <ferror@plt+0x2688>
  404b28:	str	x0, [sp, #56]
  404b2c:	ldr	x0, [sp, #56]
  404b30:	ldrsb	w0, [x0]
  404b34:	cmp	w0, #0x2f
  404b38:	b.ne	404b54 <ferror@plt+0x2a84>  // b.any
  404b3c:	ldr	x0, [sp, #56]
  404b40:	add	x0, x0, #0x1
  404b44:	str	x0, [sp, #56]
  404b48:	ldr	x0, [sp, #56]
  404b4c:	bl	404758 <ferror@plt+0x2688>
  404b50:	str	x0, [sp, #56]
  404b54:	bl	401ed0 <__ctype_b_loc@plt>
  404b58:	ldr	x1, [x0]
  404b5c:	ldr	x0, [sp, #56]
  404b60:	ldrsb	w0, [x0]
  404b64:	sxtb	x0, w0
  404b68:	lsl	x0, x0, #1
  404b6c:	add	x0, x1, x0
  404b70:	ldrh	w0, [x0]
  404b74:	and	w0, w0, #0x800
  404b78:	cmp	w0, #0x0
  404b7c:	b.eq	404c24 <ferror@plt+0x2b54>  // b.none
  404b80:	ldr	x0, [sp, #56]
  404b84:	str	x0, [sp, #32]
  404b88:	b	404b98 <ferror@plt+0x2ac8>
  404b8c:	ldr	x0, [sp, #56]
  404b90:	add	x0, x0, #0x1
  404b94:	str	x0, [sp, #56]
  404b98:	bl	401ed0 <__ctype_b_loc@plt>
  404b9c:	ldr	x1, [x0]
  404ba0:	ldr	x0, [sp, #56]
  404ba4:	ldrsb	w0, [x0]
  404ba8:	sxtb	x0, w0
  404bac:	lsl	x0, x0, #1
  404bb0:	add	x0, x1, x0
  404bb4:	ldrh	w0, [x0]
  404bb8:	and	w0, w0, #0x800
  404bbc:	cmp	w0, #0x0
  404bc0:	b.ne	404b8c <ferror@plt+0x2abc>  // b.any
  404bc4:	bl	401ed0 <__ctype_b_loc@plt>
  404bc8:	ldr	x1, [x0]
  404bcc:	ldr	x0, [sp, #56]
  404bd0:	ldrsb	w0, [x0]
  404bd4:	sxtb	x0, w0
  404bd8:	lsl	x0, x0, #1
  404bdc:	add	x0, x1, x0
  404be0:	ldrh	w0, [x0]
  404be4:	and	w0, w0, #0x2000
  404be8:	cmp	w0, #0x0
  404bec:	b.ne	404bf8 <ferror@plt+0x2b28>  // b.any
  404bf0:	ldr	x0, [sp, #24]
  404bf4:	bl	4047f4 <ferror@plt+0x2724>
  404bf8:	ldr	x0, [sp, #32]
  404bfc:	bl	401ce0 <atoi@plt>
  404c00:	mov	w1, w0
  404c04:	ldr	x0, [sp, #40]
  404c08:	str	w1, [x0, #40]
  404c0c:	ldr	x0, [sp, #56]
  404c10:	add	x0, x0, #0x1
  404c14:	str	x0, [sp, #56]
  404c18:	ldr	x0, [sp, #56]
  404c1c:	bl	404758 <ferror@plt+0x2688>
  404c20:	str	x0, [sp, #56]
  404c24:	ldr	x0, [sp, #56]
  404c28:	ldrsb	w0, [x0]
  404c2c:	cmp	w0, #0x22
  404c30:	b.eq	404c3c <ferror@plt+0x2b6c>  // b.none
  404c34:	ldr	x0, [sp, #24]
  404c38:	bl	4047f4 <ferror@plt+0x2724>
  404c3c:	ldr	x0, [sp, #56]
  404c40:	add	x0, x0, #0x1
  404c44:	str	x0, [sp, #56]
  404c48:	ldr	x0, [sp, #56]
  404c4c:	str	x0, [sp, #32]
  404c50:	b	404c74 <ferror@plt+0x2ba4>
  404c54:	ldr	x0, [sp, #56]
  404c58:	add	x1, x0, #0x1
  404c5c:	str	x1, [sp, #56]
  404c60:	ldrsb	w0, [x0]
  404c64:	cmp	w0, #0x0
  404c68:	b.ne	404c74 <ferror@plt+0x2ba4>  // b.any
  404c6c:	ldr	x0, [sp, #24]
  404c70:	bl	4047f4 <ferror@plt+0x2724>
  404c74:	ldr	x0, [sp, #56]
  404c78:	ldrsb	w0, [x0]
  404c7c:	cmp	w0, #0x22
  404c80:	b.ne	404c54 <ferror@plt+0x2b84>  // b.any
  404c84:	ldr	x1, [sp, #56]
  404c88:	ldr	x0, [sp, #32]
  404c8c:	sub	x0, x1, x0
  404c90:	add	x0, x0, #0x1
  404c94:	bl	404578 <ferror@plt+0x24a8>
  404c98:	mov	x1, x0
  404c9c:	ldr	x0, [sp, #40]
  404ca0:	str	x1, [x0, #48]
  404ca4:	ldr	x0, [sp, #40]
  404ca8:	ldr	x3, [x0, #48]
  404cac:	ldr	x1, [sp, #56]
  404cb0:	ldr	x0, [sp, #32]
  404cb4:	sub	x0, x1, x0
  404cb8:	add	x0, x0, #0x1
  404cbc:	mov	x2, x0
  404cc0:	ldr	x1, [sp, #32]
  404cc4:	mov	x0, x3
  404cc8:	bl	40470c <ferror@plt+0x263c>
  404ccc:	ldr	x0, [sp, #40]
  404cd0:	ldr	x0, [x0, #48]
  404cd4:	bl	405f7c <ferror@plt+0x3eac>
  404cd8:	ldr	x0, [sp, #56]
  404cdc:	add	x0, x0, #0x1
  404ce0:	str	x0, [sp, #56]
  404ce4:	b	4049b8 <ferror@plt+0x28e8>
  404ce8:	nop
  404cec:	nop
  404cf0:	ldp	x29, x30, [sp], #64
  404cf4:	ret
  404cf8:	stp	x29, x30, [sp, #-80]!
  404cfc:	mov	x29, sp
  404d00:	str	x0, [sp, #24]
  404d04:	str	wzr, [sp, #68]
  404d08:	ldr	x0, [sp, #24]
  404d0c:	ldr	x0, [x0, #16]
  404d10:	str	x0, [sp, #48]
  404d14:	b	404f84 <ferror@plt+0x2eb4>
  404d18:	ldr	x0, [sp, #48]
  404d1c:	str	x0, [sp, #40]
  404d20:	ldr	x0, [sp, #40]
  404d24:	str	x0, [sp, #32]
  404d28:	ldr	x0, [sp, #32]
  404d2c:	ldr	w0, [x0, #40]
  404d30:	cmp	w0, #0x0
  404d34:	b.eq	404d5c <ferror@plt+0x2c8c>  // b.none
  404d38:	ldr	x0, [sp, #32]
  404d3c:	ldr	w1, [x0, #40]
  404d40:	ldr	x0, [sp, #32]
  404d44:	ldr	w0, [x0, #36]
  404d48:	mul	w0, w1, w0
  404d4c:	ldr	w1, [sp, #68]
  404d50:	add	w0, w1, w0
  404d54:	str	w0, [sp, #68]
  404d58:	b	404f78 <ferror@plt+0x2ea8>
  404d5c:	str	wzr, [sp, #72]
  404d60:	ldr	w0, [sp, #72]
  404d64:	str	w0, [sp, #76]
  404d68:	ldr	x0, [sp, #32]
  404d6c:	ldr	x0, [x0, #48]
  404d70:	str	x0, [sp, #56]
  404d74:	b	404f4c <ferror@plt+0x2e7c>
  404d78:	ldr	x0, [sp, #56]
  404d7c:	ldrsb	w0, [x0]
  404d80:	cmp	w0, #0x25
  404d84:	b.eq	404d98 <ferror@plt+0x2cc8>  // b.none
  404d88:	ldr	x0, [sp, #56]
  404d8c:	add	x0, x0, #0x1
  404d90:	str	x0, [sp, #56]
  404d94:	b	404f4c <ferror@plt+0x2e7c>
  404d98:	nop
  404d9c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  404da0:	add	x0, x0, #0x3d8
  404da4:	ldr	x0, [x0]
  404da8:	add	x2, x0, #0x1
  404dac:	ldr	x0, [sp, #56]
  404db0:	add	x0, x0, #0x1
  404db4:	str	x0, [sp, #56]
  404db8:	ldr	x0, [sp, #56]
  404dbc:	ldrsb	w0, [x0]
  404dc0:	mov	w1, w0
  404dc4:	mov	x0, x2
  404dc8:	bl	401f70 <strchr@plt>
  404dcc:	cmp	x0, #0x0
  404dd0:	b.ne	404d9c <ferror@plt+0x2ccc>  // b.any
  404dd4:	ldr	x0, [sp, #56]
  404dd8:	ldrsb	w0, [x0]
  404ddc:	cmp	w0, #0x2e
  404de0:	b.ne	404e64 <ferror@plt+0x2d94>  // b.any
  404de4:	bl	401ed0 <__ctype_b_loc@plt>
  404de8:	ldr	x1, [x0]
  404dec:	ldr	x0, [sp, #56]
  404df0:	add	x0, x0, #0x1
  404df4:	str	x0, [sp, #56]
  404df8:	ldr	x0, [sp, #56]
  404dfc:	ldrsb	w0, [x0]
  404e00:	sxtb	x0, w0
  404e04:	lsl	x0, x0, #1
  404e08:	add	x0, x1, x0
  404e0c:	ldrh	w0, [x0]
  404e10:	and	w0, w0, #0x800
  404e14:	cmp	w0, #0x0
  404e18:	b.eq	404e64 <ferror@plt+0x2d94>  // b.none
  404e1c:	ldr	x0, [sp, #56]
  404e20:	bl	401ce0 <atoi@plt>
  404e24:	str	w0, [sp, #72]
  404e28:	nop
  404e2c:	bl	401ed0 <__ctype_b_loc@plt>
  404e30:	ldr	x1, [x0]
  404e34:	ldr	x0, [sp, #56]
  404e38:	add	x0, x0, #0x1
  404e3c:	str	x0, [sp, #56]
  404e40:	ldr	x0, [sp, #56]
  404e44:	ldrsb	w0, [x0]
  404e48:	sxtb	x0, w0
  404e4c:	lsl	x0, x0, #1
  404e50:	add	x0, x1, x0
  404e54:	ldrh	w0, [x0]
  404e58:	and	w0, w0, #0x800
  404e5c:	cmp	w0, #0x0
  404e60:	b.ne	404e2c <ferror@plt+0x2d5c>  // b.any
  404e64:	ldr	x0, [sp, #56]
  404e68:	ldrsb	w0, [x0]
  404e6c:	mov	w1, w0
  404e70:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404e74:	add	x0, x0, #0xd70
  404e78:	bl	401f70 <strchr@plt>
  404e7c:	cmp	x0, #0x0
  404e80:	b.eq	404e94 <ferror@plt+0x2dc4>  // b.none
  404e84:	ldr	w0, [sp, #76]
  404e88:	add	w0, w0, #0x4
  404e8c:	str	w0, [sp, #76]
  404e90:	b	404f40 <ferror@plt+0x2e70>
  404e94:	ldr	x0, [sp, #56]
  404e98:	ldrsb	w0, [x0]
  404e9c:	mov	w1, w0
  404ea0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404ea4:	add	x0, x0, #0xd78
  404ea8:	bl	401f70 <strchr@plt>
  404eac:	cmp	x0, #0x0
  404eb0:	b.eq	404ec4 <ferror@plt+0x2df4>  // b.none
  404eb4:	ldr	w0, [sp, #76]
  404eb8:	add	w0, w0, #0x8
  404ebc:	str	w0, [sp, #76]
  404ec0:	b	404f40 <ferror@plt+0x2e70>
  404ec4:	ldr	x0, [sp, #56]
  404ec8:	ldrsb	w0, [x0]
  404ecc:	cmp	w0, #0x73
  404ed0:	b.ne	404ee8 <ferror@plt+0x2e18>  // b.any
  404ed4:	ldr	w1, [sp, #76]
  404ed8:	ldr	w0, [sp, #72]
  404edc:	add	w0, w1, w0
  404ee0:	str	w0, [sp, #76]
  404ee4:	b	404f40 <ferror@plt+0x2e70>
  404ee8:	ldr	x0, [sp, #56]
  404eec:	ldrsb	w0, [x0]
  404ef0:	cmp	w0, #0x63
  404ef4:	b.eq	404f34 <ferror@plt+0x2e64>  // b.none
  404ef8:	ldr	x0, [sp, #56]
  404efc:	ldrsb	w0, [x0]
  404f00:	cmp	w0, #0x5f
  404f04:	b.ne	404f40 <ferror@plt+0x2e70>  // b.any
  404f08:	ldr	x0, [sp, #56]
  404f0c:	add	x0, x0, #0x1
  404f10:	str	x0, [sp, #56]
  404f14:	ldr	x0, [sp, #56]
  404f18:	ldrsb	w0, [x0]
  404f1c:	mov	w1, w0
  404f20:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  404f24:	add	x0, x0, #0xd80
  404f28:	bl	401f70 <strchr@plt>
  404f2c:	cmp	x0, #0x0
  404f30:	b.eq	404f40 <ferror@plt+0x2e70>  // b.none
  404f34:	ldr	w0, [sp, #76]
  404f38:	add	w0, w0, #0x1
  404f3c:	str	w0, [sp, #76]
  404f40:	ldr	x0, [sp, #56]
  404f44:	add	x0, x0, #0x1
  404f48:	str	x0, [sp, #56]
  404f4c:	ldr	x0, [sp, #56]
  404f50:	ldrsb	w0, [x0]
  404f54:	cmp	w0, #0x0
  404f58:	b.ne	404d78 <ferror@plt+0x2ca8>  // b.any
  404f5c:	ldr	x0, [sp, #32]
  404f60:	ldr	w1, [x0, #36]
  404f64:	ldr	w0, [sp, #76]
  404f68:	mul	w0, w1, w0
  404f6c:	ldr	w1, [sp, #68]
  404f70:	add	w0, w1, w0
  404f74:	str	w0, [sp, #68]
  404f78:	ldr	x0, [sp, #48]
  404f7c:	ldr	x0, [x0]
  404f80:	str	x0, [sp, #48]
  404f84:	ldr	x0, [sp, #24]
  404f88:	add	x0, x0, #0x10
  404f8c:	ldr	x1, [sp, #48]
  404f90:	cmp	x1, x0
  404f94:	b.ne	404d18 <ferror@plt+0x2c48>  // b.any
  404f98:	ldr	w0, [sp, #68]
  404f9c:	ldp	x29, x30, [sp], #80
  404fa0:	ret
  404fa4:	stp	x29, x30, [sp, #-176]!
  404fa8:	mov	x29, sp
  404fac:	str	x19, [sp, #16]
  404fb0:	str	x0, [sp, #40]
  404fb4:	str	x1, [sp, #32]
  404fb8:	str	wzr, [sp, #120]
  404fbc:	ldr	x0, [sp, #40]
  404fc0:	ldr	x0, [x0, #16]
  404fc4:	str	x0, [sp, #160]
  404fc8:	b	40581c <ferror@plt+0x374c>
  404fcc:	ldr	x0, [sp, #160]
  404fd0:	str	x0, [sp, #80]
  404fd4:	ldr	x0, [sp, #80]
  404fd8:	str	x0, [sp, #104]
  404fdc:	str	wzr, [sp, #124]
  404fe0:	ldr	x0, [sp, #104]
  404fe4:	ldr	x0, [x0, #48]
  404fe8:	str	x0, [sp, #128]
  404fec:	b	40579c <ferror@plt+0x36cc>
  404ff0:	mov	x1, #0x38                  	// #56
  404ff4:	mov	x0, #0x1                   	// #1
  404ff8:	bl	4045c8 <ferror@plt+0x24f8>
  404ffc:	str	x0, [sp, #88]
  405000:	ldr	x1, [sp, #88]
  405004:	ldr	x0, [sp, #88]
  405008:	str	x1, [x0]
  40500c:	ldr	x1, [sp, #88]
  405010:	ldr	x0, [sp, #88]
  405014:	str	x1, [x0, #8]
  405018:	ldr	x2, [sp, #88]
  40501c:	ldr	x0, [sp, #104]
  405020:	add	x0, x0, #0x10
  405024:	mov	x1, x0
  405028:	mov	x0, x2
  40502c:	bl	4044f0 <ferror@plt+0x2420>
  405030:	ldr	x0, [sp, #128]
  405034:	str	x0, [sp, #144]
  405038:	b	405048 <ferror@plt+0x2f78>
  40503c:	ldr	x0, [sp, #144]
  405040:	add	x0, x0, #0x1
  405044:	str	x0, [sp, #144]
  405048:	ldr	x0, [sp, #144]
  40504c:	ldrsb	w0, [x0]
  405050:	cmp	w0, #0x0
  405054:	b.eq	405068 <ferror@plt+0x2f98>  // b.none
  405058:	ldr	x0, [sp, #144]
  40505c:	ldrsb	w0, [x0]
  405060:	cmp	w0, #0x25
  405064:	b.ne	40503c <ferror@plt+0x2f6c>  // b.any
  405068:	ldr	x0, [sp, #144]
  40506c:	ldrsb	w0, [x0]
  405070:	cmp	w0, #0x0
  405074:	b.ne	40509c <ferror@plt+0x2fcc>  // b.any
  405078:	ldr	x0, [sp, #128]
  40507c:	bl	40462c <ferror@plt+0x255c>
  405080:	mov	x1, x0
  405084:	ldr	x0, [sp, #88]
  405088:	str	x1, [x0, #40]
  40508c:	ldr	x0, [sp, #88]
  405090:	mov	w1, #0x400                 	// #1024
  405094:	str	w1, [x0, #16]
  405098:	b	4057ac <ferror@plt+0x36dc>
  40509c:	ldr	x0, [sp, #104]
  4050a0:	ldr	w0, [x0, #40]
  4050a4:	cmp	w0, #0x0
  4050a8:	b.eq	4050fc <ferror@plt+0x302c>  // b.none
  4050ac:	mov	w0, #0x1                   	// #1
  4050b0:	str	w0, [sp, #172]
  4050b4:	ldr	x0, [sp, #144]
  4050b8:	add	x0, x0, #0x1
  4050bc:	str	x0, [sp, #144]
  4050c0:	b	4050d0 <ferror@plt+0x3000>
  4050c4:	ldr	x0, [sp, #144]
  4050c8:	add	x0, x0, #0x1
  4050cc:	str	x0, [sp, #144]
  4050d0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4050d4:	add	x0, x0, #0x3d8
  4050d8:	ldr	x2, [x0]
  4050dc:	ldr	x0, [sp, #144]
  4050e0:	ldrsb	w0, [x0]
  4050e4:	mov	w1, w0
  4050e8:	mov	x0, x2
  4050ec:	bl	401f70 <strchr@plt>
  4050f0:	cmp	x0, #0x0
  4050f4:	b.ne	4050c4 <ferror@plt+0x2ff4>  // b.any
  4050f8:	b	4051d8 <ferror@plt+0x3108>
  4050fc:	nop
  405100:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  405104:	add	x0, x0, #0x3d8
  405108:	ldr	x0, [x0]
  40510c:	add	x2, x0, #0x1
  405110:	ldr	x0, [sp, #144]
  405114:	add	x0, x0, #0x1
  405118:	str	x0, [sp, #144]
  40511c:	ldr	x0, [sp, #144]
  405120:	ldrsb	w0, [x0]
  405124:	mov	w1, w0
  405128:	mov	x0, x2
  40512c:	bl	401f70 <strchr@plt>
  405130:	cmp	x0, #0x0
  405134:	b.ne	405100 <ferror@plt+0x3030>  // b.any
  405138:	ldr	x0, [sp, #144]
  40513c:	ldrsb	w0, [x0]
  405140:	cmp	w0, #0x2e
  405144:	b.ne	4051d4 <ferror@plt+0x3104>  // b.any
  405148:	bl	401ed0 <__ctype_b_loc@plt>
  40514c:	ldr	x1, [x0]
  405150:	ldr	x0, [sp, #144]
  405154:	add	x0, x0, #0x1
  405158:	str	x0, [sp, #144]
  40515c:	ldr	x0, [sp, #144]
  405160:	ldrsb	w0, [x0]
  405164:	sxtb	x0, w0
  405168:	lsl	x0, x0, #1
  40516c:	add	x0, x1, x0
  405170:	ldrh	w0, [x0]
  405174:	and	w0, w0, #0x800
  405178:	cmp	w0, #0x0
  40517c:	b.eq	4051d4 <ferror@plt+0x3104>  // b.none
  405180:	mov	w0, #0x2                   	// #2
  405184:	str	w0, [sp, #172]
  405188:	ldr	x0, [sp, #144]
  40518c:	bl	401ce0 <atoi@plt>
  405190:	str	w0, [sp, #120]
  405194:	nop
  405198:	bl	401ed0 <__ctype_b_loc@plt>
  40519c:	ldr	x1, [x0]
  4051a0:	ldr	x0, [sp, #144]
  4051a4:	add	x0, x0, #0x1
  4051a8:	str	x0, [sp, #144]
  4051ac:	ldr	x0, [sp, #144]
  4051b0:	ldrsb	w0, [x0]
  4051b4:	sxtb	x0, w0
  4051b8:	lsl	x0, x0, #1
  4051bc:	add	x0, x1, x0
  4051c0:	ldrh	w0, [x0]
  4051c4:	and	w0, w0, #0x800
  4051c8:	cmp	w0, #0x0
  4051cc:	b.ne	405198 <ferror@plt+0x30c8>  // b.any
  4051d0:	b	4051d8 <ferror@plt+0x3108>
  4051d4:	str	wzr, [sp, #172]
  4051d8:	ldr	x0, [sp, #144]
  4051dc:	add	x0, x0, #0x1
  4051e0:	str	x0, [sp, #136]
  4051e4:	ldr	x0, [sp, #144]
  4051e8:	ldrsb	w0, [x0]
  4051ec:	strb	w0, [sp, #48]
  4051f0:	strb	wzr, [sp, #49]
  4051f4:	ldrsb	w0, [sp, #48]
  4051f8:	cmp	w0, #0x63
  4051fc:	b.ne	405240 <ferror@plt+0x3170>  // b.any
  405200:	ldr	x0, [sp, #88]
  405204:	mov	w1, #0x8                   	// #8
  405208:	str	w1, [x0, #16]
  40520c:	ldr	x0, [sp, #104]
  405210:	ldr	w0, [x0, #40]
  405214:	cmp	w0, #0x1
  405218:	b.hi	40522c <ferror@plt+0x315c>  // b.pmore
  40521c:	ldr	x0, [sp, #88]
  405220:	mov	w1, #0x1                   	// #1
  405224:	str	w1, [x0, #20]
  405228:	b	4055c4 <ferror@plt+0x34f4>
  40522c:	ldr	x0, [sp, #144]
  405230:	add	x0, x0, #0x1
  405234:	strb	wzr, [x0]
  405238:	ldr	x0, [sp, #144]
  40523c:	bl	4047ac <ferror@plt+0x26dc>
  405240:	ldrsb	w0, [sp, #48]
  405244:	mov	w1, w0
  405248:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40524c:	add	x0, x0, #0xd88
  405250:	bl	401f70 <strchr@plt>
  405254:	cmp	x0, #0x0
  405258:	b.eq	40526c <ferror@plt+0x319c>  // b.none
  40525c:	ldr	x0, [sp, #88]
  405260:	mov	w1, #0x20                  	// #32
  405264:	str	w1, [x0, #16]
  405268:	b	405294 <ferror@plt+0x31c4>
  40526c:	ldrsb	w0, [sp, #48]
  405270:	mov	w1, w0
  405274:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  405278:	add	x0, x0, #0xd90
  40527c:	bl	401f70 <strchr@plt>
  405280:	cmp	x0, #0x0
  405284:	b.eq	405330 <ferror@plt+0x3260>  // b.none
  405288:	ldr	x0, [sp, #88]
  40528c:	mov	w1, #0x200                 	// #512
  405290:	str	w1, [x0, #16]
  405294:	strb	wzr, [sp, #51]
  405298:	ldrsb	w0, [sp, #48]
  40529c:	strb	w0, [sp, #50]
  4052a0:	mov	w0, #0x6c                  	// #108
  4052a4:	strb	w0, [sp, #49]
  4052a8:	mov	w0, #0x6c                  	// #108
  4052ac:	strb	w0, [sp, #48]
  4052b0:	ldr	x0, [sp, #104]
  4052b4:	ldr	w0, [x0, #40]
  4052b8:	cmp	w0, #0x8
  4052bc:	b.eq	405308 <ferror@plt+0x3238>  // b.none
  4052c0:	cmp	w0, #0x8
  4052c4:	b.gt	40531c <ferror@plt+0x324c>
  4052c8:	cmp	w0, #0x4
  4052cc:	b.eq	405308 <ferror@plt+0x3238>  // b.none
  4052d0:	cmp	w0, #0x4
  4052d4:	b.gt	40531c <ferror@plt+0x324c>
  4052d8:	cmp	w0, #0x0
  4052dc:	b.eq	4052f8 <ferror@plt+0x3228>  // b.none
  4052e0:	cmp	w0, #0x0
  4052e4:	b.lt	40531c <ferror@plt+0x324c>  // b.tstop
  4052e8:	sub	w0, w0, #0x1
  4052ec:	cmp	w0, #0x1
  4052f0:	b.hi	40531c <ferror@plt+0x324c>  // b.pmore
  4052f4:	b	405308 <ferror@plt+0x3238>
  4052f8:	ldr	x0, [sp, #88]
  4052fc:	mov	w1, #0x4                   	// #4
  405300:	str	w1, [x0, #20]
  405304:	b	4055c4 <ferror@plt+0x34f4>
  405308:	ldr	x0, [sp, #104]
  40530c:	ldr	w1, [x0, #40]
  405310:	ldr	x0, [sp, #88]
  405314:	str	w1, [x0, #20]
  405318:	b	4055c4 <ferror@plt+0x34f4>
  40531c:	ldr	x0, [sp, #144]
  405320:	add	x0, x0, #0x1
  405324:	strb	wzr, [x0]
  405328:	ldr	x0, [sp, #144]
  40532c:	bl	4047ac <ferror@plt+0x26dc>
  405330:	ldrsb	w0, [sp, #48]
  405334:	mov	w1, w0
  405338:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40533c:	add	x0, x0, #0xd78
  405340:	bl	401f70 <strchr@plt>
  405344:	cmp	x0, #0x0
  405348:	b.eq	4053bc <ferror@plt+0x32ec>  // b.none
  40534c:	ldr	x0, [sp, #88]
  405350:	mov	w1, #0x10                  	// #16
  405354:	str	w1, [x0, #16]
  405358:	ldr	x0, [sp, #104]
  40535c:	ldr	w0, [x0, #40]
  405360:	cmp	w0, #0x8
  405364:	b.eq	405394 <ferror@plt+0x32c4>  // b.none
  405368:	cmp	w0, #0x8
  40536c:	b.gt	4053a8 <ferror@plt+0x32d8>
  405370:	cmp	w0, #0x0
  405374:	b.eq	405384 <ferror@plt+0x32b4>  // b.none
  405378:	cmp	w0, #0x4
  40537c:	b.eq	405394 <ferror@plt+0x32c4>  // b.none
  405380:	b	4053a8 <ferror@plt+0x32d8>
  405384:	ldr	x0, [sp, #88]
  405388:	mov	w1, #0x8                   	// #8
  40538c:	str	w1, [x0, #20]
  405390:	b	4055c4 <ferror@plt+0x34f4>
  405394:	ldr	x0, [sp, #104]
  405398:	ldr	w1, [x0, #40]
  40539c:	ldr	x0, [sp, #88]
  4053a0:	str	w1, [x0, #20]
  4053a4:	b	4055c4 <ferror@plt+0x34f4>
  4053a8:	ldr	x0, [sp, #144]
  4053ac:	add	x0, x0, #0x1
  4053b0:	strb	wzr, [x0]
  4053b4:	ldr	x0, [sp, #144]
  4053b8:	bl	4047ac <ferror@plt+0x26dc>
  4053bc:	ldrsb	w0, [sp, #48]
  4053c0:	cmp	w0, #0x73
  4053c4:	b.ne	405430 <ferror@plt+0x3360>  // b.any
  4053c8:	ldr	x0, [sp, #88]
  4053cc:	mov	w1, #0x80                  	// #128
  4053d0:	str	w1, [x0, #16]
  4053d4:	ldr	w0, [sp, #172]
  4053d8:	cmp	w0, #0x2
  4053dc:	b.eq	405420 <ferror@plt+0x3350>  // b.none
  4053e0:	ldr	w0, [sp, #172]
  4053e4:	cmp	w0, #0x2
  4053e8:	b.hi	4055c4 <ferror@plt+0x34f4>  // b.pmore
  4053ec:	ldr	w0, [sp, #172]
  4053f0:	cmp	w0, #0x0
  4053f4:	b.eq	405408 <ferror@plt+0x3338>  // b.none
  4053f8:	ldr	w0, [sp, #172]
  4053fc:	cmp	w0, #0x1
  405400:	b.eq	40540c <ferror@plt+0x333c>  // b.none
  405404:	b	4055c4 <ferror@plt+0x34f4>
  405408:	bl	4047d4 <ferror@plt+0x2704>
  40540c:	ldr	x0, [sp, #104]
  405410:	ldr	w1, [x0, #40]
  405414:	ldr	x0, [sp, #88]
  405418:	str	w1, [x0, #20]
  40541c:	b	4055c4 <ferror@plt+0x34f4>
  405420:	ldr	x0, [sp, #88]
  405424:	ldr	w1, [sp, #120]
  405428:	str	w1, [x0, #20]
  40542c:	b	4055c4 <ferror@plt+0x34f4>
  405430:	ldrsb	w0, [sp, #48]
  405434:	cmp	w0, #0x5f
  405438:	b.ne	4055b0 <ferror@plt+0x34e0>  // b.any
  40543c:	ldr	x0, [sp, #136]
  405440:	add	x0, x0, #0x1
  405444:	str	x0, [sp, #136]
  405448:	ldr	x0, [sp, #144]
  40544c:	add	x0, x0, #0x1
  405450:	ldrsb	w0, [x0]
  405454:	cmp	w0, #0x75
  405458:	b.eq	405558 <ferror@plt+0x3488>  // b.none
  40545c:	cmp	w0, #0x75
  405460:	b.gt	40559c <ferror@plt+0x34cc>
  405464:	cmp	w0, #0x70
  405468:	b.eq	405540 <ferror@plt+0x3470>  // b.none
  40546c:	cmp	w0, #0x70
  405470:	b.gt	40559c <ferror@plt+0x34cc>
  405474:	cmp	w0, #0x63
  405478:	b.eq	405530 <ferror@plt+0x3460>  // b.none
  40547c:	cmp	w0, #0x63
  405480:	b.gt	40559c <ferror@plt+0x34cc>
  405484:	cmp	w0, #0x41
  405488:	b.eq	405498 <ferror@plt+0x33c8>  // b.none
  40548c:	cmp	w0, #0x61
  405490:	b.eq	4054bc <ferror@plt+0x33ec>  // b.none
  405494:	b	40559c <ferror@plt+0x34cc>
  405498:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40549c:	add	x0, x0, #0x480
  4054a0:	ldr	x1, [sp, #104]
  4054a4:	str	x1, [x0]
  4054a8:	ldr	x0, [sp, #104]
  4054ac:	ldr	w0, [x0, #32]
  4054b0:	orr	w1, w0, #0x1
  4054b4:	ldr	x0, [sp, #104]
  4054b8:	str	w1, [x0, #32]
  4054bc:	ldr	x0, [sp, #88]
  4054c0:	mov	w1, #0x1                   	// #1
  4054c4:	str	w1, [x0, #16]
  4054c8:	ldr	x0, [sp, #136]
  4054cc:	add	x0, x0, #0x1
  4054d0:	str	x0, [sp, #136]
  4054d4:	ldr	x0, [sp, #144]
  4054d8:	add	x0, x0, #0x2
  4054dc:	ldrsb	w0, [x0]
  4054e0:	mov	w1, w0
  4054e4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4054e8:	add	x0, x0, #0xd98
  4054ec:	bl	401f70 <strchr@plt>
  4054f0:	cmp	x0, #0x0
  4054f4:	b.eq	40551c <ferror@plt+0x344c>  // b.none
  4054f8:	mov	w0, #0x6c                  	// #108
  4054fc:	strb	w0, [sp, #48]
  405500:	mov	w0, #0x6c                  	// #108
  405504:	strb	w0, [sp, #49]
  405508:	ldr	x0, [sp, #144]
  40550c:	ldrsb	w0, [x0, #2]
  405510:	strb	w0, [sp, #50]
  405514:	strb	wzr, [sp, #51]
  405518:	b	4055c4 <ferror@plt+0x34f4>
  40551c:	ldr	x0, [sp, #144]
  405520:	add	x0, x0, #0x3
  405524:	strb	wzr, [x0]
  405528:	ldr	x0, [sp, #144]
  40552c:	bl	40481c <ferror@plt+0x274c>
  405530:	ldr	x0, [sp, #88]
  405534:	mov	w1, #0x4                   	// #4
  405538:	str	w1, [x0, #16]
  40553c:	b	405564 <ferror@plt+0x3494>
  405540:	ldr	x0, [sp, #88]
  405544:	mov	w1, #0x40                  	// #64
  405548:	str	w1, [x0, #16]
  40554c:	mov	w0, #0x63                  	// #99
  405550:	strb	w0, [sp, #48]
  405554:	b	405564 <ferror@plt+0x3494>
  405558:	ldr	x0, [sp, #88]
  40555c:	mov	w1, #0x100                 	// #256
  405560:	str	w1, [x0, #16]
  405564:	ldr	x0, [sp, #104]
  405568:	ldr	w0, [x0, #40]
  40556c:	cmp	w0, #0x1
  405570:	b.hi	405588 <ferror@plt+0x34b8>  // b.pmore
  405574:	ldr	x0, [sp, #88]
  405578:	mov	w1, #0x1                   	// #1
  40557c:	str	w1, [x0, #20]
  405580:	nop
  405584:	b	4055c4 <ferror@plt+0x34f4>
  405588:	ldr	x0, [sp, #144]
  40558c:	add	x0, x0, #0x2
  405590:	strb	wzr, [x0]
  405594:	ldr	x0, [sp, #144]
  405598:	bl	4047ac <ferror@plt+0x26dc>
  40559c:	ldr	x0, [sp, #144]
  4055a0:	add	x0, x0, #0x2
  4055a4:	strb	wzr, [x0]
  4055a8:	ldr	x0, [sp, #144]
  4055ac:	bl	40481c <ferror@plt+0x274c>
  4055b0:	ldr	x0, [sp, #144]
  4055b4:	add	x0, x0, #0x1
  4055b8:	strb	wzr, [x0]
  4055bc:	ldr	x0, [sp, #144]
  4055c0:	bl	40481c <ferror@plt+0x274c>
  4055c4:	ldr	x0, [sp, #136]
  4055c8:	ldrsb	w0, [x0]
  4055cc:	cmp	w0, #0x5f
  4055d0:	b.ne	4056b8 <ferror@plt+0x35e8>  // b.any
  4055d4:	ldr	x0, [sp, #136]
  4055d8:	add	x0, x0, #0x1
  4055dc:	ldrsb	w0, [x0]
  4055e0:	cmp	w0, #0x4c
  4055e4:	b.ne	4056b8 <ferror@plt+0x35e8>  // b.any
  4055e8:	bl	40ada0 <ferror@plt+0x8cd0>
  4055ec:	cmp	w0, #0x0
  4055f0:	b.eq	405684 <ferror@plt+0x35b4>  // b.none
  4055f4:	mov	w1, #0x5b                  	// #91
  4055f8:	ldr	x0, [sp, #136]
  4055fc:	bl	401f70 <strchr@plt>
  405600:	str	x0, [sp, #72]
  405604:	mov	w1, #0x5d                  	// #93
  405608:	ldr	x0, [sp, #136]
  40560c:	bl	401e10 <strrchr@plt>
  405610:	str	x0, [sp, #136]
  405614:	ldr	x0, [sp, #72]
  405618:	add	x1, x0, #0x1
  40561c:	str	x1, [sp, #72]
  405620:	cmp	x0, #0x0
  405624:	b.eq	40567c <ferror@plt+0x35ac>  // b.none
  405628:	ldr	x0, [sp, #136]
  40562c:	cmp	x0, #0x0
  405630:	b.eq	40567c <ferror@plt+0x35ac>  // b.none
  405634:	ldr	x0, [sp, #136]
  405638:	add	x1, x0, #0x1
  40563c:	str	x1, [sp, #136]
  405640:	ldr	x1, [sp, #72]
  405644:	sub	x0, x0, x1
  405648:	mov	x1, x0
  40564c:	ldr	x0, [sp, #72]
  405650:	bl	404698 <ferror@plt+0x25c8>
  405654:	mov	x2, x0
  405658:	ldr	x0, [sp, #88]
  40565c:	ldr	w0, [x0, #20]
  405660:	mov	w1, w0
  405664:	mov	x0, x2
  405668:	bl	405a28 <ferror@plt+0x3958>
  40566c:	mov	x1, x0
  405670:	ldr	x0, [sp, #88]
  405674:	str	x1, [x0, #32]
  405678:	b	4056b8 <ferror@plt+0x35e8>
  40567c:	ldr	x0, [sp, #136]
  405680:	bl	40481c <ferror@plt+0x274c>
  405684:	mov	w1, #0x5d                  	// #93
  405688:	ldr	x0, [sp, #136]
  40568c:	bl	401e10 <strrchr@plt>
  405690:	str	x0, [sp, #136]
  405694:	ldr	x0, [sp, #136]
  405698:	cmp	x0, #0x0
  40569c:	b.ne	4056ac <ferror@plt+0x35dc>  // b.any
  4056a0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4056a4:	add	x0, x0, #0xda0
  4056a8:	bl	40481c <ferror@plt+0x274c>
  4056ac:	ldr	x0, [sp, #136]
  4056b0:	add	x0, x0, #0x1
  4056b4:	str	x0, [sp, #136]
  4056b8:	ldr	x0, [sp, #136]
  4056bc:	ldrb	w0, [x0]
  4056c0:	strb	w0, [sp, #71]
  4056c4:	ldr	x0, [sp, #144]
  4056c8:	strb	wzr, [x0]
  4056cc:	ldr	x0, [sp, #128]
  4056d0:	bl	401bb0 <strlen@plt>
  4056d4:	mov	x19, x0
  4056d8:	add	x0, sp, #0x30
  4056dc:	bl	401bb0 <strlen@plt>
  4056e0:	add	x0, x19, x0
  4056e4:	add	x0, x0, #0x1
  4056e8:	bl	404578 <ferror@plt+0x24a8>
  4056ec:	mov	x1, x0
  4056f0:	ldr	x0, [sp, #88]
  4056f4:	str	x1, [x0, #40]
  4056f8:	ldr	x0, [sp, #88]
  4056fc:	ldr	x0, [x0, #40]
  405700:	ldr	x1, [sp, #128]
  405704:	bl	401fa0 <strcpy@plt>
  405708:	ldr	x0, [sp, #88]
  40570c:	ldr	x0, [x0, #40]
  405710:	add	x1, sp, #0x30
  405714:	bl	401d60 <strcat@plt>
  405718:	ldr	x0, [sp, #136]
  40571c:	ldrb	w1, [sp, #71]
  405720:	strb	w1, [x0]
  405724:	ldr	x0, [sp, #88]
  405728:	ldr	x0, [x0, #40]
  40572c:	ldr	x2, [sp, #144]
  405730:	ldr	x1, [sp, #128]
  405734:	sub	x1, x2, x1
  405738:	add	x1, x0, x1
  40573c:	ldr	x0, [sp, #88]
  405740:	str	x1, [x0, #24]
  405744:	ldr	x0, [sp, #136]
  405748:	str	x0, [sp, #128]
  40574c:	ldr	x0, [sp, #88]
  405750:	ldr	w0, [x0, #16]
  405754:	and	w0, w0, #0x1
  405758:	cmp	w0, #0x0
  40575c:	b.ne	40579c <ferror@plt+0x36cc>  // b.any
  405760:	ldr	x0, [sp, #104]
  405764:	ldr	w0, [x0, #40]
  405768:	cmp	w0, #0x0
  40576c:	b.eq	40579c <ferror@plt+0x36cc>  // b.none
  405770:	ldr	w0, [sp, #124]
  405774:	add	w1, w0, #0x1
  405778:	str	w1, [sp, #124]
  40577c:	cmp	w0, #0x0
  405780:	b.eq	40579c <ferror@plt+0x36cc>  // b.none
  405784:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  405788:	add	x0, x0, #0xda8
  40578c:	bl	402080 <gettext@plt>
  405790:	mov	x1, x0
  405794:	mov	w0, #0x1                   	// #1
  405798:	bl	402000 <errx@plt>
  40579c:	ldr	x0, [sp, #128]
  4057a0:	ldrsb	w0, [x0]
  4057a4:	cmp	w0, #0x0
  4057a8:	b.ne	404ff0 <ferror@plt+0x2f20>  // b.any
  4057ac:	ldr	x0, [sp, #104]
  4057b0:	ldr	w0, [x0, #40]
  4057b4:	cmp	w0, #0x0
  4057b8:	b.ne	405810 <ferror@plt+0x3740>  // b.any
  4057bc:	ldr	x0, [sp, #104]
  4057c0:	ldr	x0, [x0, #16]
  4057c4:	str	x0, [sp, #152]
  4057c8:	b	4057fc <ferror@plt+0x372c>
  4057cc:	ldr	x0, [sp, #152]
  4057d0:	str	x0, [sp, #56]
  4057d4:	ldr	x0, [sp, #56]
  4057d8:	ldr	w1, [x0, #20]
  4057dc:	ldr	x0, [sp, #104]
  4057e0:	ldr	w0, [x0, #40]
  4057e4:	add	w1, w1, w0
  4057e8:	ldr	x0, [sp, #104]
  4057ec:	str	w1, [x0, #40]
  4057f0:	ldr	x0, [sp, #152]
  4057f4:	ldr	x0, [x0]
  4057f8:	str	x0, [sp, #152]
  4057fc:	ldr	x0, [sp, #104]
  405800:	add	x0, x0, #0x10
  405804:	ldr	x1, [sp, #152]
  405808:	cmp	x1, x0
  40580c:	b.ne	4057cc <ferror@plt+0x36fc>  // b.any
  405810:	ldr	x0, [sp, #160]
  405814:	ldr	x0, [x0]
  405818:	str	x0, [sp, #160]
  40581c:	ldr	x0, [sp, #40]
  405820:	add	x0, x0, #0x10
  405824:	ldr	x1, [sp, #160]
  405828:	cmp	x1, x0
  40582c:	b.ne	404fcc <ferror@plt+0x2efc>  // b.any
  405830:	ldr	x0, [sp, #40]
  405834:	ldr	x0, [x0, #16]
  405838:	str	x0, [sp, #160]
  40583c:	b	405a00 <ferror@plt+0x3930>
  405840:	ldr	x0, [sp, #160]
  405844:	str	x0, [sp, #112]
  405848:	ldr	x0, [sp, #112]
  40584c:	str	x0, [sp, #104]
  405850:	ldr	x2, [sp, #104]
  405854:	ldr	x0, [sp, #40]
  405858:	add	x0, x0, #0x10
  40585c:	mov	x1, x0
  405860:	mov	x0, x2
  405864:	bl	40454c <ferror@plt+0x247c>
  405868:	cmp	w0, #0x0
  40586c:	b.eq	4058f4 <ferror@plt+0x3824>  // b.none
  405870:	ldr	x0, [sp, #40]
  405874:	ldr	w0, [x0, #32]
  405878:	sxtw	x1, w0
  40587c:	ldr	x0, [sp, #32]
  405880:	ldr	x0, [x0, #16]
  405884:	cmp	x1, x0
  405888:	b.ge	4058f4 <ferror@plt+0x3824>  // b.tcont
  40588c:	ldr	x0, [sp, #104]
  405890:	ldr	w0, [x0, #32]
  405894:	and	w0, w0, #0x2
  405898:	cmp	w0, #0x0
  40589c:	b.ne	4058f4 <ferror@plt+0x3824>  // b.any
  4058a0:	ldr	x0, [sp, #104]
  4058a4:	ldr	w0, [x0, #40]
  4058a8:	cmp	w0, #0x0
  4058ac:	b.eq	4058f4 <ferror@plt+0x3824>  // b.none
  4058b0:	ldr	x0, [sp, #104]
  4058b4:	ldr	w0, [x0, #36]
  4058b8:	mov	w2, w0
  4058bc:	ldr	x0, [sp, #32]
  4058c0:	ldr	x1, [x0, #16]
  4058c4:	ldr	x0, [sp, #40]
  4058c8:	ldr	w0, [x0, #32]
  4058cc:	sxtw	x0, w0
  4058d0:	sub	x1, x1, x0
  4058d4:	ldr	x0, [sp, #104]
  4058d8:	ldr	w0, [x0, #40]
  4058dc:	sxtw	x0, w0
  4058e0:	sdiv	x0, x1, x0
  4058e4:	add	w0, w2, w0
  4058e8:	mov	w1, w0
  4058ec:	ldr	x0, [sp, #104]
  4058f0:	str	w1, [x0, #36]
  4058f4:	ldr	x0, [sp, #104]
  4058f8:	ldr	w0, [x0, #36]
  4058fc:	cmp	w0, #0x1
  405900:	b.le	4059f4 <ferror@plt+0x3924>
  405904:	ldr	x0, [sp, #104]
  405908:	add	x0, x0, #0x10
  40590c:	bl	404524 <ferror@plt+0x2454>
  405910:	cmp	w0, #0x0
  405914:	b.ne	4059f4 <ferror@plt+0x3924>  // b.any
  405918:	ldr	x0, [sp, #104]
  40591c:	add	x0, x0, #0x10
  405920:	cmp	x0, #0x0
  405924:	b.eq	405954 <ferror@plt+0x3884>  // b.none
  405928:	ldr	x0, [sp, #104]
  40592c:	ldr	x1, [x0, #24]
  405930:	ldr	x0, [sp, #104]
  405934:	add	x0, x0, #0x10
  405938:	cmp	x1, x0
  40593c:	b.eq	405954 <ferror@plt+0x3884>  // b.none
  405940:	ldr	x0, [sp, #104]
  405944:	ldr	x0, [x0, #24]
  405948:	str	x0, [sp, #96]
  40594c:	ldr	x0, [sp, #96]
  405950:	b	405958 <ferror@plt+0x3888>
  405954:	mov	x0, #0x0                   	// #0
  405958:	str	x0, [sp, #88]
  40595c:	ldr	x0, [sp, #88]
  405960:	cmp	x0, #0x0
  405964:	b.eq	4059f0 <ferror@plt+0x3920>  // b.none
  405968:	ldr	x0, [sp, #88]
  40596c:	ldr	x0, [x0, #40]
  405970:	str	x0, [sp, #144]
  405974:	str	xzr, [sp, #136]
  405978:	b	4059c4 <ferror@plt+0x38f4>
  40597c:	bl	401ed0 <__ctype_b_loc@plt>
  405980:	ldr	x1, [x0]
  405984:	ldr	x0, [sp, #144]
  405988:	ldrsb	w0, [x0]
  40598c:	sxtb	x0, w0
  405990:	lsl	x0, x0, #1
  405994:	add	x0, x1, x0
  405998:	ldrh	w0, [x0]
  40599c:	and	w0, w0, #0x2000
  4059a0:	cmp	w0, #0x0
  4059a4:	b.eq	4059b0 <ferror@plt+0x38e0>  // b.none
  4059a8:	ldr	x0, [sp, #144]
  4059ac:	b	4059b4 <ferror@plt+0x38e4>
  4059b0:	mov	x0, #0x0                   	// #0
  4059b4:	str	x0, [sp, #136]
  4059b8:	ldr	x0, [sp, #144]
  4059bc:	add	x0, x0, #0x1
  4059c0:	str	x0, [sp, #144]
  4059c4:	ldr	x0, [sp, #144]
  4059c8:	ldrsb	w0, [x0]
  4059cc:	cmp	w0, #0x0
  4059d0:	b.ne	40597c <ferror@plt+0x38ac>  // b.any
  4059d4:	ldr	x0, [sp, #136]
  4059d8:	cmp	x0, #0x0
  4059dc:	b.eq	4059f4 <ferror@plt+0x3924>  // b.none
  4059e0:	ldr	x0, [sp, #88]
  4059e4:	ldr	x1, [sp, #136]
  4059e8:	str	x1, [x0, #48]
  4059ec:	b	4059f4 <ferror@plt+0x3924>
  4059f0:	nop
  4059f4:	ldr	x0, [sp, #160]
  4059f8:	ldr	x0, [x0]
  4059fc:	str	x0, [sp, #160]
  405a00:	ldr	x0, [sp, #40]
  405a04:	add	x0, x0, #0x10
  405a08:	ldr	x1, [sp, #160]
  405a0c:	cmp	x1, x0
  405a10:	b.ne	405840 <ferror@plt+0x3770>  // b.any
  405a14:	nop
  405a18:	nop
  405a1c:	ldr	x19, [sp, #16]
  405a20:	ldp	x29, x30, [sp], #176
  405a24:	ret
  405a28:	stp	x29, x30, [sp, #-128]!
  405a2c:	mov	x29, sp
  405a30:	str	x19, [sp, #16]
  405a34:	str	x0, [sp, #40]
  405a38:	str	w1, [sp, #36]
  405a3c:	mov	x0, #0x10                  	// #16
  405a40:	bl	404578 <ferror@plt+0x24a8>
  405a44:	str	x0, [sp, #104]
  405a48:	mov	x1, #0x38                  	// #56
  405a4c:	mov	x0, #0x1                   	// #1
  405a50:	bl	4045c8 <ferror@plt+0x24f8>
  405a54:	str	x0, [sp, #96]
  405a58:	ldr	x0, [sp, #96]
  405a5c:	str	x0, [sp, #120]
  405a60:	ldr	x1, [sp, #96]
  405a64:	ldr	x0, [sp, #96]
  405a68:	str	x1, [x0]
  405a6c:	ldr	x1, [sp, #96]
  405a70:	ldr	x0, [sp, #96]
  405a74:	str	x1, [x0, #8]
  405a78:	ldr	x0, [sp, #104]
  405a7c:	ldr	x1, [sp, #104]
  405a80:	str	x1, [x0]
  405a84:	ldr	x0, [sp, #104]
  405a88:	ldr	x1, [sp, #104]
  405a8c:	str	x1, [x0, #8]
  405a90:	ldr	x0, [sp, #96]
  405a94:	ldr	x1, [sp, #104]
  405a98:	bl	4044f0 <ferror@plt+0x2420>
  405a9c:	ldr	x0, [sp, #40]
  405aa0:	str	x0, [sp, #88]
  405aa4:	b	405f50 <ferror@plt+0x3e80>
  405aa8:	ldr	x0, [sp, #40]
  405aac:	ldrsb	w0, [x0]
  405ab0:	cmp	w0, #0x21
  405ab4:	b.ne	405ad0 <ferror@plt+0x3a00>  // b.any
  405ab8:	ldr	x0, [sp, #120]
  405abc:	mov	w1, #0x1                   	// #1
  405ac0:	str	w1, [x0, #48]
  405ac4:	ldr	x0, [sp, #40]
  405ac8:	add	x0, x0, #0x1
  405acc:	str	x0, [sp, #40]
  405ad0:	ldr	x19, [sp, #40]
  405ad4:	ldr	x2, [sp, #40]
  405ad8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  405adc:	add	x1, x0, #0xdd8
  405ae0:	mov	x0, x2
  405ae4:	bl	402010 <strcspn@plt>
  405ae8:	mov	x1, x0
  405aec:	mov	x0, x19
  405af0:	bl	404698 <ferror@plt+0x25c8>
  405af4:	str	x0, [sp, #80]
  405af8:	ldr	x19, [sp, #40]
  405afc:	ldr	x0, [sp, #80]
  405b00:	bl	401bb0 <strlen@plt>
  405b04:	add	x0, x19, x0
  405b08:	str	x0, [sp, #40]
  405b0c:	ldr	x0, [sp, #80]
  405b10:	bl	40612c <ferror@plt+0x405c>
  405b14:	mov	x1, x0
  405b18:	ldr	x0, [sp, #120]
  405b1c:	str	x1, [x0, #16]
  405b20:	ldr	x0, [sp, #80]
  405b24:	bl	401f10 <free@plt>
  405b28:	ldr	x0, [sp, #120]
  405b2c:	ldr	x0, [x0, #16]
  405b30:	cmp	x0, #0x0
  405b34:	b.ne	405b40 <ferror@plt+0x3a70>  // b.any
  405b38:	mov	x0, #0x0                   	// #0
  405b3c:	b	405f70 <ferror@plt+0x3ea0>
  405b40:	ldr	x0, [sp, #40]
  405b44:	ldrsb	w0, [x0]
  405b48:	cmp	w0, #0x3a
  405b4c:	b.ne	405d10 <ferror@plt+0x3c40>  // b.any
  405b50:	ldr	x0, [sp, #40]
  405b54:	add	x0, x0, #0x1
  405b58:	str	x0, [sp, #40]
  405b5c:	ldr	x0, [sp, #40]
  405b60:	ldrsb	w0, [x0]
  405b64:	cmp	w0, #0x30
  405b68:	b.ne	405c14 <ferror@plt+0x3b44>  // b.any
  405b6c:	bl	402050 <__errno_location@plt>
  405b70:	str	wzr, [x0]
  405b74:	str	xzr, [sp, #56]
  405b78:	ldr	x0, [sp, #40]
  405b7c:	add	x0, x0, #0x1
  405b80:	ldrsb	w0, [x0]
  405b84:	cmp	w0, #0x78
  405b88:	b.eq	405ba0 <ferror@plt+0x3ad0>  // b.none
  405b8c:	ldr	x0, [sp, #40]
  405b90:	add	x0, x0, #0x1
  405b94:	ldrsb	w0, [x0]
  405b98:	cmp	w0, #0x58
  405b9c:	b.ne	405bc4 <ferror@plt+0x3af4>  // b.any
  405ba0:	ldr	x0, [sp, #40]
  405ba4:	add	x0, x0, #0x2
  405ba8:	add	x1, sp, #0x38
  405bac:	mov	w2, #0x10                  	// #16
  405bb0:	bl	401ba0 <strtoul@plt>
  405bb4:	mov	w1, w0
  405bb8:	ldr	x0, [sp, #120]
  405bbc:	str	w1, [x0, #36]
  405bc0:	b	405be0 <ferror@plt+0x3b10>
  405bc4:	ldr	x0, [sp, #40]
  405bc8:	add	x1, sp, #0x38
  405bcc:	mov	w2, #0x8                   	// #8
  405bd0:	bl	401ba0 <strtoul@plt>
  405bd4:	mov	w1, w0
  405bd8:	ldr	x0, [sp, #120]
  405bdc:	str	w1, [x0, #36]
  405be0:	bl	402050 <__errno_location@plt>
  405be4:	ldr	w0, [x0]
  405be8:	cmp	w0, #0x0
  405bec:	b.ne	405c00 <ferror@plt+0x3b30>  // b.any
  405bf0:	ldr	x1, [sp, #56]
  405bf4:	ldr	x0, [sp, #40]
  405bf8:	cmp	x1, x0
  405bfc:	b.ne	405c08 <ferror@plt+0x3b38>  // b.any
  405c00:	ldr	x0, [sp, #88]
  405c04:	bl	4047f4 <ferror@plt+0x2724>
  405c08:	ldr	x0, [sp, #56]
  405c0c:	str	x0, [sp, #40]
  405c10:	b	405d1c <ferror@plt+0x3c4c>
  405c14:	ldr	x0, [sp, #120]
  405c18:	mov	w1, #0xffffffff            	// #-1
  405c1c:	str	w1, [x0, #36]
  405c20:	ldr	x2, [sp, #40]
  405c24:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  405c28:	add	x1, x0, #0xde0
  405c2c:	mov	x0, x2
  405c30:	bl	402010 <strcspn@plt>
  405c34:	str	x0, [sp, #72]
  405c38:	ldr	x1, [sp, #40]
  405c3c:	ldr	x0, [sp, #72]
  405c40:	add	x0, x1, x0
  405c44:	ldrb	w0, [x0]
  405c48:	strb	w0, [sp, #71]
  405c4c:	ldr	x1, [sp, #40]
  405c50:	ldr	x0, [sp, #72]
  405c54:	add	x0, x1, x0
  405c58:	strb	wzr, [x0]
  405c5c:	ldr	x0, [sp, #40]
  405c60:	mov	w1, #0x40                  	// #64
  405c64:	bl	401e10 <strrchr@plt>
  405c68:	str	x0, [sp, #112]
  405c6c:	ldr	x0, [sp, #112]
  405c70:	cmp	x0, #0x0
  405c74:	b.eq	405cc8 <ferror@plt+0x3bf8>  // b.none
  405c78:	ldr	x0, [sp, #112]
  405c7c:	add	x0, x0, #0x1
  405c80:	ldrsb	w0, [x0]
  405c84:	cmp	w0, #0x0
  405c88:	b.eq	405c98 <ferror@plt+0x3bc8>  // b.none
  405c8c:	ldr	x0, [sp, #112]
  405c90:	sub	x0, x0, #0x1
  405c94:	str	x0, [sp, #112]
  405c98:	ldr	x2, [sp, #40]
  405c9c:	ldr	x0, [sp, #40]
  405ca0:	ldr	x1, [sp, #112]
  405ca4:	sub	x0, x1, x0
  405ca8:	add	x0, x0, #0x1
  405cac:	mov	x1, x0
  405cb0:	mov	x0, x2
  405cb4:	bl	404698 <ferror@plt+0x25c8>
  405cb8:	mov	x1, x0
  405cbc:	ldr	x0, [sp, #120]
  405cc0:	str	x1, [x0, #40]
  405cc4:	b	405ce0 <ferror@plt+0x3c10>
  405cc8:	ldr	x0, [sp, #40]
  405ccc:	ldr	x1, [sp, #72]
  405cd0:	bl	404698 <ferror@plt+0x25c8>
  405cd4:	mov	x1, x0
  405cd8:	ldr	x0, [sp, #120]
  405cdc:	str	x1, [x0, #40]
  405ce0:	ldr	x1, [sp, #40]
  405ce4:	ldr	x0, [sp, #72]
  405ce8:	add	x0, x1, x0
  405cec:	ldrb	w1, [sp, #71]
  405cf0:	strb	w1, [x0]
  405cf4:	ldr	x19, [sp, #40]
  405cf8:	ldr	x0, [sp, #120]
  405cfc:	ldr	x0, [x0, #40]
  405d00:	bl	401bb0 <strlen@plt>
  405d04:	add	x0, x19, x0
  405d08:	str	x0, [sp, #40]
  405d0c:	b	405d1c <ferror@plt+0x3c4c>
  405d10:	ldr	x0, [sp, #120]
  405d14:	mov	w1, #0xffffffff            	// #-1
  405d18:	str	w1, [x0, #36]
  405d1c:	ldr	x0, [sp, #120]
  405d20:	ldr	w1, [sp, #36]
  405d24:	str	w1, [x0, #32]
  405d28:	ldr	x0, [sp, #40]
  405d2c:	cmp	x0, #0x0
  405d30:	b.eq	405eac <ferror@plt+0x3ddc>  // b.none
  405d34:	ldr	x0, [sp, #40]
  405d38:	ldrsb	w0, [x0]
  405d3c:	cmp	w0, #0x40
  405d40:	b.ne	405eac <ferror@plt+0x3ddc>  // b.any
  405d44:	bl	402050 <__errno_location@plt>
  405d48:	str	wzr, [x0]
  405d4c:	ldr	x0, [sp, #40]
  405d50:	add	x0, x0, #0x1
  405d54:	str	x0, [sp, #40]
  405d58:	ldr	x0, [sp, #40]
  405d5c:	add	x1, sp, #0x28
  405d60:	mov	w2, #0xa                   	// #10
  405d64:	bl	401ba0 <strtoul@plt>
  405d68:	mov	x1, x0
  405d6c:	ldr	x0, [sp, #120]
  405d70:	str	x1, [x0, #24]
  405d74:	bl	402050 <__errno_location@plt>
  405d78:	ldr	w0, [x0]
  405d7c:	cmp	w0, #0x0
  405d80:	b.eq	405d8c <ferror@plt+0x3cbc>  // b.none
  405d84:	ldr	x0, [sp, #88]
  405d88:	bl	4047f4 <ferror@plt+0x2724>
  405d8c:	ldr	x0, [sp, #40]
  405d90:	ldrsb	w0, [x0]
  405d94:	cmp	w0, #0x2d
  405d98:	b.ne	405eb8 <ferror@plt+0x3de8>  // b.any
  405d9c:	ldr	x0, [sp, #40]
  405da0:	add	x0, x0, #0x1
  405da4:	str	x0, [sp, #40]
  405da8:	bl	402050 <__errno_location@plt>
  405dac:	str	wzr, [x0]
  405db0:	ldr	x0, [sp, #40]
  405db4:	add	x1, sp, #0x28
  405db8:	mov	w2, #0xa                   	// #10
  405dbc:	bl	401ba0 <strtoul@plt>
  405dc0:	mov	w1, w0
  405dc4:	ldr	x0, [sp, #120]
  405dc8:	ldr	x0, [x0, #24]
  405dcc:	sub	w0, w1, w0
  405dd0:	add	w0, w0, #0x1
  405dd4:	mov	w1, w0
  405dd8:	ldr	x0, [sp, #120]
  405ddc:	str	w1, [x0, #32]
  405de0:	bl	402050 <__errno_location@plt>
  405de4:	ldr	w0, [x0]
  405de8:	cmp	w0, #0x0
  405dec:	b.eq	405df8 <ferror@plt+0x3d28>  // b.none
  405df0:	ldr	x0, [sp, #88]
  405df4:	bl	4047f4 <ferror@plt+0x2724>
  405df8:	ldr	x0, [sp, #120]
  405dfc:	ldr	w0, [x0, #32]
  405e00:	cmp	w0, #0x0
  405e04:	b.ge	405e94 <ferror@plt+0x3dc4>  // b.tcont
  405e08:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  405e0c:	add	x0, x0, #0xda0
  405e10:	bl	4047ac <ferror@plt+0x26dc>
  405e14:	mov	x1, #0x38                  	// #56
  405e18:	mov	x0, #0x1                   	// #1
  405e1c:	bl	4045c8 <ferror@plt+0x24f8>
  405e20:	str	x0, [sp, #96]
  405e24:	mov	x2, #0x38                  	// #56
  405e28:	ldr	x1, [sp, #120]
  405e2c:	ldr	x0, [sp, #96]
  405e30:	bl	401b80 <memcpy@plt>
  405e34:	ldr	x0, [sp, #96]
  405e38:	ldr	w1, [sp, #36]
  405e3c:	str	w1, [x0, #32]
  405e40:	ldr	x1, [sp, #96]
  405e44:	ldr	x0, [sp, #96]
  405e48:	str	x1, [x0]
  405e4c:	ldr	x1, [sp, #96]
  405e50:	ldr	x0, [sp, #96]
  405e54:	str	x1, [x0, #8]
  405e58:	ldr	x0, [sp, #96]
  405e5c:	ldr	x1, [sp, #104]
  405e60:	bl	4044f0 <ferror@plt+0x2420>
  405e64:	ldr	x0, [sp, #120]
  405e68:	ldr	x1, [x0, #24]
  405e6c:	ldrsw	x0, [sp, #36]
  405e70:	add	x1, x1, x0
  405e74:	ldr	x0, [sp, #120]
  405e78:	str	x1, [x0, #24]
  405e7c:	ldr	x0, [sp, #120]
  405e80:	ldr	w1, [x0, #32]
  405e84:	ldr	w0, [sp, #36]
  405e88:	sub	w1, w1, w0
  405e8c:	ldr	x0, [sp, #120]
  405e90:	str	w1, [x0, #32]
  405e94:	ldr	x0, [sp, #120]
  405e98:	ldr	w0, [x0, #32]
  405e9c:	ldr	w1, [sp, #36]
  405ea0:	cmp	w1, w0
  405ea4:	b.lt	405e14 <ferror@plt+0x3d44>  // b.tstop
  405ea8:	b	405eb8 <ferror@plt+0x3de8>
  405eac:	ldr	x0, [sp, #120]
  405eb0:	mov	x1, #0xffffffffffffffff    	// #-1
  405eb4:	str	x1, [x0, #24]
  405eb8:	ldr	x0, [sp, #120]
  405ebc:	ldr	x0, [x0, #40]
  405ec0:	cmp	x0, #0x0
  405ec4:	b.eq	405ef4 <ferror@plt+0x3e24>  // b.none
  405ec8:	ldr	x0, [sp, #120]
  405ecc:	ldr	x0, [x0, #40]
  405ed0:	bl	401bb0 <strlen@plt>
  405ed4:	mov	w1, w0
  405ed8:	ldr	x0, [sp, #120]
  405edc:	ldr	w0, [x0, #32]
  405ee0:	cmp	w1, w0
  405ee4:	b.eq	405ef4 <ferror@plt+0x3e24>  // b.none
  405ee8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  405eec:	add	x0, x0, #0xda0
  405ef0:	bl	4047ac <ferror@plt+0x26dc>
  405ef4:	ldr	x0, [sp, #40]
  405ef8:	cmp	x0, #0x0
  405efc:	b.eq	405f50 <ferror@plt+0x3e80>  // b.none
  405f00:	ldr	x0, [sp, #40]
  405f04:	ldrsb	w0, [x0]
  405f08:	cmp	w0, #0x2c
  405f0c:	b.ne	405f50 <ferror@plt+0x3e80>  // b.any
  405f10:	ldr	x0, [sp, #40]
  405f14:	add	x0, x0, #0x1
  405f18:	str	x0, [sp, #40]
  405f1c:	mov	x1, #0x38                  	// #56
  405f20:	mov	x0, #0x1                   	// #1
  405f24:	bl	4045c8 <ferror@plt+0x24f8>
  405f28:	str	x0, [sp, #120]
  405f2c:	ldr	x1, [sp, #120]
  405f30:	ldr	x0, [sp, #120]
  405f34:	str	x1, [x0]
  405f38:	ldr	x1, [sp, #120]
  405f3c:	ldr	x0, [sp, #120]
  405f40:	str	x1, [x0, #8]
  405f44:	ldr	x0, [sp, #120]
  405f48:	ldr	x1, [sp, #104]
  405f4c:	bl	4044f0 <ferror@plt+0x2420>
  405f50:	ldr	x0, [sp, #40]
  405f54:	cmp	x0, #0x0
  405f58:	b.eq	405f6c <ferror@plt+0x3e9c>  // b.none
  405f5c:	ldr	x0, [sp, #40]
  405f60:	ldrsb	w0, [x0]
  405f64:	cmp	w0, #0x0
  405f68:	b.ne	405aa8 <ferror@plt+0x39d8>  // b.any
  405f6c:	ldr	x0, [sp, #104]
  405f70:	ldr	x19, [sp, #16]
  405f74:	ldp	x29, x30, [sp], #128
  405f78:	ret
  405f7c:	sub	sp, sp, #0x20
  405f80:	str	x0, [sp, #8]
  405f84:	ldr	x0, [sp, #8]
  405f88:	str	x0, [sp, #24]
  405f8c:	ldr	x0, [sp, #8]
  405f90:	ldrsb	w0, [x0]
  405f94:	cmp	w0, #0x0
  405f98:	b.ne	405fb0 <ferror@plt+0x3ee0>  // b.any
  405f9c:	ldr	x0, [sp, #8]
  405fa0:	ldrsb	w1, [x0]
  405fa4:	ldr	x0, [sp, #24]
  405fa8:	strb	w1, [x0]
  405fac:	b	4060dc <ferror@plt+0x400c>
  405fb0:	ldr	x0, [sp, #8]
  405fb4:	ldrsb	w0, [x0]
  405fb8:	cmp	w0, #0x5c
  405fbc:	b.ne	4060bc <ferror@plt+0x3fec>  // b.any
  405fc0:	ldr	x0, [sp, #8]
  405fc4:	add	x0, x0, #0x1
  405fc8:	str	x0, [sp, #8]
  405fcc:	ldr	x0, [sp, #8]
  405fd0:	ldrsb	w0, [x0]
  405fd4:	cmp	w0, #0x76
  405fd8:	b.eq	406098 <ferror@plt+0x3fc8>  // b.none
  405fdc:	cmp	w0, #0x76
  405fe0:	b.gt	4060a8 <ferror@plt+0x3fd8>
  405fe4:	cmp	w0, #0x74
  405fe8:	b.eq	406088 <ferror@plt+0x3fb8>  // b.none
  405fec:	cmp	w0, #0x74
  405ff0:	b.gt	4060a8 <ferror@plt+0x3fd8>
  405ff4:	cmp	w0, #0x72
  405ff8:	b.eq	406078 <ferror@plt+0x3fa8>  // b.none
  405ffc:	cmp	w0, #0x72
  406000:	b.gt	4060a8 <ferror@plt+0x3fd8>
  406004:	cmp	w0, #0x6e
  406008:	b.eq	406068 <ferror@plt+0x3f98>  // b.none
  40600c:	cmp	w0, #0x6e
  406010:	b.gt	4060a8 <ferror@plt+0x3fd8>
  406014:	cmp	w0, #0x66
  406018:	b.eq	406058 <ferror@plt+0x3f88>  // b.none
  40601c:	cmp	w0, #0x66
  406020:	b.gt	4060a8 <ferror@plt+0x3fd8>
  406024:	cmp	w0, #0x61
  406028:	b.eq	406038 <ferror@plt+0x3f68>  // b.none
  40602c:	cmp	w0, #0x62
  406030:	b.eq	406048 <ferror@plt+0x3f78>  // b.none
  406034:	b	4060a8 <ferror@plt+0x3fd8>
  406038:	ldr	x0, [sp, #24]
  40603c:	mov	w1, #0x7                   	// #7
  406040:	strb	w1, [x0]
  406044:	b	4060c0 <ferror@plt+0x3ff0>
  406048:	ldr	x0, [sp, #24]
  40604c:	mov	w1, #0x8                   	// #8
  406050:	strb	w1, [x0]
  406054:	b	4060c0 <ferror@plt+0x3ff0>
  406058:	ldr	x0, [sp, #24]
  40605c:	mov	w1, #0xc                   	// #12
  406060:	strb	w1, [x0]
  406064:	b	4060c0 <ferror@plt+0x3ff0>
  406068:	ldr	x0, [sp, #24]
  40606c:	mov	w1, #0xa                   	// #10
  406070:	strb	w1, [x0]
  406074:	b	4060c0 <ferror@plt+0x3ff0>
  406078:	ldr	x0, [sp, #24]
  40607c:	mov	w1, #0xd                   	// #13
  406080:	strb	w1, [x0]
  406084:	b	4060c0 <ferror@plt+0x3ff0>
  406088:	ldr	x0, [sp, #24]
  40608c:	mov	w1, #0x9                   	// #9
  406090:	strb	w1, [x0]
  406094:	b	4060c0 <ferror@plt+0x3ff0>
  406098:	ldr	x0, [sp, #24]
  40609c:	mov	w1, #0xb                   	// #11
  4060a0:	strb	w1, [x0]
  4060a4:	b	4060c0 <ferror@plt+0x3ff0>
  4060a8:	ldr	x0, [sp, #8]
  4060ac:	ldrsb	w1, [x0]
  4060b0:	ldr	x0, [sp, #24]
  4060b4:	strb	w1, [x0]
  4060b8:	b	4060c0 <ferror@plt+0x3ff0>
  4060bc:	nop
  4060c0:	ldr	x0, [sp, #8]
  4060c4:	add	x0, x0, #0x1
  4060c8:	str	x0, [sp, #8]
  4060cc:	ldr	x0, [sp, #24]
  4060d0:	add	x0, x0, #0x1
  4060d4:	str	x0, [sp, #24]
  4060d8:	b	405f8c <ferror@plt+0x3ebc>
  4060dc:	nop
  4060e0:	add	sp, sp, #0x20
  4060e4:	ret
  4060e8:	stp	x29, x30, [sp, #-48]!
  4060ec:	mov	x29, sp
  4060f0:	str	x0, [sp, #24]
  4060f4:	str	x1, [sp, #16]
  4060f8:	ldr	x0, [sp, #24]
  4060fc:	str	x0, [sp, #40]
  406100:	ldr	x0, [sp, #16]
  406104:	str	x0, [sp, #32]
  406108:	ldr	x0, [sp, #40]
  40610c:	ldr	x2, [x0]
  406110:	ldr	x0, [sp, #32]
  406114:	ldr	x0, [x0]
  406118:	mov	x1, x0
  40611c:	mov	x0, x2
  406120:	bl	401eb0 <strcmp@plt>
  406124:	ldp	x29, x30, [sp], #48
  406128:	ret
  40612c:	stp	x29, x30, [sp, #-64]!
  406130:	mov	x29, sp
  406134:	str	x0, [sp, #24]
  406138:	stp	xzr, xzr, [sp, #40]
  40613c:	ldr	x0, [sp, #24]
  406140:	str	x0, [sp, #40]
  406144:	ldr	x0, [sp, #24]
  406148:	cmp	x0, #0x0
  40614c:	b.ne	406158 <ferror@plt+0x4088>  // b.any
  406150:	mov	x0, #0x0                   	// #0
  406154:	b	40619c <ferror@plt+0x40cc>
  406158:	add	x5, sp, #0x28
  40615c:	adrp	x0, 406000 <ferror@plt+0x3f30>
  406160:	add	x4, x0, #0xe8
  406164:	mov	x3, #0x10                  	// #16
  406168:	mov	x2, #0x15                  	// #21
  40616c:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  406170:	add	x1, x0, #0xc88
  406174:	mov	x0, x5
  406178:	bl	401da0 <bsearch@plt>
  40617c:	str	x0, [sp, #56]
  406180:	ldr	x0, [sp, #56]
  406184:	cmp	x0, #0x0
  406188:	b.eq	406198 <ferror@plt+0x40c8>  // b.none
  40618c:	ldr	x0, [sp, #56]
  406190:	ldr	x0, [x0, #8]
  406194:	b	40619c <ferror@plt+0x40cc>
  406198:	mov	x0, #0x0                   	// #0
  40619c:	ldp	x29, x30, [sp], #64
  4061a0:	ret
  4061a4:	sub	sp, sp, #0x10
  4061a8:	str	w0, [sp, #12]
  4061ac:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4061b0:	add	x0, x0, #0x3e0
  4061b4:	ldr	w1, [sp, #12]
  4061b8:	str	w1, [x0]
  4061bc:	nop
  4061c0:	add	sp, sp, #0x10
  4061c4:	ret
  4061c8:	sub	sp, sp, #0x10
  4061cc:	str	x0, [sp, #8]
  4061d0:	str	w1, [sp, #4]
  4061d4:	str	w2, [sp]
  4061d8:	b	406228 <ferror@plt+0x4158>
  4061dc:	ldr	x0, [sp, #8]
  4061e0:	ldr	x1, [x0]
  4061e4:	ldrsw	x0, [sp, #4]
  4061e8:	mov	x2, #0x0                   	// #0
  4061ec:	umulh	x0, x1, x0
  4061f0:	cmp	x0, #0x0
  4061f4:	b.eq	4061fc <ferror@plt+0x412c>  // b.none
  4061f8:	mov	x2, #0x1                   	// #1
  4061fc:	mov	x0, x2
  406200:	cmp	x0, #0x0
  406204:	b.eq	406210 <ferror@plt+0x4140>  // b.none
  406208:	mov	w0, #0xffffffde            	// #-34
  40620c:	b	406240 <ferror@plt+0x4170>
  406210:	ldr	x0, [sp, #8]
  406214:	ldr	x1, [x0]
  406218:	ldrsw	x0, [sp, #4]
  40621c:	mul	x1, x1, x0
  406220:	ldr	x0, [sp, #8]
  406224:	str	x1, [x0]
  406228:	ldr	w0, [sp]
  40622c:	sub	w1, w0, #0x1
  406230:	str	w1, [sp]
  406234:	cmp	w0, #0x0
  406238:	b.ne	4061dc <ferror@plt+0x410c>  // b.any
  40623c:	mov	w0, #0x0                   	// #0
  406240:	add	sp, sp, #0x10
  406244:	ret
  406248:	stp	x29, x30, [sp, #-192]!
  40624c:	mov	x29, sp
  406250:	str	x0, [sp, #40]
  406254:	str	x1, [sp, #32]
  406258:	str	x2, [sp, #24]
  40625c:	str	xzr, [sp, #176]
  406260:	mov	w0, #0x400                 	// #1024
  406264:	str	w0, [sp, #172]
  406268:	str	wzr, [sp, #168]
  40626c:	str	wzr, [sp, #164]
  406270:	str	wzr, [sp, #160]
  406274:	ldr	x0, [sp, #32]
  406278:	str	xzr, [x0]
  40627c:	ldr	x0, [sp, #40]
  406280:	cmp	x0, #0x0
  406284:	b.eq	406298 <ferror@plt+0x41c8>  // b.none
  406288:	ldr	x0, [sp, #40]
  40628c:	ldrsb	w0, [x0]
  406290:	cmp	w0, #0x0
  406294:	b.ne	4062a4 <ferror@plt+0x41d4>  // b.any
  406298:	mov	w0, #0xffffffea            	// #-22
  40629c:	str	w0, [sp, #168]
  4062a0:	b	40688c <ferror@plt+0x47bc>
  4062a4:	ldr	x0, [sp, #40]
  4062a8:	str	x0, [sp, #184]
  4062ac:	b	4062bc <ferror@plt+0x41ec>
  4062b0:	ldr	x0, [sp, #184]
  4062b4:	add	x0, x0, #0x1
  4062b8:	str	x0, [sp, #184]
  4062bc:	bl	401ed0 <__ctype_b_loc@plt>
  4062c0:	ldr	x1, [x0]
  4062c4:	ldr	x0, [sp, #184]
  4062c8:	ldrsb	w0, [x0]
  4062cc:	and	w0, w0, #0xff
  4062d0:	and	x0, x0, #0xff
  4062d4:	lsl	x0, x0, #1
  4062d8:	add	x0, x1, x0
  4062dc:	ldrh	w0, [x0]
  4062e0:	and	w0, w0, #0x2000
  4062e4:	cmp	w0, #0x0
  4062e8:	b.ne	4062b0 <ferror@plt+0x41e0>  // b.any
  4062ec:	ldr	x0, [sp, #184]
  4062f0:	ldrsb	w0, [x0]
  4062f4:	cmp	w0, #0x2d
  4062f8:	b.ne	406308 <ferror@plt+0x4238>  // b.any
  4062fc:	mov	w0, #0xffffffea            	// #-22
  406300:	str	w0, [sp, #168]
  406304:	b	40688c <ferror@plt+0x47bc>
  406308:	bl	402050 <__errno_location@plt>
  40630c:	str	wzr, [x0]
  406310:	str	xzr, [sp, #72]
  406314:	add	x0, sp, #0x48
  406318:	mov	w2, #0x0                   	// #0
  40631c:	mov	x1, x0
  406320:	ldr	x0, [sp, #40]
  406324:	bl	401e30 <strtoumax@plt>
  406328:	str	x0, [sp, #64]
  40632c:	ldr	x0, [sp, #72]
  406330:	ldr	x1, [sp, #40]
  406334:	cmp	x1, x0
  406338:	b.eq	406364 <ferror@plt+0x4294>  // b.none
  40633c:	bl	402050 <__errno_location@plt>
  406340:	ldr	w0, [x0]
  406344:	cmp	w0, #0x0
  406348:	b.eq	406390 <ferror@plt+0x42c0>  // b.none
  40634c:	ldr	x0, [sp, #64]
  406350:	cmn	x0, #0x1
  406354:	b.eq	406364 <ferror@plt+0x4294>  // b.none
  406358:	ldr	x0, [sp, #64]
  40635c:	cmp	x0, #0x0
  406360:	b.ne	406390 <ferror@plt+0x42c0>  // b.any
  406364:	bl	402050 <__errno_location@plt>
  406368:	ldr	w0, [x0]
  40636c:	cmp	w0, #0x0
  406370:	b.eq	406384 <ferror@plt+0x42b4>  // b.none
  406374:	bl	402050 <__errno_location@plt>
  406378:	ldr	w0, [x0]
  40637c:	neg	w0, w0
  406380:	b	406388 <ferror@plt+0x42b8>
  406384:	mov	w0, #0xffffffea            	// #-22
  406388:	str	w0, [sp, #168]
  40638c:	b	40688c <ferror@plt+0x47bc>
  406390:	ldr	x0, [sp, #72]
  406394:	cmp	x0, #0x0
  406398:	b.eq	406874 <ferror@plt+0x47a4>  // b.none
  40639c:	ldr	x0, [sp, #72]
  4063a0:	ldrsb	w0, [x0]
  4063a4:	cmp	w0, #0x0
  4063a8:	b.eq	406874 <ferror@plt+0x47a4>  // b.none
  4063ac:	ldr	x0, [sp, #72]
  4063b0:	str	x0, [sp, #184]
  4063b4:	ldr	x0, [sp, #184]
  4063b8:	add	x0, x0, #0x1
  4063bc:	ldrsb	w0, [x0]
  4063c0:	cmp	w0, #0x69
  4063c4:	b.ne	406410 <ferror@plt+0x4340>  // b.any
  4063c8:	ldr	x0, [sp, #184]
  4063cc:	add	x0, x0, #0x2
  4063d0:	ldrsb	w0, [x0]
  4063d4:	cmp	w0, #0x42
  4063d8:	b.eq	4063f0 <ferror@plt+0x4320>  // b.none
  4063dc:	ldr	x0, [sp, #184]
  4063e0:	add	x0, x0, #0x2
  4063e4:	ldrsb	w0, [x0]
  4063e8:	cmp	w0, #0x62
  4063ec:	b.ne	406410 <ferror@plt+0x4340>  // b.any
  4063f0:	ldr	x0, [sp, #184]
  4063f4:	add	x0, x0, #0x3
  4063f8:	ldrsb	w0, [x0]
  4063fc:	cmp	w0, #0x0
  406400:	b.ne	406410 <ferror@plt+0x4340>  // b.any
  406404:	mov	w0, #0x400                 	// #1024
  406408:	str	w0, [sp, #172]
  40640c:	b	406648 <ferror@plt+0x4578>
  406410:	ldr	x0, [sp, #184]
  406414:	add	x0, x0, #0x1
  406418:	ldrsb	w0, [x0]
  40641c:	cmp	w0, #0x42
  406420:	b.eq	406438 <ferror@plt+0x4368>  // b.none
  406424:	ldr	x0, [sp, #184]
  406428:	add	x0, x0, #0x1
  40642c:	ldrsb	w0, [x0]
  406430:	cmp	w0, #0x62
  406434:	b.ne	406458 <ferror@plt+0x4388>  // b.any
  406438:	ldr	x0, [sp, #184]
  40643c:	add	x0, x0, #0x2
  406440:	ldrsb	w0, [x0]
  406444:	cmp	w0, #0x0
  406448:	b.ne	406458 <ferror@plt+0x4388>  // b.any
  40644c:	mov	w0, #0x3e8                 	// #1000
  406450:	str	w0, [sp, #172]
  406454:	b	406648 <ferror@plt+0x4578>
  406458:	ldr	x0, [sp, #184]
  40645c:	add	x0, x0, #0x1
  406460:	ldrsb	w0, [x0]
  406464:	cmp	w0, #0x0
  406468:	b.eq	406648 <ferror@plt+0x4578>  // b.none
  40646c:	bl	401cb0 <localeconv@plt>
  406470:	str	x0, [sp, #128]
  406474:	ldr	x0, [sp, #128]
  406478:	cmp	x0, #0x0
  40647c:	b.eq	40648c <ferror@plt+0x43bc>  // b.none
  406480:	ldr	x0, [sp, #128]
  406484:	ldr	x0, [x0]
  406488:	b	406490 <ferror@plt+0x43c0>
  40648c:	mov	x0, #0x0                   	// #0
  406490:	str	x0, [sp, #120]
  406494:	ldr	x0, [sp, #120]
  406498:	cmp	x0, #0x0
  40649c:	b.eq	4064ac <ferror@plt+0x43dc>  // b.none
  4064a0:	ldr	x0, [sp, #120]
  4064a4:	bl	401bb0 <strlen@plt>
  4064a8:	b	4064b0 <ferror@plt+0x43e0>
  4064ac:	mov	x0, #0x0                   	// #0
  4064b0:	str	x0, [sp, #112]
  4064b4:	ldr	x0, [sp, #176]
  4064b8:	cmp	x0, #0x0
  4064bc:	b.ne	40663c <ferror@plt+0x456c>  // b.any
  4064c0:	ldr	x0, [sp, #184]
  4064c4:	ldrsb	w0, [x0]
  4064c8:	cmp	w0, #0x0
  4064cc:	b.eq	40663c <ferror@plt+0x456c>  // b.none
  4064d0:	ldr	x0, [sp, #120]
  4064d4:	cmp	x0, #0x0
  4064d8:	b.eq	40663c <ferror@plt+0x456c>  // b.none
  4064dc:	ldr	x2, [sp, #112]
  4064e0:	ldr	x1, [sp, #184]
  4064e4:	ldr	x0, [sp, #120]
  4064e8:	bl	401d30 <strncmp@plt>
  4064ec:	cmp	w0, #0x0
  4064f0:	b.ne	40663c <ferror@plt+0x456c>  // b.any
  4064f4:	ldr	x1, [sp, #184]
  4064f8:	ldr	x0, [sp, #112]
  4064fc:	add	x0, x1, x0
  406500:	str	x0, [sp, #104]
  406504:	ldr	x0, [sp, #104]
  406508:	str	x0, [sp, #184]
  40650c:	b	406528 <ferror@plt+0x4458>
  406510:	ldr	w0, [sp, #160]
  406514:	add	w0, w0, #0x1
  406518:	str	w0, [sp, #160]
  40651c:	ldr	x0, [sp, #184]
  406520:	add	x0, x0, #0x1
  406524:	str	x0, [sp, #184]
  406528:	ldr	x0, [sp, #184]
  40652c:	ldrsb	w0, [x0]
  406530:	cmp	w0, #0x30
  406534:	b.eq	406510 <ferror@plt+0x4440>  // b.none
  406538:	ldr	x0, [sp, #184]
  40653c:	str	x0, [sp, #104]
  406540:	bl	401ed0 <__ctype_b_loc@plt>
  406544:	ldr	x1, [x0]
  406548:	ldr	x0, [sp, #104]
  40654c:	ldrsb	w0, [x0]
  406550:	sxtb	x0, w0
  406554:	lsl	x0, x0, #1
  406558:	add	x0, x1, x0
  40655c:	ldrh	w0, [x0]
  406560:	and	w0, w0, #0x800
  406564:	cmp	w0, #0x0
  406568:	b.eq	4065f4 <ferror@plt+0x4524>  // b.none
  40656c:	bl	402050 <__errno_location@plt>
  406570:	str	wzr, [x0]
  406574:	str	xzr, [sp, #72]
  406578:	add	x0, sp, #0x48
  40657c:	mov	w2, #0x0                   	// #0
  406580:	mov	x1, x0
  406584:	ldr	x0, [sp, #104]
  406588:	bl	401e30 <strtoumax@plt>
  40658c:	str	x0, [sp, #176]
  406590:	ldr	x0, [sp, #72]
  406594:	ldr	x1, [sp, #104]
  406598:	cmp	x1, x0
  40659c:	b.eq	4065c8 <ferror@plt+0x44f8>  // b.none
  4065a0:	bl	402050 <__errno_location@plt>
  4065a4:	ldr	w0, [x0]
  4065a8:	cmp	w0, #0x0
  4065ac:	b.eq	4065fc <ferror@plt+0x452c>  // b.none
  4065b0:	ldr	x0, [sp, #176]
  4065b4:	cmn	x0, #0x1
  4065b8:	b.eq	4065c8 <ferror@plt+0x44f8>  // b.none
  4065bc:	ldr	x0, [sp, #176]
  4065c0:	cmp	x0, #0x0
  4065c4:	b.ne	4065fc <ferror@plt+0x452c>  // b.any
  4065c8:	bl	402050 <__errno_location@plt>
  4065cc:	ldr	w0, [x0]
  4065d0:	cmp	w0, #0x0
  4065d4:	b.eq	4065e8 <ferror@plt+0x4518>  // b.none
  4065d8:	bl	402050 <__errno_location@plt>
  4065dc:	ldr	w0, [x0]
  4065e0:	neg	w0, w0
  4065e4:	b	4065ec <ferror@plt+0x451c>
  4065e8:	mov	w0, #0xffffffea            	// #-22
  4065ec:	str	w0, [sp, #168]
  4065f0:	b	40688c <ferror@plt+0x47bc>
  4065f4:	ldr	x0, [sp, #184]
  4065f8:	str	x0, [sp, #72]
  4065fc:	ldr	x0, [sp, #176]
  406600:	cmp	x0, #0x0
  406604:	b.eq	406630 <ferror@plt+0x4560>  // b.none
  406608:	ldr	x0, [sp, #72]
  40660c:	cmp	x0, #0x0
  406610:	b.eq	406624 <ferror@plt+0x4554>  // b.none
  406614:	ldr	x0, [sp, #72]
  406618:	ldrsb	w0, [x0]
  40661c:	cmp	w0, #0x0
  406620:	b.ne	406630 <ferror@plt+0x4560>  // b.any
  406624:	mov	w0, #0xffffffea            	// #-22
  406628:	str	w0, [sp, #168]
  40662c:	b	40688c <ferror@plt+0x47bc>
  406630:	ldr	x0, [sp, #72]
  406634:	str	x0, [sp, #184]
  406638:	b	4063b4 <ferror@plt+0x42e4>
  40663c:	mov	w0, #0xffffffea            	// #-22
  406640:	str	w0, [sp, #168]
  406644:	b	40688c <ferror@plt+0x47bc>
  406648:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40664c:	add	x0, x0, #0x3e8
  406650:	ldr	x2, [x0]
  406654:	ldr	x0, [sp, #184]
  406658:	ldrsb	w0, [x0]
  40665c:	mov	w1, w0
  406660:	mov	x0, x2
  406664:	bl	401f70 <strchr@plt>
  406668:	str	x0, [sp, #96]
  40666c:	ldr	x0, [sp, #96]
  406670:	cmp	x0, #0x0
  406674:	b.eq	406698 <ferror@plt+0x45c8>  // b.none
  406678:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40667c:	add	x0, x0, #0x3e8
  406680:	ldr	x0, [x0]
  406684:	ldr	x1, [sp, #96]
  406688:	sub	x0, x1, x0
  40668c:	add	w0, w0, #0x1
  406690:	str	w0, [sp, #164]
  406694:	b	4066f4 <ferror@plt+0x4624>
  406698:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40669c:	add	x0, x0, #0x3f0
  4066a0:	ldr	x2, [x0]
  4066a4:	ldr	x0, [sp, #184]
  4066a8:	ldrsb	w0, [x0]
  4066ac:	mov	w1, w0
  4066b0:	mov	x0, x2
  4066b4:	bl	401f70 <strchr@plt>
  4066b8:	str	x0, [sp, #96]
  4066bc:	ldr	x0, [sp, #96]
  4066c0:	cmp	x0, #0x0
  4066c4:	b.eq	4066e8 <ferror@plt+0x4618>  // b.none
  4066c8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4066cc:	add	x0, x0, #0x3f0
  4066d0:	ldr	x0, [x0]
  4066d4:	ldr	x1, [sp, #96]
  4066d8:	sub	x0, x1, x0
  4066dc:	add	w0, w0, #0x1
  4066e0:	str	w0, [sp, #164]
  4066e4:	b	4066f4 <ferror@plt+0x4624>
  4066e8:	mov	w0, #0xffffffea            	// #-22
  4066ec:	str	w0, [sp, #168]
  4066f0:	b	40688c <ferror@plt+0x47bc>
  4066f4:	add	x0, sp, #0x40
  4066f8:	ldr	w2, [sp, #164]
  4066fc:	ldr	w1, [sp, #172]
  406700:	bl	4061c8 <ferror@plt+0x40f8>
  406704:	str	w0, [sp, #168]
  406708:	ldr	x0, [sp, #24]
  40670c:	cmp	x0, #0x0
  406710:	b.eq	406720 <ferror@plt+0x4650>  // b.none
  406714:	ldr	x0, [sp, #24]
  406718:	ldr	w1, [sp, #164]
  40671c:	str	w1, [x0]
  406720:	ldr	x0, [sp, #176]
  406724:	cmp	x0, #0x0
  406728:	b.eq	40687c <ferror@plt+0x47ac>  // b.none
  40672c:	ldr	w0, [sp, #164]
  406730:	cmp	w0, #0x0
  406734:	b.eq	40687c <ferror@plt+0x47ac>  // b.none
  406738:	mov	x0, #0xa                   	// #10
  40673c:	str	x0, [sp, #144]
  406740:	mov	x0, #0x1                   	// #1
  406744:	str	x0, [sp, #136]
  406748:	mov	x0, #0x1                   	// #1
  40674c:	str	x0, [sp, #56]
  406750:	add	x0, sp, #0x38
  406754:	ldr	w2, [sp, #164]
  406758:	ldr	w1, [sp, #172]
  40675c:	bl	4061c8 <ferror@plt+0x40f8>
  406760:	b	40677c <ferror@plt+0x46ac>
  406764:	ldr	x1, [sp, #144]
  406768:	mov	x0, x1
  40676c:	lsl	x0, x0, #2
  406770:	add	x0, x0, x1
  406774:	lsl	x0, x0, #1
  406778:	str	x0, [sp, #144]
  40677c:	ldr	x1, [sp, #144]
  406780:	ldr	x0, [sp, #176]
  406784:	cmp	x1, x0
  406788:	b.cc	406764 <ferror@plt+0x4694>  // b.lo, b.ul, b.last
  40678c:	str	wzr, [sp, #156]
  406790:	b	4067b8 <ferror@plt+0x46e8>
  406794:	ldr	x1, [sp, #144]
  406798:	mov	x0, x1
  40679c:	lsl	x0, x0, #2
  4067a0:	add	x0, x0, x1
  4067a4:	lsl	x0, x0, #1
  4067a8:	str	x0, [sp, #144]
  4067ac:	ldr	w0, [sp, #156]
  4067b0:	add	w0, w0, #0x1
  4067b4:	str	w0, [sp, #156]
  4067b8:	ldr	w1, [sp, #156]
  4067bc:	ldr	w0, [sp, #160]
  4067c0:	cmp	w1, w0
  4067c4:	b.lt	406794 <ferror@plt+0x46c4>  // b.tstop
  4067c8:	ldr	x2, [sp, #176]
  4067cc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4067d0:	movk	x0, #0xcccd
  4067d4:	umulh	x0, x2, x0
  4067d8:	lsr	x1, x0, #3
  4067dc:	mov	x0, x1
  4067e0:	lsl	x0, x0, #2
  4067e4:	add	x0, x0, x1
  4067e8:	lsl	x0, x0, #1
  4067ec:	sub	x1, x2, x0
  4067f0:	mov	w0, w1
  4067f4:	str	w0, [sp, #92]
  4067f8:	ldr	x1, [sp, #144]
  4067fc:	ldr	x0, [sp, #136]
  406800:	udiv	x0, x1, x0
  406804:	str	x0, [sp, #80]
  406808:	ldr	x1, [sp, #176]
  40680c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406810:	movk	x0, #0xcccd
  406814:	umulh	x0, x1, x0
  406818:	lsr	x0, x0, #3
  40681c:	str	x0, [sp, #176]
  406820:	ldr	x1, [sp, #136]
  406824:	mov	x0, x1
  406828:	lsl	x0, x0, #2
  40682c:	add	x0, x0, x1
  406830:	lsl	x0, x0, #1
  406834:	str	x0, [sp, #136]
  406838:	ldr	w0, [sp, #92]
  40683c:	cmp	w0, #0x0
  406840:	b.eq	406864 <ferror@plt+0x4794>  // b.none
  406844:	ldr	x1, [sp, #56]
  406848:	ldr	w0, [sp, #92]
  40684c:	ldr	x2, [sp, #80]
  406850:	udiv	x0, x2, x0
  406854:	udiv	x1, x1, x0
  406858:	ldr	x0, [sp, #64]
  40685c:	add	x0, x1, x0
  406860:	str	x0, [sp, #64]
  406864:	ldr	x0, [sp, #176]
  406868:	cmp	x0, #0x0
  40686c:	b.ne	4067c8 <ferror@plt+0x46f8>  // b.any
  406870:	b	406880 <ferror@plt+0x47b0>
  406874:	nop
  406878:	b	406880 <ferror@plt+0x47b0>
  40687c:	nop
  406880:	ldr	x1, [sp, #64]
  406884:	ldr	x0, [sp, #32]
  406888:	str	x1, [x0]
  40688c:	ldr	w0, [sp, #168]
  406890:	cmp	w0, #0x0
  406894:	b.ge	4068ac <ferror@plt+0x47dc>  // b.tcont
  406898:	bl	402050 <__errno_location@plt>
  40689c:	mov	x1, x0
  4068a0:	ldr	w0, [sp, #168]
  4068a4:	neg	w0, w0
  4068a8:	str	w0, [x1]
  4068ac:	ldr	w0, [sp, #168]
  4068b0:	ldp	x29, x30, [sp], #192
  4068b4:	ret
  4068b8:	stp	x29, x30, [sp, #-32]!
  4068bc:	mov	x29, sp
  4068c0:	str	x0, [sp, #24]
  4068c4:	str	x1, [sp, #16]
  4068c8:	mov	x2, #0x0                   	// #0
  4068cc:	ldr	x1, [sp, #16]
  4068d0:	ldr	x0, [sp, #24]
  4068d4:	bl	406248 <ferror@plt+0x4178>
  4068d8:	ldp	x29, x30, [sp], #32
  4068dc:	ret
  4068e0:	stp	x29, x30, [sp, #-48]!
  4068e4:	mov	x29, sp
  4068e8:	str	x0, [sp, #24]
  4068ec:	str	x1, [sp, #16]
  4068f0:	ldr	x0, [sp, #24]
  4068f4:	str	x0, [sp, #40]
  4068f8:	b	406908 <ferror@plt+0x4838>
  4068fc:	ldr	x0, [sp, #40]
  406900:	add	x0, x0, #0x1
  406904:	str	x0, [sp, #40]
  406908:	ldr	x0, [sp, #40]
  40690c:	cmp	x0, #0x0
  406910:	b.eq	406954 <ferror@plt+0x4884>  // b.none
  406914:	ldr	x0, [sp, #40]
  406918:	ldrsb	w0, [x0]
  40691c:	cmp	w0, #0x0
  406920:	b.eq	406954 <ferror@plt+0x4884>  // b.none
  406924:	bl	401ed0 <__ctype_b_loc@plt>
  406928:	ldr	x1, [x0]
  40692c:	ldr	x0, [sp, #40]
  406930:	ldrsb	w0, [x0]
  406934:	and	w0, w0, #0xff
  406938:	and	x0, x0, #0xff
  40693c:	lsl	x0, x0, #1
  406940:	add	x0, x1, x0
  406944:	ldrh	w0, [x0]
  406948:	and	w0, w0, #0x800
  40694c:	cmp	w0, #0x0
  406950:	b.ne	4068fc <ferror@plt+0x482c>  // b.any
  406954:	ldr	x0, [sp, #16]
  406958:	cmp	x0, #0x0
  40695c:	b.eq	40696c <ferror@plt+0x489c>  // b.none
  406960:	ldr	x0, [sp, #16]
  406964:	ldr	x1, [sp, #40]
  406968:	str	x1, [x0]
  40696c:	ldr	x0, [sp, #40]
  406970:	cmp	x0, #0x0
  406974:	b.eq	4069a0 <ferror@plt+0x48d0>  // b.none
  406978:	ldr	x1, [sp, #40]
  40697c:	ldr	x0, [sp, #24]
  406980:	cmp	x1, x0
  406984:	b.ls	4069a0 <ferror@plt+0x48d0>  // b.plast
  406988:	ldr	x0, [sp, #40]
  40698c:	ldrsb	w0, [x0]
  406990:	cmp	w0, #0x0
  406994:	b.ne	4069a0 <ferror@plt+0x48d0>  // b.any
  406998:	mov	w0, #0x1                   	// #1
  40699c:	b	4069a4 <ferror@plt+0x48d4>
  4069a0:	mov	w0, #0x0                   	// #0
  4069a4:	ldp	x29, x30, [sp], #48
  4069a8:	ret
  4069ac:	stp	x29, x30, [sp, #-48]!
  4069b0:	mov	x29, sp
  4069b4:	str	x0, [sp, #24]
  4069b8:	str	x1, [sp, #16]
  4069bc:	ldr	x0, [sp, #24]
  4069c0:	str	x0, [sp, #40]
  4069c4:	b	4069d4 <ferror@plt+0x4904>
  4069c8:	ldr	x0, [sp, #40]
  4069cc:	add	x0, x0, #0x1
  4069d0:	str	x0, [sp, #40]
  4069d4:	ldr	x0, [sp, #40]
  4069d8:	cmp	x0, #0x0
  4069dc:	b.eq	406a20 <ferror@plt+0x4950>  // b.none
  4069e0:	ldr	x0, [sp, #40]
  4069e4:	ldrsb	w0, [x0]
  4069e8:	cmp	w0, #0x0
  4069ec:	b.eq	406a20 <ferror@plt+0x4950>  // b.none
  4069f0:	bl	401ed0 <__ctype_b_loc@plt>
  4069f4:	ldr	x1, [x0]
  4069f8:	ldr	x0, [sp, #40]
  4069fc:	ldrsb	w0, [x0]
  406a00:	and	w0, w0, #0xff
  406a04:	and	x0, x0, #0xff
  406a08:	lsl	x0, x0, #1
  406a0c:	add	x0, x1, x0
  406a10:	ldrh	w0, [x0]
  406a14:	and	w0, w0, #0x1000
  406a18:	cmp	w0, #0x0
  406a1c:	b.ne	4069c8 <ferror@plt+0x48f8>  // b.any
  406a20:	ldr	x0, [sp, #16]
  406a24:	cmp	x0, #0x0
  406a28:	b.eq	406a38 <ferror@plt+0x4968>  // b.none
  406a2c:	ldr	x0, [sp, #16]
  406a30:	ldr	x1, [sp, #40]
  406a34:	str	x1, [x0]
  406a38:	ldr	x0, [sp, #40]
  406a3c:	cmp	x0, #0x0
  406a40:	b.eq	406a6c <ferror@plt+0x499c>  // b.none
  406a44:	ldr	x1, [sp, #40]
  406a48:	ldr	x0, [sp, #24]
  406a4c:	cmp	x1, x0
  406a50:	b.ls	406a6c <ferror@plt+0x499c>  // b.plast
  406a54:	ldr	x0, [sp, #40]
  406a58:	ldrsb	w0, [x0]
  406a5c:	cmp	w0, #0x0
  406a60:	b.ne	406a6c <ferror@plt+0x499c>  // b.any
  406a64:	mov	w0, #0x1                   	// #1
  406a68:	b	406a70 <ferror@plt+0x49a0>
  406a6c:	mov	w0, #0x0                   	// #0
  406a70:	ldp	x29, x30, [sp], #48
  406a74:	ret
  406a78:	stp	x29, x30, [sp, #-256]!
  406a7c:	mov	x29, sp
  406a80:	str	x0, [sp, #24]
  406a84:	str	x1, [sp, #16]
  406a88:	str	x2, [sp, #208]
  406a8c:	str	x3, [sp, #216]
  406a90:	str	x4, [sp, #224]
  406a94:	str	x5, [sp, #232]
  406a98:	str	x6, [sp, #240]
  406a9c:	str	x7, [sp, #248]
  406aa0:	str	q0, [sp, #80]
  406aa4:	str	q1, [sp, #96]
  406aa8:	str	q2, [sp, #112]
  406aac:	str	q3, [sp, #128]
  406ab0:	str	q4, [sp, #144]
  406ab4:	str	q5, [sp, #160]
  406ab8:	str	q6, [sp, #176]
  406abc:	str	q7, [sp, #192]
  406ac0:	add	x0, sp, #0x100
  406ac4:	str	x0, [sp, #32]
  406ac8:	add	x0, sp, #0x100
  406acc:	str	x0, [sp, #40]
  406ad0:	add	x0, sp, #0xd0
  406ad4:	str	x0, [sp, #48]
  406ad8:	mov	w0, #0xffffffd0            	// #-48
  406adc:	str	w0, [sp, #56]
  406ae0:	mov	w0, #0xffffff80            	// #-128
  406ae4:	str	w0, [sp, #60]
  406ae8:	ldr	w1, [sp, #56]
  406aec:	ldr	x0, [sp, #32]
  406af0:	cmp	w1, #0x0
  406af4:	b.lt	406b08 <ferror@plt+0x4a38>  // b.tstop
  406af8:	add	x1, x0, #0xf
  406afc:	and	x1, x1, #0xfffffffffffffff8
  406b00:	str	x1, [sp, #32]
  406b04:	b	406b38 <ferror@plt+0x4a68>
  406b08:	add	w2, w1, #0x8
  406b0c:	str	w2, [sp, #56]
  406b10:	ldr	w2, [sp, #56]
  406b14:	cmp	w2, #0x0
  406b18:	b.le	406b2c <ferror@plt+0x4a5c>
  406b1c:	add	x1, x0, #0xf
  406b20:	and	x1, x1, #0xfffffffffffffff8
  406b24:	str	x1, [sp, #32]
  406b28:	b	406b38 <ferror@plt+0x4a68>
  406b2c:	ldr	x2, [sp, #40]
  406b30:	sxtw	x0, w1
  406b34:	add	x0, x2, x0
  406b38:	ldr	x0, [x0]
  406b3c:	str	x0, [sp, #72]
  406b40:	ldr	x0, [sp, #72]
  406b44:	cmp	x0, #0x0
  406b48:	b.eq	406be8 <ferror@plt+0x4b18>  // b.none
  406b4c:	ldr	w1, [sp, #56]
  406b50:	ldr	x0, [sp, #32]
  406b54:	cmp	w1, #0x0
  406b58:	b.lt	406b6c <ferror@plt+0x4a9c>  // b.tstop
  406b5c:	add	x1, x0, #0xf
  406b60:	and	x1, x1, #0xfffffffffffffff8
  406b64:	str	x1, [sp, #32]
  406b68:	b	406b9c <ferror@plt+0x4acc>
  406b6c:	add	w2, w1, #0x8
  406b70:	str	w2, [sp, #56]
  406b74:	ldr	w2, [sp, #56]
  406b78:	cmp	w2, #0x0
  406b7c:	b.le	406b90 <ferror@plt+0x4ac0>
  406b80:	add	x1, x0, #0xf
  406b84:	and	x1, x1, #0xfffffffffffffff8
  406b88:	str	x1, [sp, #32]
  406b8c:	b	406b9c <ferror@plt+0x4acc>
  406b90:	ldr	x2, [sp, #40]
  406b94:	sxtw	x0, w1
  406b98:	add	x0, x2, x0
  406b9c:	ldr	x0, [x0]
  406ba0:	str	x0, [sp, #64]
  406ba4:	ldr	x0, [sp, #64]
  406ba8:	cmp	x0, #0x0
  406bac:	b.eq	406bf0 <ferror@plt+0x4b20>  // b.none
  406bb0:	ldr	x1, [sp, #72]
  406bb4:	ldr	x0, [sp, #24]
  406bb8:	bl	401eb0 <strcmp@plt>
  406bbc:	cmp	w0, #0x0
  406bc0:	b.ne	406bcc <ferror@plt+0x4afc>  // b.any
  406bc4:	mov	w0, #0x1                   	// #1
  406bc8:	b	406c18 <ferror@plt+0x4b48>
  406bcc:	ldr	x1, [sp, #64]
  406bd0:	ldr	x0, [sp, #24]
  406bd4:	bl	401eb0 <strcmp@plt>
  406bd8:	cmp	w0, #0x0
  406bdc:	b.ne	406ae8 <ferror@plt+0x4a18>  // b.any
  406be0:	mov	w0, #0x0                   	// #0
  406be4:	b	406c18 <ferror@plt+0x4b48>
  406be8:	nop
  406bec:	b	406bf4 <ferror@plt+0x4b24>
  406bf0:	nop
  406bf4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  406bf8:	add	x0, x0, #0x3e0
  406bfc:	ldr	w4, [x0]
  406c00:	ldr	x3, [sp, #24]
  406c04:	ldr	x2, [sp, #16]
  406c08:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  406c0c:	add	x1, x0, #0xf88
  406c10:	mov	w0, w4
  406c14:	bl	402000 <errx@plt>
  406c18:	ldp	x29, x30, [sp], #256
  406c1c:	ret
  406c20:	sub	sp, sp, #0x20
  406c24:	str	x0, [sp, #24]
  406c28:	str	x1, [sp, #16]
  406c2c:	str	w2, [sp, #12]
  406c30:	b	406c60 <ferror@plt+0x4b90>
  406c34:	ldr	x0, [sp, #24]
  406c38:	ldrsb	w1, [x0]
  406c3c:	ldr	w0, [sp, #12]
  406c40:	sxtb	w0, w0
  406c44:	cmp	w1, w0
  406c48:	b.ne	406c54 <ferror@plt+0x4b84>  // b.any
  406c4c:	ldr	x0, [sp, #24]
  406c50:	b	406c88 <ferror@plt+0x4bb8>
  406c54:	ldr	x0, [sp, #24]
  406c58:	add	x0, x0, #0x1
  406c5c:	str	x0, [sp, #24]
  406c60:	ldr	x0, [sp, #16]
  406c64:	sub	x1, x0, #0x1
  406c68:	str	x1, [sp, #16]
  406c6c:	cmp	x0, #0x0
  406c70:	b.eq	406c84 <ferror@plt+0x4bb4>  // b.none
  406c74:	ldr	x0, [sp, #24]
  406c78:	ldrsb	w0, [x0]
  406c7c:	cmp	w0, #0x0
  406c80:	b.ne	406c34 <ferror@plt+0x4b64>  // b.any
  406c84:	mov	x0, #0x0                   	// #0
  406c88:	add	sp, sp, #0x20
  406c8c:	ret
  406c90:	stp	x29, x30, [sp, #-48]!
  406c94:	mov	x29, sp
  406c98:	str	x0, [sp, #24]
  406c9c:	str	x1, [sp, #16]
  406ca0:	ldr	x1, [sp, #16]
  406ca4:	ldr	x0, [sp, #24]
  406ca8:	bl	406de4 <ferror@plt+0x4d14>
  406cac:	str	w0, [sp, #44]
  406cb0:	ldr	w0, [sp, #44]
  406cb4:	cmn	w0, #0x8, lsl #12
  406cb8:	b.lt	406ccc <ferror@plt+0x4bfc>  // b.tstop
  406cbc:	ldr	w1, [sp, #44]
  406cc0:	mov	w0, #0x7fff                	// #32767
  406cc4:	cmp	w1, w0
  406cc8:	b.le	406d00 <ferror@plt+0x4c30>
  406ccc:	bl	402050 <__errno_location@plt>
  406cd0:	mov	x1, x0
  406cd4:	mov	w0, #0x22                  	// #34
  406cd8:	str	w0, [x1]
  406cdc:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  406ce0:	add	x0, x0, #0x3e0
  406ce4:	ldr	w4, [x0]
  406ce8:	ldr	x3, [sp, #24]
  406cec:	ldr	x2, [sp, #16]
  406cf0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  406cf4:	add	x1, x0, #0xf88
  406cf8:	mov	w0, w4
  406cfc:	bl	4020b0 <err@plt>
  406d00:	ldr	w0, [sp, #44]
  406d04:	sxth	w0, w0
  406d08:	ldp	x29, x30, [sp], #48
  406d0c:	ret
  406d10:	stp	x29, x30, [sp, #-64]!
  406d14:	mov	x29, sp
  406d18:	str	x0, [sp, #40]
  406d1c:	str	x1, [sp, #32]
  406d20:	str	w2, [sp, #28]
  406d24:	ldr	w2, [sp, #28]
  406d28:	ldr	x1, [sp, #32]
  406d2c:	ldr	x0, [sp, #40]
  406d30:	bl	406e64 <ferror@plt+0x4d94>
  406d34:	str	w0, [sp, #60]
  406d38:	ldr	w1, [sp, #60]
  406d3c:	mov	w0, #0xffff                	// #65535
  406d40:	cmp	w1, w0
  406d44:	b.ls	406d7c <ferror@plt+0x4cac>  // b.plast
  406d48:	bl	402050 <__errno_location@plt>
  406d4c:	mov	x1, x0
  406d50:	mov	w0, #0x22                  	// #34
  406d54:	str	w0, [x1]
  406d58:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  406d5c:	add	x0, x0, #0x3e0
  406d60:	ldr	w4, [x0]
  406d64:	ldr	x3, [sp, #40]
  406d68:	ldr	x2, [sp, #32]
  406d6c:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  406d70:	add	x1, x0, #0xf88
  406d74:	mov	w0, w4
  406d78:	bl	4020b0 <err@plt>
  406d7c:	ldr	w0, [sp, #60]
  406d80:	and	w0, w0, #0xffff
  406d84:	ldp	x29, x30, [sp], #64
  406d88:	ret
  406d8c:	stp	x29, x30, [sp, #-32]!
  406d90:	mov	x29, sp
  406d94:	str	x0, [sp, #24]
  406d98:	str	x1, [sp, #16]
  406d9c:	mov	w2, #0xa                   	// #10
  406da0:	ldr	x1, [sp, #16]
  406da4:	ldr	x0, [sp, #24]
  406da8:	bl	406d10 <ferror@plt+0x4c40>
  406dac:	and	w0, w0, #0xffff
  406db0:	ldp	x29, x30, [sp], #32
  406db4:	ret
  406db8:	stp	x29, x30, [sp, #-32]!
  406dbc:	mov	x29, sp
  406dc0:	str	x0, [sp, #24]
  406dc4:	str	x1, [sp, #16]
  406dc8:	mov	w2, #0x10                  	// #16
  406dcc:	ldr	x1, [sp, #16]
  406dd0:	ldr	x0, [sp, #24]
  406dd4:	bl	406d10 <ferror@plt+0x4c40>
  406dd8:	and	w0, w0, #0xffff
  406ddc:	ldp	x29, x30, [sp], #32
  406de0:	ret
  406de4:	stp	x29, x30, [sp, #-48]!
  406de8:	mov	x29, sp
  406dec:	str	x0, [sp, #24]
  406df0:	str	x1, [sp, #16]
  406df4:	ldr	x1, [sp, #16]
  406df8:	ldr	x0, [sp, #24]
  406dfc:	bl	406f2c <ferror@plt+0x4e5c>
  406e00:	str	x0, [sp, #40]
  406e04:	ldr	x1, [sp, #40]
  406e08:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406e0c:	cmp	x1, x0
  406e10:	b.lt	406e24 <ferror@plt+0x4d54>  // b.tstop
  406e14:	ldr	x1, [sp, #40]
  406e18:	mov	x0, #0x7fffffff            	// #2147483647
  406e1c:	cmp	x1, x0
  406e20:	b.le	406e58 <ferror@plt+0x4d88>
  406e24:	bl	402050 <__errno_location@plt>
  406e28:	mov	x1, x0
  406e2c:	mov	w0, #0x22                  	// #34
  406e30:	str	w0, [x1]
  406e34:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  406e38:	add	x0, x0, #0x3e0
  406e3c:	ldr	w4, [x0]
  406e40:	ldr	x3, [sp, #24]
  406e44:	ldr	x2, [sp, #16]
  406e48:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  406e4c:	add	x1, x0, #0xf88
  406e50:	mov	w0, w4
  406e54:	bl	4020b0 <err@plt>
  406e58:	ldr	x0, [sp, #40]
  406e5c:	ldp	x29, x30, [sp], #48
  406e60:	ret
  406e64:	stp	x29, x30, [sp, #-64]!
  406e68:	mov	x29, sp
  406e6c:	str	x0, [sp, #40]
  406e70:	str	x1, [sp, #32]
  406e74:	str	w2, [sp, #28]
  406e78:	ldr	w2, [sp, #28]
  406e7c:	ldr	x1, [sp, #32]
  406e80:	ldr	x0, [sp, #40]
  406e84:	bl	40702c <ferror@plt+0x4f5c>
  406e88:	str	x0, [sp, #56]
  406e8c:	ldr	x1, [sp, #56]
  406e90:	mov	x0, #0xffffffff            	// #4294967295
  406e94:	cmp	x1, x0
  406e98:	b.ls	406ed0 <ferror@plt+0x4e00>  // b.plast
  406e9c:	bl	402050 <__errno_location@plt>
  406ea0:	mov	x1, x0
  406ea4:	mov	w0, #0x22                  	// #34
  406ea8:	str	w0, [x1]
  406eac:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  406eb0:	add	x0, x0, #0x3e0
  406eb4:	ldr	w4, [x0]
  406eb8:	ldr	x3, [sp, #40]
  406ebc:	ldr	x2, [sp, #32]
  406ec0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  406ec4:	add	x1, x0, #0xf88
  406ec8:	mov	w0, w4
  406ecc:	bl	4020b0 <err@plt>
  406ed0:	ldr	x0, [sp, #56]
  406ed4:	ldp	x29, x30, [sp], #64
  406ed8:	ret
  406edc:	stp	x29, x30, [sp, #-32]!
  406ee0:	mov	x29, sp
  406ee4:	str	x0, [sp, #24]
  406ee8:	str	x1, [sp, #16]
  406eec:	mov	w2, #0xa                   	// #10
  406ef0:	ldr	x1, [sp, #16]
  406ef4:	ldr	x0, [sp, #24]
  406ef8:	bl	406e64 <ferror@plt+0x4d94>
  406efc:	ldp	x29, x30, [sp], #32
  406f00:	ret
  406f04:	stp	x29, x30, [sp, #-32]!
  406f08:	mov	x29, sp
  406f0c:	str	x0, [sp, #24]
  406f10:	str	x1, [sp, #16]
  406f14:	mov	w2, #0x10                  	// #16
  406f18:	ldr	x1, [sp, #16]
  406f1c:	ldr	x0, [sp, #24]
  406f20:	bl	406e64 <ferror@plt+0x4d94>
  406f24:	ldp	x29, x30, [sp], #32
  406f28:	ret
  406f2c:	stp	x29, x30, [sp, #-48]!
  406f30:	mov	x29, sp
  406f34:	str	x0, [sp, #24]
  406f38:	str	x1, [sp, #16]
  406f3c:	str	xzr, [sp, #32]
  406f40:	bl	402050 <__errno_location@plt>
  406f44:	str	wzr, [x0]
  406f48:	ldr	x0, [sp, #24]
  406f4c:	cmp	x0, #0x0
  406f50:	b.eq	406fc0 <ferror@plt+0x4ef0>  // b.none
  406f54:	ldr	x0, [sp, #24]
  406f58:	ldrsb	w0, [x0]
  406f5c:	cmp	w0, #0x0
  406f60:	b.eq	406fc0 <ferror@plt+0x4ef0>  // b.none
  406f64:	add	x0, sp, #0x20
  406f68:	mov	w2, #0xa                   	// #10
  406f6c:	mov	x1, x0
  406f70:	ldr	x0, [sp, #24]
  406f74:	bl	401c00 <strtoimax@plt>
  406f78:	str	x0, [sp, #40]
  406f7c:	bl	402050 <__errno_location@plt>
  406f80:	ldr	w0, [x0]
  406f84:	cmp	w0, #0x0
  406f88:	b.ne	406fc8 <ferror@plt+0x4ef8>  // b.any
  406f8c:	ldr	x0, [sp, #32]
  406f90:	ldr	x1, [sp, #24]
  406f94:	cmp	x1, x0
  406f98:	b.eq	406fc8 <ferror@plt+0x4ef8>  // b.none
  406f9c:	ldr	x0, [sp, #32]
  406fa0:	cmp	x0, #0x0
  406fa4:	b.eq	406fb8 <ferror@plt+0x4ee8>  // b.none
  406fa8:	ldr	x0, [sp, #32]
  406fac:	ldrsb	w0, [x0]
  406fb0:	cmp	w0, #0x0
  406fb4:	b.ne	406fc8 <ferror@plt+0x4ef8>  // b.any
  406fb8:	ldr	x0, [sp, #40]
  406fbc:	b	407024 <ferror@plt+0x4f54>
  406fc0:	nop
  406fc4:	b	406fcc <ferror@plt+0x4efc>
  406fc8:	nop
  406fcc:	bl	402050 <__errno_location@plt>
  406fd0:	ldr	w0, [x0]
  406fd4:	cmp	w0, #0x22
  406fd8:	b.ne	407000 <ferror@plt+0x4f30>  // b.any
  406fdc:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  406fe0:	add	x0, x0, #0x3e0
  406fe4:	ldr	w4, [x0]
  406fe8:	ldr	x3, [sp, #24]
  406fec:	ldr	x2, [sp, #16]
  406ff0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  406ff4:	add	x1, x0, #0xf88
  406ff8:	mov	w0, w4
  406ffc:	bl	4020b0 <err@plt>
  407000:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407004:	add	x0, x0, #0x3e0
  407008:	ldr	w4, [x0]
  40700c:	ldr	x3, [sp, #24]
  407010:	ldr	x2, [sp, #16]
  407014:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407018:	add	x1, x0, #0xf88
  40701c:	mov	w0, w4
  407020:	bl	402000 <errx@plt>
  407024:	ldp	x29, x30, [sp], #48
  407028:	ret
  40702c:	stp	x29, x30, [sp, #-64]!
  407030:	mov	x29, sp
  407034:	str	x0, [sp, #40]
  407038:	str	x1, [sp, #32]
  40703c:	str	w2, [sp, #28]
  407040:	str	xzr, [sp, #48]
  407044:	bl	402050 <__errno_location@plt>
  407048:	str	wzr, [x0]
  40704c:	ldr	x0, [sp, #40]
  407050:	cmp	x0, #0x0
  407054:	b.eq	4070c4 <ferror@plt+0x4ff4>  // b.none
  407058:	ldr	x0, [sp, #40]
  40705c:	ldrsb	w0, [x0]
  407060:	cmp	w0, #0x0
  407064:	b.eq	4070c4 <ferror@plt+0x4ff4>  // b.none
  407068:	add	x0, sp, #0x30
  40706c:	ldr	w2, [sp, #28]
  407070:	mov	x1, x0
  407074:	ldr	x0, [sp, #40]
  407078:	bl	401e30 <strtoumax@plt>
  40707c:	str	x0, [sp, #56]
  407080:	bl	402050 <__errno_location@plt>
  407084:	ldr	w0, [x0]
  407088:	cmp	w0, #0x0
  40708c:	b.ne	4070cc <ferror@plt+0x4ffc>  // b.any
  407090:	ldr	x0, [sp, #48]
  407094:	ldr	x1, [sp, #40]
  407098:	cmp	x1, x0
  40709c:	b.eq	4070cc <ferror@plt+0x4ffc>  // b.none
  4070a0:	ldr	x0, [sp, #48]
  4070a4:	cmp	x0, #0x0
  4070a8:	b.eq	4070bc <ferror@plt+0x4fec>  // b.none
  4070ac:	ldr	x0, [sp, #48]
  4070b0:	ldrsb	w0, [x0]
  4070b4:	cmp	w0, #0x0
  4070b8:	b.ne	4070cc <ferror@plt+0x4ffc>  // b.any
  4070bc:	ldr	x0, [sp, #56]
  4070c0:	b	407128 <ferror@plt+0x5058>
  4070c4:	nop
  4070c8:	b	4070d0 <ferror@plt+0x5000>
  4070cc:	nop
  4070d0:	bl	402050 <__errno_location@plt>
  4070d4:	ldr	w0, [x0]
  4070d8:	cmp	w0, #0x22
  4070dc:	b.ne	407104 <ferror@plt+0x5034>  // b.any
  4070e0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4070e4:	add	x0, x0, #0x3e0
  4070e8:	ldr	w4, [x0]
  4070ec:	ldr	x3, [sp, #40]
  4070f0:	ldr	x2, [sp, #32]
  4070f4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4070f8:	add	x1, x0, #0xf88
  4070fc:	mov	w0, w4
  407100:	bl	4020b0 <err@plt>
  407104:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407108:	add	x0, x0, #0x3e0
  40710c:	ldr	w4, [x0]
  407110:	ldr	x3, [sp, #40]
  407114:	ldr	x2, [sp, #32]
  407118:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40711c:	add	x1, x0, #0xf88
  407120:	mov	w0, w4
  407124:	bl	402000 <errx@plt>
  407128:	ldp	x29, x30, [sp], #64
  40712c:	ret
  407130:	stp	x29, x30, [sp, #-32]!
  407134:	mov	x29, sp
  407138:	str	x0, [sp, #24]
  40713c:	str	x1, [sp, #16]
  407140:	mov	w2, #0xa                   	// #10
  407144:	ldr	x1, [sp, #16]
  407148:	ldr	x0, [sp, #24]
  40714c:	bl	40702c <ferror@plt+0x4f5c>
  407150:	ldp	x29, x30, [sp], #32
  407154:	ret
  407158:	stp	x29, x30, [sp, #-32]!
  40715c:	mov	x29, sp
  407160:	str	x0, [sp, #24]
  407164:	str	x1, [sp, #16]
  407168:	mov	w2, #0x10                  	// #16
  40716c:	ldr	x1, [sp, #16]
  407170:	ldr	x0, [sp, #24]
  407174:	bl	40702c <ferror@plt+0x4f5c>
  407178:	ldp	x29, x30, [sp], #32
  40717c:	ret
  407180:	stp	x29, x30, [sp, #-48]!
  407184:	mov	x29, sp
  407188:	str	x0, [sp, #24]
  40718c:	str	x1, [sp, #16]
  407190:	str	xzr, [sp, #32]
  407194:	bl	402050 <__errno_location@plt>
  407198:	str	wzr, [x0]
  40719c:	ldr	x0, [sp, #24]
  4071a0:	cmp	x0, #0x0
  4071a4:	b.eq	407210 <ferror@plt+0x5140>  // b.none
  4071a8:	ldr	x0, [sp, #24]
  4071ac:	ldrsb	w0, [x0]
  4071b0:	cmp	w0, #0x0
  4071b4:	b.eq	407210 <ferror@plt+0x5140>  // b.none
  4071b8:	add	x0, sp, #0x20
  4071bc:	mov	x1, x0
  4071c0:	ldr	x0, [sp, #24]
  4071c4:	bl	401c20 <strtod@plt>
  4071c8:	str	d0, [sp, #40]
  4071cc:	bl	402050 <__errno_location@plt>
  4071d0:	ldr	w0, [x0]
  4071d4:	cmp	w0, #0x0
  4071d8:	b.ne	407218 <ferror@plt+0x5148>  // b.any
  4071dc:	ldr	x0, [sp, #32]
  4071e0:	ldr	x1, [sp, #24]
  4071e4:	cmp	x1, x0
  4071e8:	b.eq	407218 <ferror@plt+0x5148>  // b.none
  4071ec:	ldr	x0, [sp, #32]
  4071f0:	cmp	x0, #0x0
  4071f4:	b.eq	407208 <ferror@plt+0x5138>  // b.none
  4071f8:	ldr	x0, [sp, #32]
  4071fc:	ldrsb	w0, [x0]
  407200:	cmp	w0, #0x0
  407204:	b.ne	407218 <ferror@plt+0x5148>  // b.any
  407208:	ldr	d0, [sp, #40]
  40720c:	b	407274 <ferror@plt+0x51a4>
  407210:	nop
  407214:	b	40721c <ferror@plt+0x514c>
  407218:	nop
  40721c:	bl	402050 <__errno_location@plt>
  407220:	ldr	w0, [x0]
  407224:	cmp	w0, #0x22
  407228:	b.ne	407250 <ferror@plt+0x5180>  // b.any
  40722c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407230:	add	x0, x0, #0x3e0
  407234:	ldr	w4, [x0]
  407238:	ldr	x3, [sp, #24]
  40723c:	ldr	x2, [sp, #16]
  407240:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407244:	add	x1, x0, #0xf88
  407248:	mov	w0, w4
  40724c:	bl	4020b0 <err@plt>
  407250:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407254:	add	x0, x0, #0x3e0
  407258:	ldr	w4, [x0]
  40725c:	ldr	x3, [sp, #24]
  407260:	ldr	x2, [sp, #16]
  407264:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407268:	add	x1, x0, #0xf88
  40726c:	mov	w0, w4
  407270:	bl	402000 <errx@plt>
  407274:	ldp	x29, x30, [sp], #48
  407278:	ret
  40727c:	stp	x29, x30, [sp, #-48]!
  407280:	mov	x29, sp
  407284:	str	x0, [sp, #24]
  407288:	str	x1, [sp, #16]
  40728c:	str	xzr, [sp, #32]
  407290:	bl	402050 <__errno_location@plt>
  407294:	str	wzr, [x0]
  407298:	ldr	x0, [sp, #24]
  40729c:	cmp	x0, #0x0
  4072a0:	b.eq	407310 <ferror@plt+0x5240>  // b.none
  4072a4:	ldr	x0, [sp, #24]
  4072a8:	ldrsb	w0, [x0]
  4072ac:	cmp	w0, #0x0
  4072b0:	b.eq	407310 <ferror@plt+0x5240>  // b.none
  4072b4:	add	x0, sp, #0x20
  4072b8:	mov	w2, #0xa                   	// #10
  4072bc:	mov	x1, x0
  4072c0:	ldr	x0, [sp, #24]
  4072c4:	bl	401ee0 <strtol@plt>
  4072c8:	str	x0, [sp, #40]
  4072cc:	bl	402050 <__errno_location@plt>
  4072d0:	ldr	w0, [x0]
  4072d4:	cmp	w0, #0x0
  4072d8:	b.ne	407318 <ferror@plt+0x5248>  // b.any
  4072dc:	ldr	x0, [sp, #32]
  4072e0:	ldr	x1, [sp, #24]
  4072e4:	cmp	x1, x0
  4072e8:	b.eq	407318 <ferror@plt+0x5248>  // b.none
  4072ec:	ldr	x0, [sp, #32]
  4072f0:	cmp	x0, #0x0
  4072f4:	b.eq	407308 <ferror@plt+0x5238>  // b.none
  4072f8:	ldr	x0, [sp, #32]
  4072fc:	ldrsb	w0, [x0]
  407300:	cmp	w0, #0x0
  407304:	b.ne	407318 <ferror@plt+0x5248>  // b.any
  407308:	ldr	x0, [sp, #40]
  40730c:	b	407374 <ferror@plt+0x52a4>
  407310:	nop
  407314:	b	40731c <ferror@plt+0x524c>
  407318:	nop
  40731c:	bl	402050 <__errno_location@plt>
  407320:	ldr	w0, [x0]
  407324:	cmp	w0, #0x22
  407328:	b.ne	407350 <ferror@plt+0x5280>  // b.any
  40732c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407330:	add	x0, x0, #0x3e0
  407334:	ldr	w4, [x0]
  407338:	ldr	x3, [sp, #24]
  40733c:	ldr	x2, [sp, #16]
  407340:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407344:	add	x1, x0, #0xf88
  407348:	mov	w0, w4
  40734c:	bl	4020b0 <err@plt>
  407350:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407354:	add	x0, x0, #0x3e0
  407358:	ldr	w4, [x0]
  40735c:	ldr	x3, [sp, #24]
  407360:	ldr	x2, [sp, #16]
  407364:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407368:	add	x1, x0, #0xf88
  40736c:	mov	w0, w4
  407370:	bl	402000 <errx@plt>
  407374:	ldp	x29, x30, [sp], #48
  407378:	ret
  40737c:	stp	x29, x30, [sp, #-48]!
  407380:	mov	x29, sp
  407384:	str	x0, [sp, #24]
  407388:	str	x1, [sp, #16]
  40738c:	str	xzr, [sp, #32]
  407390:	bl	402050 <__errno_location@plt>
  407394:	str	wzr, [x0]
  407398:	ldr	x0, [sp, #24]
  40739c:	cmp	x0, #0x0
  4073a0:	b.eq	407410 <ferror@plt+0x5340>  // b.none
  4073a4:	ldr	x0, [sp, #24]
  4073a8:	ldrsb	w0, [x0]
  4073ac:	cmp	w0, #0x0
  4073b0:	b.eq	407410 <ferror@plt+0x5340>  // b.none
  4073b4:	add	x0, sp, #0x20
  4073b8:	mov	w2, #0xa                   	// #10
  4073bc:	mov	x1, x0
  4073c0:	ldr	x0, [sp, #24]
  4073c4:	bl	401ba0 <strtoul@plt>
  4073c8:	str	x0, [sp, #40]
  4073cc:	bl	402050 <__errno_location@plt>
  4073d0:	ldr	w0, [x0]
  4073d4:	cmp	w0, #0x0
  4073d8:	b.ne	407418 <ferror@plt+0x5348>  // b.any
  4073dc:	ldr	x0, [sp, #32]
  4073e0:	ldr	x1, [sp, #24]
  4073e4:	cmp	x1, x0
  4073e8:	b.eq	407418 <ferror@plt+0x5348>  // b.none
  4073ec:	ldr	x0, [sp, #32]
  4073f0:	cmp	x0, #0x0
  4073f4:	b.eq	407408 <ferror@plt+0x5338>  // b.none
  4073f8:	ldr	x0, [sp, #32]
  4073fc:	ldrsb	w0, [x0]
  407400:	cmp	w0, #0x0
  407404:	b.ne	407418 <ferror@plt+0x5348>  // b.any
  407408:	ldr	x0, [sp, #40]
  40740c:	b	407474 <ferror@plt+0x53a4>
  407410:	nop
  407414:	b	40741c <ferror@plt+0x534c>
  407418:	nop
  40741c:	bl	402050 <__errno_location@plt>
  407420:	ldr	w0, [x0]
  407424:	cmp	w0, #0x22
  407428:	b.ne	407450 <ferror@plt+0x5380>  // b.any
  40742c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407430:	add	x0, x0, #0x3e0
  407434:	ldr	w4, [x0]
  407438:	ldr	x3, [sp, #24]
  40743c:	ldr	x2, [sp, #16]
  407440:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407444:	add	x1, x0, #0xf88
  407448:	mov	w0, w4
  40744c:	bl	4020b0 <err@plt>
  407450:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  407454:	add	x0, x0, #0x3e0
  407458:	ldr	w4, [x0]
  40745c:	ldr	x3, [sp, #24]
  407460:	ldr	x2, [sp, #16]
  407464:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407468:	add	x1, x0, #0xf88
  40746c:	mov	w0, w4
  407470:	bl	402000 <errx@plt>
  407474:	ldp	x29, x30, [sp], #48
  407478:	ret
  40747c:	stp	x29, x30, [sp, #-48]!
  407480:	mov	x29, sp
  407484:	str	x0, [sp, #24]
  407488:	str	x1, [sp, #16]
  40748c:	add	x0, sp, #0x28
  407490:	mov	x1, x0
  407494:	ldr	x0, [sp, #24]
  407498:	bl	4068b8 <ferror@plt+0x47e8>
  40749c:	cmp	w0, #0x0
  4074a0:	b.ne	4074ac <ferror@plt+0x53dc>  // b.any
  4074a4:	ldr	x0, [sp, #40]
  4074a8:	b	407504 <ferror@plt+0x5434>
  4074ac:	bl	402050 <__errno_location@plt>
  4074b0:	ldr	w0, [x0]
  4074b4:	cmp	w0, #0x0
  4074b8:	b.eq	4074e0 <ferror@plt+0x5410>  // b.none
  4074bc:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4074c0:	add	x0, x0, #0x3e0
  4074c4:	ldr	w4, [x0]
  4074c8:	ldr	x3, [sp, #24]
  4074cc:	ldr	x2, [sp, #16]
  4074d0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4074d4:	add	x1, x0, #0xf88
  4074d8:	mov	w0, w4
  4074dc:	bl	4020b0 <err@plt>
  4074e0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4074e4:	add	x0, x0, #0x3e0
  4074e8:	ldr	w4, [x0]
  4074ec:	ldr	x3, [sp, #24]
  4074f0:	ldr	x2, [sp, #16]
  4074f4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4074f8:	add	x1, x0, #0xf88
  4074fc:	mov	w0, w4
  407500:	bl	402000 <errx@plt>
  407504:	ldp	x29, x30, [sp], #48
  407508:	ret
  40750c:	stp	x29, x30, [sp, #-64]!
  407510:	mov	x29, sp
  407514:	str	x0, [sp, #40]
  407518:	str	x1, [sp, #32]
  40751c:	str	x2, [sp, #24]
  407520:	ldr	x1, [sp, #24]
  407524:	ldr	x0, [sp, #40]
  407528:	bl	407180 <ferror@plt+0x50b0>
  40752c:	str	d0, [sp, #56]
  407530:	ldr	d0, [sp, #56]
  407534:	fcvtzs	d0, d0
  407538:	ldr	x0, [sp, #32]
  40753c:	str	d0, [x0]
  407540:	ldr	x0, [sp, #32]
  407544:	ldr	d0, [x0]
  407548:	scvtf	d0, d0
  40754c:	ldr	d1, [sp, #56]
  407550:	fsub	d0, d1, d0
  407554:	mov	x0, #0x848000000000        	// #145685290680320
  407558:	movk	x0, #0x412e, lsl #48
  40755c:	fmov	d1, x0
  407560:	fmul	d0, d0, d1
  407564:	fcvtzs	d0, d0
  407568:	ldr	x0, [sp, #32]
  40756c:	str	d0, [x0, #8]
  407570:	nop
  407574:	ldp	x29, x30, [sp], #64
  407578:	ret
  40757c:	sub	sp, sp, #0x20
  407580:	str	w0, [sp, #12]
  407584:	str	x1, [sp]
  407588:	strh	wzr, [sp, #30]
  40758c:	ldr	w0, [sp, #12]
  407590:	and	w0, w0, #0xf000
  407594:	cmp	w0, #0x4, lsl #12
  407598:	b.ne	4075c0 <ferror@plt+0x54f0>  // b.any
  40759c:	ldrh	w0, [sp, #30]
  4075a0:	add	w1, w0, #0x1
  4075a4:	strh	w1, [sp, #30]
  4075a8:	and	x0, x0, #0xffff
  4075ac:	ldr	x1, [sp]
  4075b0:	add	x0, x1, x0
  4075b4:	mov	w1, #0x64                  	// #100
  4075b8:	strb	w1, [x0]
  4075bc:	b	4076f4 <ferror@plt+0x5624>
  4075c0:	ldr	w0, [sp, #12]
  4075c4:	and	w0, w0, #0xf000
  4075c8:	cmp	w0, #0xa, lsl #12
  4075cc:	b.ne	4075f4 <ferror@plt+0x5524>  // b.any
  4075d0:	ldrh	w0, [sp, #30]
  4075d4:	add	w1, w0, #0x1
  4075d8:	strh	w1, [sp, #30]
  4075dc:	and	x0, x0, #0xffff
  4075e0:	ldr	x1, [sp]
  4075e4:	add	x0, x1, x0
  4075e8:	mov	w1, #0x6c                  	// #108
  4075ec:	strb	w1, [x0]
  4075f0:	b	4076f4 <ferror@plt+0x5624>
  4075f4:	ldr	w0, [sp, #12]
  4075f8:	and	w0, w0, #0xf000
  4075fc:	cmp	w0, #0x2, lsl #12
  407600:	b.ne	407628 <ferror@plt+0x5558>  // b.any
  407604:	ldrh	w0, [sp, #30]
  407608:	add	w1, w0, #0x1
  40760c:	strh	w1, [sp, #30]
  407610:	and	x0, x0, #0xffff
  407614:	ldr	x1, [sp]
  407618:	add	x0, x1, x0
  40761c:	mov	w1, #0x63                  	// #99
  407620:	strb	w1, [x0]
  407624:	b	4076f4 <ferror@plt+0x5624>
  407628:	ldr	w0, [sp, #12]
  40762c:	and	w0, w0, #0xf000
  407630:	cmp	w0, #0x6, lsl #12
  407634:	b.ne	40765c <ferror@plt+0x558c>  // b.any
  407638:	ldrh	w0, [sp, #30]
  40763c:	add	w1, w0, #0x1
  407640:	strh	w1, [sp, #30]
  407644:	and	x0, x0, #0xffff
  407648:	ldr	x1, [sp]
  40764c:	add	x0, x1, x0
  407650:	mov	w1, #0x62                  	// #98
  407654:	strb	w1, [x0]
  407658:	b	4076f4 <ferror@plt+0x5624>
  40765c:	ldr	w0, [sp, #12]
  407660:	and	w0, w0, #0xf000
  407664:	cmp	w0, #0xc, lsl #12
  407668:	b.ne	407690 <ferror@plt+0x55c0>  // b.any
  40766c:	ldrh	w0, [sp, #30]
  407670:	add	w1, w0, #0x1
  407674:	strh	w1, [sp, #30]
  407678:	and	x0, x0, #0xffff
  40767c:	ldr	x1, [sp]
  407680:	add	x0, x1, x0
  407684:	mov	w1, #0x73                  	// #115
  407688:	strb	w1, [x0]
  40768c:	b	4076f4 <ferror@plt+0x5624>
  407690:	ldr	w0, [sp, #12]
  407694:	and	w0, w0, #0xf000
  407698:	cmp	w0, #0x1, lsl #12
  40769c:	b.ne	4076c4 <ferror@plt+0x55f4>  // b.any
  4076a0:	ldrh	w0, [sp, #30]
  4076a4:	add	w1, w0, #0x1
  4076a8:	strh	w1, [sp, #30]
  4076ac:	and	x0, x0, #0xffff
  4076b0:	ldr	x1, [sp]
  4076b4:	add	x0, x1, x0
  4076b8:	mov	w1, #0x70                  	// #112
  4076bc:	strb	w1, [x0]
  4076c0:	b	4076f4 <ferror@plt+0x5624>
  4076c4:	ldr	w0, [sp, #12]
  4076c8:	and	w0, w0, #0xf000
  4076cc:	cmp	w0, #0x8, lsl #12
  4076d0:	b.ne	4076f4 <ferror@plt+0x5624>  // b.any
  4076d4:	ldrh	w0, [sp, #30]
  4076d8:	add	w1, w0, #0x1
  4076dc:	strh	w1, [sp, #30]
  4076e0:	and	x0, x0, #0xffff
  4076e4:	ldr	x1, [sp]
  4076e8:	add	x0, x1, x0
  4076ec:	mov	w1, #0x2d                  	// #45
  4076f0:	strb	w1, [x0]
  4076f4:	ldr	w0, [sp, #12]
  4076f8:	and	w0, w0, #0x100
  4076fc:	cmp	w0, #0x0
  407700:	b.eq	40770c <ferror@plt+0x563c>  // b.none
  407704:	mov	w0, #0x72                  	// #114
  407708:	b	407710 <ferror@plt+0x5640>
  40770c:	mov	w0, #0x2d                  	// #45
  407710:	ldrh	w1, [sp, #30]
  407714:	add	w2, w1, #0x1
  407718:	strh	w2, [sp, #30]
  40771c:	and	x1, x1, #0xffff
  407720:	ldr	x2, [sp]
  407724:	add	x1, x2, x1
  407728:	strb	w0, [x1]
  40772c:	ldr	w0, [sp, #12]
  407730:	and	w0, w0, #0x80
  407734:	cmp	w0, #0x0
  407738:	b.eq	407744 <ferror@plt+0x5674>  // b.none
  40773c:	mov	w0, #0x77                  	// #119
  407740:	b	407748 <ferror@plt+0x5678>
  407744:	mov	w0, #0x2d                  	// #45
  407748:	ldrh	w1, [sp, #30]
  40774c:	add	w2, w1, #0x1
  407750:	strh	w2, [sp, #30]
  407754:	and	x1, x1, #0xffff
  407758:	ldr	x2, [sp]
  40775c:	add	x1, x2, x1
  407760:	strb	w0, [x1]
  407764:	ldr	w0, [sp, #12]
  407768:	and	w0, w0, #0x800
  40776c:	cmp	w0, #0x0
  407770:	b.eq	407794 <ferror@plt+0x56c4>  // b.none
  407774:	ldr	w0, [sp, #12]
  407778:	and	w0, w0, #0x40
  40777c:	cmp	w0, #0x0
  407780:	b.eq	40778c <ferror@plt+0x56bc>  // b.none
  407784:	mov	w0, #0x73                  	// #115
  407788:	b	4077b0 <ferror@plt+0x56e0>
  40778c:	mov	w0, #0x53                  	// #83
  407790:	b	4077b0 <ferror@plt+0x56e0>
  407794:	ldr	w0, [sp, #12]
  407798:	and	w0, w0, #0x40
  40779c:	cmp	w0, #0x0
  4077a0:	b.eq	4077ac <ferror@plt+0x56dc>  // b.none
  4077a4:	mov	w0, #0x78                  	// #120
  4077a8:	b	4077b0 <ferror@plt+0x56e0>
  4077ac:	mov	w0, #0x2d                  	// #45
  4077b0:	ldrh	w1, [sp, #30]
  4077b4:	add	w2, w1, #0x1
  4077b8:	strh	w2, [sp, #30]
  4077bc:	and	x1, x1, #0xffff
  4077c0:	ldr	x2, [sp]
  4077c4:	add	x1, x2, x1
  4077c8:	strb	w0, [x1]
  4077cc:	ldr	w0, [sp, #12]
  4077d0:	and	w0, w0, #0x20
  4077d4:	cmp	w0, #0x0
  4077d8:	b.eq	4077e4 <ferror@plt+0x5714>  // b.none
  4077dc:	mov	w0, #0x72                  	// #114
  4077e0:	b	4077e8 <ferror@plt+0x5718>
  4077e4:	mov	w0, #0x2d                  	// #45
  4077e8:	ldrh	w1, [sp, #30]
  4077ec:	add	w2, w1, #0x1
  4077f0:	strh	w2, [sp, #30]
  4077f4:	and	x1, x1, #0xffff
  4077f8:	ldr	x2, [sp]
  4077fc:	add	x1, x2, x1
  407800:	strb	w0, [x1]
  407804:	ldr	w0, [sp, #12]
  407808:	and	w0, w0, #0x10
  40780c:	cmp	w0, #0x0
  407810:	b.eq	40781c <ferror@plt+0x574c>  // b.none
  407814:	mov	w0, #0x77                  	// #119
  407818:	b	407820 <ferror@plt+0x5750>
  40781c:	mov	w0, #0x2d                  	// #45
  407820:	ldrh	w1, [sp, #30]
  407824:	add	w2, w1, #0x1
  407828:	strh	w2, [sp, #30]
  40782c:	and	x1, x1, #0xffff
  407830:	ldr	x2, [sp]
  407834:	add	x1, x2, x1
  407838:	strb	w0, [x1]
  40783c:	ldr	w0, [sp, #12]
  407840:	and	w0, w0, #0x400
  407844:	cmp	w0, #0x0
  407848:	b.eq	40786c <ferror@plt+0x579c>  // b.none
  40784c:	ldr	w0, [sp, #12]
  407850:	and	w0, w0, #0x8
  407854:	cmp	w0, #0x0
  407858:	b.eq	407864 <ferror@plt+0x5794>  // b.none
  40785c:	mov	w0, #0x73                  	// #115
  407860:	b	407888 <ferror@plt+0x57b8>
  407864:	mov	w0, #0x53                  	// #83
  407868:	b	407888 <ferror@plt+0x57b8>
  40786c:	ldr	w0, [sp, #12]
  407870:	and	w0, w0, #0x8
  407874:	cmp	w0, #0x0
  407878:	b.eq	407884 <ferror@plt+0x57b4>  // b.none
  40787c:	mov	w0, #0x78                  	// #120
  407880:	b	407888 <ferror@plt+0x57b8>
  407884:	mov	w0, #0x2d                  	// #45
  407888:	ldrh	w1, [sp, #30]
  40788c:	add	w2, w1, #0x1
  407890:	strh	w2, [sp, #30]
  407894:	and	x1, x1, #0xffff
  407898:	ldr	x2, [sp]
  40789c:	add	x1, x2, x1
  4078a0:	strb	w0, [x1]
  4078a4:	ldr	w0, [sp, #12]
  4078a8:	and	w0, w0, #0x4
  4078ac:	cmp	w0, #0x0
  4078b0:	b.eq	4078bc <ferror@plt+0x57ec>  // b.none
  4078b4:	mov	w0, #0x72                  	// #114
  4078b8:	b	4078c0 <ferror@plt+0x57f0>
  4078bc:	mov	w0, #0x2d                  	// #45
  4078c0:	ldrh	w1, [sp, #30]
  4078c4:	add	w2, w1, #0x1
  4078c8:	strh	w2, [sp, #30]
  4078cc:	and	x1, x1, #0xffff
  4078d0:	ldr	x2, [sp]
  4078d4:	add	x1, x2, x1
  4078d8:	strb	w0, [x1]
  4078dc:	ldr	w0, [sp, #12]
  4078e0:	and	w0, w0, #0x2
  4078e4:	cmp	w0, #0x0
  4078e8:	b.eq	4078f4 <ferror@plt+0x5824>  // b.none
  4078ec:	mov	w0, #0x77                  	// #119
  4078f0:	b	4078f8 <ferror@plt+0x5828>
  4078f4:	mov	w0, #0x2d                  	// #45
  4078f8:	ldrh	w1, [sp, #30]
  4078fc:	add	w2, w1, #0x1
  407900:	strh	w2, [sp, #30]
  407904:	and	x1, x1, #0xffff
  407908:	ldr	x2, [sp]
  40790c:	add	x1, x2, x1
  407910:	strb	w0, [x1]
  407914:	ldr	w0, [sp, #12]
  407918:	and	w0, w0, #0x200
  40791c:	cmp	w0, #0x0
  407920:	b.eq	407944 <ferror@plt+0x5874>  // b.none
  407924:	ldr	w0, [sp, #12]
  407928:	and	w0, w0, #0x1
  40792c:	cmp	w0, #0x0
  407930:	b.eq	40793c <ferror@plt+0x586c>  // b.none
  407934:	mov	w0, #0x74                  	// #116
  407938:	b	407960 <ferror@plt+0x5890>
  40793c:	mov	w0, #0x54                  	// #84
  407940:	b	407960 <ferror@plt+0x5890>
  407944:	ldr	w0, [sp, #12]
  407948:	and	w0, w0, #0x1
  40794c:	cmp	w0, #0x0
  407950:	b.eq	40795c <ferror@plt+0x588c>  // b.none
  407954:	mov	w0, #0x78                  	// #120
  407958:	b	407960 <ferror@plt+0x5890>
  40795c:	mov	w0, #0x2d                  	// #45
  407960:	ldrh	w1, [sp, #30]
  407964:	add	w2, w1, #0x1
  407968:	strh	w2, [sp, #30]
  40796c:	and	x1, x1, #0xffff
  407970:	ldr	x2, [sp]
  407974:	add	x1, x2, x1
  407978:	strb	w0, [x1]
  40797c:	ldrh	w0, [sp, #30]
  407980:	ldr	x1, [sp]
  407984:	add	x0, x1, x0
  407988:	strb	wzr, [x0]
  40798c:	ldr	x0, [sp]
  407990:	add	sp, sp, #0x20
  407994:	ret
  407998:	sub	sp, sp, #0x20
  40799c:	str	x0, [sp, #8]
  4079a0:	mov	w0, #0xa                   	// #10
  4079a4:	str	w0, [sp, #28]
  4079a8:	b	4079d0 <ferror@plt+0x5900>
  4079ac:	ldr	w0, [sp, #28]
  4079b0:	mov	x1, #0x1                   	// #1
  4079b4:	lsl	x0, x1, x0
  4079b8:	ldr	x1, [sp, #8]
  4079bc:	cmp	x1, x0
  4079c0:	b.cc	4079e0 <ferror@plt+0x5910>  // b.lo, b.ul, b.last
  4079c4:	ldr	w0, [sp, #28]
  4079c8:	add	w0, w0, #0xa
  4079cc:	str	w0, [sp, #28]
  4079d0:	ldr	w0, [sp, #28]
  4079d4:	cmp	w0, #0x3c
  4079d8:	b.le	4079ac <ferror@plt+0x58dc>
  4079dc:	b	4079e4 <ferror@plt+0x5914>
  4079e0:	nop
  4079e4:	ldr	w0, [sp, #28]
  4079e8:	sub	w0, w0, #0xa
  4079ec:	add	sp, sp, #0x20
  4079f0:	ret
  4079f4:	stp	x29, x30, [sp, #-128]!
  4079f8:	mov	x29, sp
  4079fc:	str	w0, [sp, #28]
  407a00:	str	x1, [sp, #16]
  407a04:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407a08:	add	x0, x0, #0xf98
  407a0c:	str	x0, [sp, #88]
  407a10:	add	x0, sp, #0x20
  407a14:	str	x0, [sp, #104]
  407a18:	ldr	w0, [sp, #28]
  407a1c:	and	w0, w0, #0x2
  407a20:	cmp	w0, #0x0
  407a24:	b.eq	407a3c <ferror@plt+0x596c>  // b.none
  407a28:	ldr	x0, [sp, #104]
  407a2c:	add	x1, x0, #0x1
  407a30:	str	x1, [sp, #104]
  407a34:	mov	w1, #0x20                  	// #32
  407a38:	strb	w1, [x0]
  407a3c:	ldr	x0, [sp, #16]
  407a40:	bl	407998 <ferror@plt+0x58c8>
  407a44:	str	w0, [sp, #84]
  407a48:	ldr	w0, [sp, #84]
  407a4c:	cmp	w0, #0x0
  407a50:	b.eq	407a7c <ferror@plt+0x59ac>  // b.none
  407a54:	ldr	w0, [sp, #84]
  407a58:	mov	w1, #0x6667                	// #26215
  407a5c:	movk	w1, #0x6666, lsl #16
  407a60:	smull	x1, w0, w1
  407a64:	lsr	x1, x1, #32
  407a68:	asr	w1, w1, #2
  407a6c:	asr	w0, w0, #31
  407a70:	sub	w0, w1, w0
  407a74:	sxtw	x0, w0
  407a78:	b	407a80 <ferror@plt+0x59b0>
  407a7c:	mov	x0, #0x0                   	// #0
  407a80:	ldr	x1, [sp, #88]
  407a84:	add	x0, x1, x0
  407a88:	ldrb	w0, [x0]
  407a8c:	strb	w0, [sp, #83]
  407a90:	ldr	w0, [sp, #84]
  407a94:	cmp	w0, #0x0
  407a98:	b.eq	407aac <ferror@plt+0x59dc>  // b.none
  407a9c:	ldr	w0, [sp, #84]
  407aa0:	ldr	x1, [sp, #16]
  407aa4:	lsr	x0, x1, x0
  407aa8:	b	407ab0 <ferror@plt+0x59e0>
  407aac:	ldr	x0, [sp, #16]
  407ab0:	str	w0, [sp, #124]
  407ab4:	ldr	w0, [sp, #84]
  407ab8:	cmp	w0, #0x0
  407abc:	b.eq	407adc <ferror@plt+0x5a0c>  // b.none
  407ac0:	ldr	w0, [sp, #84]
  407ac4:	mov	x1, #0xffffffffffffffff    	// #-1
  407ac8:	lsl	x0, x1, x0
  407acc:	mvn	x1, x0
  407ad0:	ldr	x0, [sp, #16]
  407ad4:	and	x0, x1, x0
  407ad8:	b	407ae0 <ferror@plt+0x5a10>
  407adc:	mov	x0, #0x0                   	// #0
  407ae0:	str	x0, [sp, #112]
  407ae4:	ldr	x0, [sp, #104]
  407ae8:	add	x1, x0, #0x1
  407aec:	str	x1, [sp, #104]
  407af0:	ldrb	w1, [sp, #83]
  407af4:	strb	w1, [x0]
  407af8:	ldr	w0, [sp, #28]
  407afc:	and	w0, w0, #0x1
  407b00:	cmp	w0, #0x0
  407b04:	b.eq	407b3c <ferror@plt+0x5a6c>  // b.none
  407b08:	ldrsb	w0, [sp, #83]
  407b0c:	cmp	w0, #0x42
  407b10:	b.eq	407b3c <ferror@plt+0x5a6c>  // b.none
  407b14:	ldr	x0, [sp, #104]
  407b18:	add	x1, x0, #0x1
  407b1c:	str	x1, [sp, #104]
  407b20:	mov	w1, #0x69                  	// #105
  407b24:	strb	w1, [x0]
  407b28:	ldr	x0, [sp, #104]
  407b2c:	add	x1, x0, #0x1
  407b30:	str	x1, [sp, #104]
  407b34:	mov	w1, #0x42                  	// #66
  407b38:	strb	w1, [x0]
  407b3c:	ldr	x0, [sp, #104]
  407b40:	strb	wzr, [x0]
  407b44:	ldr	x0, [sp, #112]
  407b48:	cmp	x0, #0x0
  407b4c:	b.eq	407c24 <ferror@plt+0x5b54>  // b.none
  407b50:	ldr	w0, [sp, #28]
  407b54:	and	w0, w0, #0x4
  407b58:	cmp	w0, #0x0
  407b5c:	b.eq	407bd4 <ferror@plt+0x5b04>  // b.none
  407b60:	ldr	w0, [sp, #84]
  407b64:	sub	w0, w0, #0xa
  407b68:	ldr	x1, [sp, #112]
  407b6c:	lsr	x0, x1, x0
  407b70:	add	x1, x0, #0x5
  407b74:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407b78:	movk	x0, #0xcccd
  407b7c:	umulh	x0, x1, x0
  407b80:	lsr	x0, x0, #3
  407b84:	str	x0, [sp, #112]
  407b88:	ldr	x2, [sp, #112]
  407b8c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407b90:	movk	x0, #0xcccd
  407b94:	umulh	x0, x2, x0
  407b98:	lsr	x1, x0, #3
  407b9c:	mov	x0, x1
  407ba0:	lsl	x0, x0, #2
  407ba4:	add	x0, x0, x1
  407ba8:	lsl	x0, x0, #1
  407bac:	sub	x1, x2, x0
  407bb0:	cmp	x1, #0x0
  407bb4:	b.ne	407c24 <ferror@plt+0x5b54>  // b.any
  407bb8:	ldr	x1, [sp, #112]
  407bbc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407bc0:	movk	x0, #0xcccd
  407bc4:	umulh	x0, x1, x0
  407bc8:	lsr	x0, x0, #3
  407bcc:	str	x0, [sp, #112]
  407bd0:	b	407c24 <ferror@plt+0x5b54>
  407bd4:	ldr	w0, [sp, #84]
  407bd8:	sub	w0, w0, #0xa
  407bdc:	ldr	x1, [sp, #112]
  407be0:	lsr	x0, x1, x0
  407be4:	add	x0, x0, #0x32
  407be8:	lsr	x1, x0, #2
  407bec:	mov	x0, #0xf5c3                	// #62915
  407bf0:	movk	x0, #0x5c28, lsl #16
  407bf4:	movk	x0, #0xc28f, lsl #32
  407bf8:	movk	x0, #0x28f5, lsl #48
  407bfc:	umulh	x0, x1, x0
  407c00:	lsr	x0, x0, #2
  407c04:	str	x0, [sp, #112]
  407c08:	ldr	x0, [sp, #112]
  407c0c:	cmp	x0, #0xa
  407c10:	b.ne	407c24 <ferror@plt+0x5b54>  // b.any
  407c14:	ldr	w0, [sp, #124]
  407c18:	add	w0, w0, #0x1
  407c1c:	str	w0, [sp, #124]
  407c20:	str	xzr, [sp, #112]
  407c24:	ldr	x0, [sp, #112]
  407c28:	cmp	x0, #0x0
  407c2c:	b.eq	407cb0 <ferror@plt+0x5be0>  // b.none
  407c30:	bl	401cb0 <localeconv@plt>
  407c34:	str	x0, [sp, #72]
  407c38:	ldr	x0, [sp, #72]
  407c3c:	cmp	x0, #0x0
  407c40:	b.eq	407c50 <ferror@plt+0x5b80>  // b.none
  407c44:	ldr	x0, [sp, #72]
  407c48:	ldr	x0, [x0]
  407c4c:	b	407c54 <ferror@plt+0x5b84>
  407c50:	mov	x0, #0x0                   	// #0
  407c54:	str	x0, [sp, #96]
  407c58:	ldr	x0, [sp, #96]
  407c5c:	cmp	x0, #0x0
  407c60:	b.eq	407c74 <ferror@plt+0x5ba4>  // b.none
  407c64:	ldr	x0, [sp, #96]
  407c68:	ldrsb	w0, [x0]
  407c6c:	cmp	w0, #0x0
  407c70:	b.ne	407c80 <ferror@plt+0x5bb0>  // b.any
  407c74:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407c78:	add	x0, x0, #0xfa0
  407c7c:	str	x0, [sp, #96]
  407c80:	add	x0, sp, #0x20
  407c84:	add	x7, sp, #0x28
  407c88:	mov	x6, x0
  407c8c:	ldr	x5, [sp, #112]
  407c90:	ldr	x4, [sp, #96]
  407c94:	ldr	w3, [sp, #124]
  407c98:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407c9c:	add	x2, x0, #0xfa8
  407ca0:	mov	x1, #0x20                  	// #32
  407ca4:	mov	x0, x7
  407ca8:	bl	401ca0 <snprintf@plt>
  407cac:	b	407cd4 <ferror@plt+0x5c04>
  407cb0:	add	x0, sp, #0x20
  407cb4:	add	x5, sp, #0x28
  407cb8:	mov	x4, x0
  407cbc:	ldr	w3, [sp, #124]
  407cc0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  407cc4:	add	x2, x0, #0xfb8
  407cc8:	mov	x1, #0x20                  	// #32
  407ccc:	mov	x0, x5
  407cd0:	bl	401ca0 <snprintf@plt>
  407cd4:	add	x0, sp, #0x28
  407cd8:	bl	401de0 <strdup@plt>
  407cdc:	ldp	x29, x30, [sp], #128
  407ce0:	ret
  407ce4:	stp	x29, x30, [sp, #-96]!
  407ce8:	mov	x29, sp
  407cec:	str	x0, [sp, #40]
  407cf0:	str	x1, [sp, #32]
  407cf4:	str	x2, [sp, #24]
  407cf8:	str	x3, [sp, #16]
  407cfc:	str	xzr, [sp, #88]
  407d00:	str	xzr, [sp, #72]
  407d04:	ldr	x0, [sp, #40]
  407d08:	cmp	x0, #0x0
  407d0c:	b.eq	407d44 <ferror@plt+0x5c74>  // b.none
  407d10:	ldr	x0, [sp, #40]
  407d14:	ldrsb	w0, [x0]
  407d18:	cmp	w0, #0x0
  407d1c:	b.eq	407d44 <ferror@plt+0x5c74>  // b.none
  407d20:	ldr	x0, [sp, #32]
  407d24:	cmp	x0, #0x0
  407d28:	b.eq	407d44 <ferror@plt+0x5c74>  // b.none
  407d2c:	ldr	x0, [sp, #24]
  407d30:	cmp	x0, #0x0
  407d34:	b.eq	407d44 <ferror@plt+0x5c74>  // b.none
  407d38:	ldr	x0, [sp, #16]
  407d3c:	cmp	x0, #0x0
  407d40:	b.ne	407d4c <ferror@plt+0x5c7c>  // b.any
  407d44:	mov	w0, #0xffffffff            	// #-1
  407d48:	b	407ea0 <ferror@plt+0x5dd0>
  407d4c:	ldr	x0, [sp, #40]
  407d50:	str	x0, [sp, #80]
  407d54:	b	407e78 <ferror@plt+0x5da8>
  407d58:	str	xzr, [sp, #64]
  407d5c:	ldr	x1, [sp, #72]
  407d60:	ldr	x0, [sp, #24]
  407d64:	cmp	x1, x0
  407d68:	b.cc	407d74 <ferror@plt+0x5ca4>  // b.lo, b.ul, b.last
  407d6c:	mov	w0, #0xfffffffe            	// #-2
  407d70:	b	407ea0 <ferror@plt+0x5dd0>
  407d74:	ldr	x0, [sp, #88]
  407d78:	cmp	x0, #0x0
  407d7c:	b.ne	407d88 <ferror@plt+0x5cb8>  // b.any
  407d80:	ldr	x0, [sp, #80]
  407d84:	str	x0, [sp, #88]
  407d88:	ldr	x0, [sp, #80]
  407d8c:	ldrsb	w0, [x0]
  407d90:	cmp	w0, #0x2c
  407d94:	b.ne	407da0 <ferror@plt+0x5cd0>  // b.any
  407d98:	ldr	x0, [sp, #80]
  407d9c:	str	x0, [sp, #64]
  407da0:	ldr	x0, [sp, #80]
  407da4:	add	x0, x0, #0x1
  407da8:	ldrsb	w0, [x0]
  407dac:	cmp	w0, #0x0
  407db0:	b.ne	407dc0 <ferror@plt+0x5cf0>  // b.any
  407db4:	ldr	x0, [sp, #80]
  407db8:	add	x0, x0, #0x1
  407dbc:	str	x0, [sp, #64]
  407dc0:	ldr	x0, [sp, #88]
  407dc4:	cmp	x0, #0x0
  407dc8:	b.eq	407e68 <ferror@plt+0x5d98>  // b.none
  407dcc:	ldr	x0, [sp, #64]
  407dd0:	cmp	x0, #0x0
  407dd4:	b.eq	407e68 <ferror@plt+0x5d98>  // b.none
  407dd8:	ldr	x1, [sp, #64]
  407ddc:	ldr	x0, [sp, #88]
  407de0:	cmp	x1, x0
  407de4:	b.hi	407df0 <ferror@plt+0x5d20>  // b.pmore
  407de8:	mov	w0, #0xffffffff            	// #-1
  407dec:	b	407ea0 <ferror@plt+0x5dd0>
  407df0:	ldr	x1, [sp, #64]
  407df4:	ldr	x0, [sp, #88]
  407df8:	sub	x0, x1, x0
  407dfc:	ldr	x2, [sp, #16]
  407e00:	mov	x1, x0
  407e04:	ldr	x0, [sp, #88]
  407e08:	blr	x2
  407e0c:	str	w0, [sp, #60]
  407e10:	ldr	w0, [sp, #60]
  407e14:	cmn	w0, #0x1
  407e18:	b.ne	407e24 <ferror@plt+0x5d54>  // b.any
  407e1c:	mov	w0, #0xffffffff            	// #-1
  407e20:	b	407ea0 <ferror@plt+0x5dd0>
  407e24:	ldr	x0, [sp, #72]
  407e28:	add	x1, x0, #0x1
  407e2c:	str	x1, [sp, #72]
  407e30:	lsl	x0, x0, #2
  407e34:	ldr	x1, [sp, #32]
  407e38:	add	x0, x1, x0
  407e3c:	ldr	w1, [sp, #60]
  407e40:	str	w1, [x0]
  407e44:	str	xzr, [sp, #88]
  407e48:	ldr	x0, [sp, #64]
  407e4c:	cmp	x0, #0x0
  407e50:	b.eq	407e6c <ferror@plt+0x5d9c>  // b.none
  407e54:	ldr	x0, [sp, #64]
  407e58:	ldrsb	w0, [x0]
  407e5c:	cmp	w0, #0x0
  407e60:	b.eq	407e98 <ferror@plt+0x5dc8>  // b.none
  407e64:	b	407e6c <ferror@plt+0x5d9c>
  407e68:	nop
  407e6c:	ldr	x0, [sp, #80]
  407e70:	add	x0, x0, #0x1
  407e74:	str	x0, [sp, #80]
  407e78:	ldr	x0, [sp, #80]
  407e7c:	cmp	x0, #0x0
  407e80:	b.eq	407e9c <ferror@plt+0x5dcc>  // b.none
  407e84:	ldr	x0, [sp, #80]
  407e88:	ldrsb	w0, [x0]
  407e8c:	cmp	w0, #0x0
  407e90:	b.ne	407d58 <ferror@plt+0x5c88>  // b.any
  407e94:	b	407e9c <ferror@plt+0x5dcc>
  407e98:	nop
  407e9c:	ldr	x0, [sp, #72]
  407ea0:	ldp	x29, x30, [sp], #96
  407ea4:	ret
  407ea8:	stp	x29, x30, [sp, #-80]!
  407eac:	mov	x29, sp
  407eb0:	str	x0, [sp, #56]
  407eb4:	str	x1, [sp, #48]
  407eb8:	str	x2, [sp, #40]
  407ebc:	str	x3, [sp, #32]
  407ec0:	str	x4, [sp, #24]
  407ec4:	ldr	x0, [sp, #56]
  407ec8:	cmp	x0, #0x0
  407ecc:	b.eq	407f00 <ferror@plt+0x5e30>  // b.none
  407ed0:	ldr	x0, [sp, #56]
  407ed4:	ldrsb	w0, [x0]
  407ed8:	cmp	w0, #0x0
  407edc:	b.eq	407f00 <ferror@plt+0x5e30>  // b.none
  407ee0:	ldr	x0, [sp, #32]
  407ee4:	cmp	x0, #0x0
  407ee8:	b.eq	407f00 <ferror@plt+0x5e30>  // b.none
  407eec:	ldr	x0, [sp, #32]
  407ef0:	ldr	x0, [x0]
  407ef4:	ldr	x1, [sp, #40]
  407ef8:	cmp	x1, x0
  407efc:	b.cs	407f08 <ferror@plt+0x5e38>  // b.hs, b.nlast
  407f00:	mov	w0, #0xffffffff            	// #-1
  407f04:	b	407f9c <ferror@plt+0x5ecc>
  407f08:	ldr	x0, [sp, #56]
  407f0c:	ldrsb	w0, [x0]
  407f10:	cmp	w0, #0x2b
  407f14:	b.ne	407f28 <ferror@plt+0x5e58>  // b.any
  407f18:	ldr	x0, [sp, #56]
  407f1c:	add	x0, x0, #0x1
  407f20:	str	x0, [sp, #72]
  407f24:	b	407f38 <ferror@plt+0x5e68>
  407f28:	ldr	x0, [sp, #56]
  407f2c:	str	x0, [sp, #72]
  407f30:	ldr	x0, [sp, #32]
  407f34:	str	xzr, [x0]
  407f38:	ldr	x0, [sp, #32]
  407f3c:	ldr	x0, [x0]
  407f40:	lsl	x0, x0, #2
  407f44:	ldr	x1, [sp, #48]
  407f48:	add	x4, x1, x0
  407f4c:	ldr	x0, [sp, #32]
  407f50:	ldr	x0, [x0]
  407f54:	ldr	x1, [sp, #40]
  407f58:	sub	x0, x1, x0
  407f5c:	ldr	x3, [sp, #24]
  407f60:	mov	x2, x0
  407f64:	mov	x1, x4
  407f68:	ldr	x0, [sp, #72]
  407f6c:	bl	407ce4 <ferror@plt+0x5c14>
  407f70:	str	w0, [sp, #68]
  407f74:	ldr	w0, [sp, #68]
  407f78:	cmp	w0, #0x0
  407f7c:	b.le	407f98 <ferror@plt+0x5ec8>
  407f80:	ldr	x0, [sp, #32]
  407f84:	ldr	x1, [x0]
  407f88:	ldrsw	x0, [sp, #68]
  407f8c:	add	x1, x1, x0
  407f90:	ldr	x0, [sp, #32]
  407f94:	str	x1, [x0]
  407f98:	ldr	w0, [sp, #68]
  407f9c:	ldp	x29, x30, [sp], #80
  407fa0:	ret
  407fa4:	stp	x29, x30, [sp, #-80]!
  407fa8:	mov	x29, sp
  407fac:	str	x0, [sp, #40]
  407fb0:	str	x1, [sp, #32]
  407fb4:	str	x2, [sp, #24]
  407fb8:	str	xzr, [sp, #72]
  407fbc:	ldr	x0, [sp, #40]
  407fc0:	cmp	x0, #0x0
  407fc4:	b.eq	407fe0 <ferror@plt+0x5f10>  // b.none
  407fc8:	ldr	x0, [sp, #24]
  407fcc:	cmp	x0, #0x0
  407fd0:	b.eq	407fe0 <ferror@plt+0x5f10>  // b.none
  407fd4:	ldr	x0, [sp, #32]
  407fd8:	cmp	x0, #0x0
  407fdc:	b.ne	407fe8 <ferror@plt+0x5f18>  // b.any
  407fe0:	mov	w0, #0xffffffea            	// #-22
  407fe4:	b	408164 <ferror@plt+0x6094>
  407fe8:	ldr	x0, [sp, #40]
  407fec:	str	x0, [sp, #64]
  407ff0:	b	40813c <ferror@plt+0x606c>
  407ff4:	str	xzr, [sp, #56]
  407ff8:	ldr	x0, [sp, #72]
  407ffc:	cmp	x0, #0x0
  408000:	b.ne	40800c <ferror@plt+0x5f3c>  // b.any
  408004:	ldr	x0, [sp, #64]
  408008:	str	x0, [sp, #72]
  40800c:	ldr	x0, [sp, #64]
  408010:	ldrsb	w0, [x0]
  408014:	cmp	w0, #0x2c
  408018:	b.ne	408024 <ferror@plt+0x5f54>  // b.any
  40801c:	ldr	x0, [sp, #64]
  408020:	str	x0, [sp, #56]
  408024:	ldr	x0, [sp, #64]
  408028:	add	x0, x0, #0x1
  40802c:	ldrsb	w0, [x0]
  408030:	cmp	w0, #0x0
  408034:	b.ne	408044 <ferror@plt+0x5f74>  // b.any
  408038:	ldr	x0, [sp, #64]
  40803c:	add	x0, x0, #0x1
  408040:	str	x0, [sp, #56]
  408044:	ldr	x0, [sp, #72]
  408048:	cmp	x0, #0x0
  40804c:	b.eq	40812c <ferror@plt+0x605c>  // b.none
  408050:	ldr	x0, [sp, #56]
  408054:	cmp	x0, #0x0
  408058:	b.eq	40812c <ferror@plt+0x605c>  // b.none
  40805c:	ldr	x1, [sp, #56]
  408060:	ldr	x0, [sp, #72]
  408064:	cmp	x1, x0
  408068:	b.hi	408074 <ferror@plt+0x5fa4>  // b.pmore
  40806c:	mov	w0, #0xffffffff            	// #-1
  408070:	b	408164 <ferror@plt+0x6094>
  408074:	ldr	x1, [sp, #56]
  408078:	ldr	x0, [sp, #72]
  40807c:	sub	x0, x1, x0
  408080:	ldr	x2, [sp, #24]
  408084:	mov	x1, x0
  408088:	ldr	x0, [sp, #72]
  40808c:	blr	x2
  408090:	str	w0, [sp, #52]
  408094:	ldr	w0, [sp, #52]
  408098:	cmp	w0, #0x0
  40809c:	b.ge	4080a8 <ferror@plt+0x5fd8>  // b.tcont
  4080a0:	ldr	w0, [sp, #52]
  4080a4:	b	408164 <ferror@plt+0x6094>
  4080a8:	ldr	w0, [sp, #52]
  4080ac:	add	w1, w0, #0x7
  4080b0:	cmp	w0, #0x0
  4080b4:	csel	w0, w1, w0, lt  // lt = tstop
  4080b8:	asr	w0, w0, #3
  4080bc:	mov	w3, w0
  4080c0:	sxtw	x0, w3
  4080c4:	ldr	x1, [sp, #32]
  4080c8:	add	x0, x1, x0
  4080cc:	ldrsb	w2, [x0]
  4080d0:	ldr	w0, [sp, #52]
  4080d4:	negs	w1, w0
  4080d8:	and	w0, w0, #0x7
  4080dc:	and	w1, w1, #0x7
  4080e0:	csneg	w0, w0, w1, mi  // mi = first
  4080e4:	mov	w1, #0x1                   	// #1
  4080e8:	lsl	w0, w1, w0
  4080ec:	sxtb	w1, w0
  4080f0:	sxtw	x0, w3
  4080f4:	ldr	x3, [sp, #32]
  4080f8:	add	x0, x3, x0
  4080fc:	orr	w1, w2, w1
  408100:	sxtb	w1, w1
  408104:	strb	w1, [x0]
  408108:	str	xzr, [sp, #72]
  40810c:	ldr	x0, [sp, #56]
  408110:	cmp	x0, #0x0
  408114:	b.eq	408130 <ferror@plt+0x6060>  // b.none
  408118:	ldr	x0, [sp, #56]
  40811c:	ldrsb	w0, [x0]
  408120:	cmp	w0, #0x0
  408124:	b.eq	40815c <ferror@plt+0x608c>  // b.none
  408128:	b	408130 <ferror@plt+0x6060>
  40812c:	nop
  408130:	ldr	x0, [sp, #64]
  408134:	add	x0, x0, #0x1
  408138:	str	x0, [sp, #64]
  40813c:	ldr	x0, [sp, #64]
  408140:	cmp	x0, #0x0
  408144:	b.eq	408160 <ferror@plt+0x6090>  // b.none
  408148:	ldr	x0, [sp, #64]
  40814c:	ldrsb	w0, [x0]
  408150:	cmp	w0, #0x0
  408154:	b.ne	407ff4 <ferror@plt+0x5f24>  // b.any
  408158:	b	408160 <ferror@plt+0x6090>
  40815c:	nop
  408160:	mov	w0, #0x0                   	// #0
  408164:	ldp	x29, x30, [sp], #80
  408168:	ret
  40816c:	stp	x29, x30, [sp, #-80]!
  408170:	mov	x29, sp
  408174:	str	x0, [sp, #40]
  408178:	str	x1, [sp, #32]
  40817c:	str	x2, [sp, #24]
  408180:	str	xzr, [sp, #72]
  408184:	ldr	x0, [sp, #40]
  408188:	cmp	x0, #0x0
  40818c:	b.eq	4081a8 <ferror@plt+0x60d8>  // b.none
  408190:	ldr	x0, [sp, #24]
  408194:	cmp	x0, #0x0
  408198:	b.eq	4081a8 <ferror@plt+0x60d8>  // b.none
  40819c:	ldr	x0, [sp, #32]
  4081a0:	cmp	x0, #0x0
  4081a4:	b.ne	4081b0 <ferror@plt+0x60e0>  // b.any
  4081a8:	mov	w0, #0xffffffea            	// #-22
  4081ac:	b	4082e4 <ferror@plt+0x6214>
  4081b0:	ldr	x0, [sp, #40]
  4081b4:	str	x0, [sp, #64]
  4081b8:	b	4082bc <ferror@plt+0x61ec>
  4081bc:	str	xzr, [sp, #56]
  4081c0:	ldr	x0, [sp, #72]
  4081c4:	cmp	x0, #0x0
  4081c8:	b.ne	4081d4 <ferror@plt+0x6104>  // b.any
  4081cc:	ldr	x0, [sp, #64]
  4081d0:	str	x0, [sp, #72]
  4081d4:	ldr	x0, [sp, #64]
  4081d8:	ldrsb	w0, [x0]
  4081dc:	cmp	w0, #0x2c
  4081e0:	b.ne	4081ec <ferror@plt+0x611c>  // b.any
  4081e4:	ldr	x0, [sp, #64]
  4081e8:	str	x0, [sp, #56]
  4081ec:	ldr	x0, [sp, #64]
  4081f0:	add	x0, x0, #0x1
  4081f4:	ldrsb	w0, [x0]
  4081f8:	cmp	w0, #0x0
  4081fc:	b.ne	40820c <ferror@plt+0x613c>  // b.any
  408200:	ldr	x0, [sp, #64]
  408204:	add	x0, x0, #0x1
  408208:	str	x0, [sp, #56]
  40820c:	ldr	x0, [sp, #72]
  408210:	cmp	x0, #0x0
  408214:	b.eq	4082ac <ferror@plt+0x61dc>  // b.none
  408218:	ldr	x0, [sp, #56]
  40821c:	cmp	x0, #0x0
  408220:	b.eq	4082ac <ferror@plt+0x61dc>  // b.none
  408224:	ldr	x1, [sp, #56]
  408228:	ldr	x0, [sp, #72]
  40822c:	cmp	x1, x0
  408230:	b.hi	40823c <ferror@plt+0x616c>  // b.pmore
  408234:	mov	w0, #0xffffffff            	// #-1
  408238:	b	4082e4 <ferror@plt+0x6214>
  40823c:	ldr	x1, [sp, #56]
  408240:	ldr	x0, [sp, #72]
  408244:	sub	x0, x1, x0
  408248:	ldr	x2, [sp, #24]
  40824c:	mov	x1, x0
  408250:	ldr	x0, [sp, #72]
  408254:	blr	x2
  408258:	str	x0, [sp, #48]
  40825c:	ldr	x0, [sp, #48]
  408260:	cmp	x0, #0x0
  408264:	b.ge	408270 <ferror@plt+0x61a0>  // b.tcont
  408268:	ldr	x0, [sp, #48]
  40826c:	b	4082e4 <ferror@plt+0x6214>
  408270:	ldr	x0, [sp, #32]
  408274:	ldr	x1, [x0]
  408278:	ldr	x0, [sp, #48]
  40827c:	orr	x1, x1, x0
  408280:	ldr	x0, [sp, #32]
  408284:	str	x1, [x0]
  408288:	str	xzr, [sp, #72]
  40828c:	ldr	x0, [sp, #56]
  408290:	cmp	x0, #0x0
  408294:	b.eq	4082b0 <ferror@plt+0x61e0>  // b.none
  408298:	ldr	x0, [sp, #56]
  40829c:	ldrsb	w0, [x0]
  4082a0:	cmp	w0, #0x0
  4082a4:	b.eq	4082dc <ferror@plt+0x620c>  // b.none
  4082a8:	b	4082b0 <ferror@plt+0x61e0>
  4082ac:	nop
  4082b0:	ldr	x0, [sp, #64]
  4082b4:	add	x0, x0, #0x1
  4082b8:	str	x0, [sp, #64]
  4082bc:	ldr	x0, [sp, #64]
  4082c0:	cmp	x0, #0x0
  4082c4:	b.eq	4082e0 <ferror@plt+0x6210>  // b.none
  4082c8:	ldr	x0, [sp, #64]
  4082cc:	ldrsb	w0, [x0]
  4082d0:	cmp	w0, #0x0
  4082d4:	b.ne	4081bc <ferror@plt+0x60ec>  // b.any
  4082d8:	b	4082e0 <ferror@plt+0x6210>
  4082dc:	nop
  4082e0:	mov	w0, #0x0                   	// #0
  4082e4:	ldp	x29, x30, [sp], #80
  4082e8:	ret
  4082ec:	stp	x29, x30, [sp, #-64]!
  4082f0:	mov	x29, sp
  4082f4:	str	x0, [sp, #40]
  4082f8:	str	x1, [sp, #32]
  4082fc:	str	x2, [sp, #24]
  408300:	str	w3, [sp, #20]
  408304:	str	xzr, [sp, #56]
  408308:	ldr	x0, [sp, #40]
  40830c:	cmp	x0, #0x0
  408310:	b.ne	40831c <ferror@plt+0x624c>  // b.any
  408314:	mov	w0, #0x0                   	// #0
  408318:	b	4084f8 <ferror@plt+0x6428>
  40831c:	ldr	x0, [sp, #32]
  408320:	ldr	w1, [sp, #20]
  408324:	str	w1, [x0]
  408328:	ldr	x0, [sp, #32]
  40832c:	ldr	w1, [x0]
  408330:	ldr	x0, [sp, #24]
  408334:	str	w1, [x0]
  408338:	bl	402050 <__errno_location@plt>
  40833c:	str	wzr, [x0]
  408340:	ldr	x0, [sp, #40]
  408344:	ldrsb	w0, [x0]
  408348:	cmp	w0, #0x3a
  40834c:	b.ne	4083c0 <ferror@plt+0x62f0>  // b.any
  408350:	ldr	x0, [sp, #40]
  408354:	add	x0, x0, #0x1
  408358:	str	x0, [sp, #40]
  40835c:	add	x0, sp, #0x38
  408360:	mov	w2, #0xa                   	// #10
  408364:	mov	x1, x0
  408368:	ldr	x0, [sp, #40]
  40836c:	bl	401ee0 <strtol@plt>
  408370:	mov	w1, w0
  408374:	ldr	x0, [sp, #24]
  408378:	str	w1, [x0]
  40837c:	bl	402050 <__errno_location@plt>
  408380:	ldr	w0, [x0]
  408384:	cmp	w0, #0x0
  408388:	b.ne	4083b8 <ferror@plt+0x62e8>  // b.any
  40838c:	ldr	x0, [sp, #56]
  408390:	cmp	x0, #0x0
  408394:	b.eq	4083b8 <ferror@plt+0x62e8>  // b.none
  408398:	ldr	x0, [sp, #56]
  40839c:	ldrsb	w0, [x0]
  4083a0:	cmp	w0, #0x0
  4083a4:	b.ne	4083b8 <ferror@plt+0x62e8>  // b.any
  4083a8:	ldr	x0, [sp, #56]
  4083ac:	ldr	x1, [sp, #40]
  4083b0:	cmp	x1, x0
  4083b4:	b.ne	4084f4 <ferror@plt+0x6424>  // b.any
  4083b8:	mov	w0, #0xffffffff            	// #-1
  4083bc:	b	4084f8 <ferror@plt+0x6428>
  4083c0:	add	x0, sp, #0x38
  4083c4:	mov	w2, #0xa                   	// #10
  4083c8:	mov	x1, x0
  4083cc:	ldr	x0, [sp, #40]
  4083d0:	bl	401ee0 <strtol@plt>
  4083d4:	mov	w1, w0
  4083d8:	ldr	x0, [sp, #32]
  4083dc:	str	w1, [x0]
  4083e0:	ldr	x0, [sp, #32]
  4083e4:	ldr	w1, [x0]
  4083e8:	ldr	x0, [sp, #24]
  4083ec:	str	w1, [x0]
  4083f0:	bl	402050 <__errno_location@plt>
  4083f4:	ldr	w0, [x0]
  4083f8:	cmp	w0, #0x0
  4083fc:	b.ne	40841c <ferror@plt+0x634c>  // b.any
  408400:	ldr	x0, [sp, #56]
  408404:	cmp	x0, #0x0
  408408:	b.eq	40841c <ferror@plt+0x634c>  // b.none
  40840c:	ldr	x0, [sp, #56]
  408410:	ldr	x1, [sp, #40]
  408414:	cmp	x1, x0
  408418:	b.ne	408424 <ferror@plt+0x6354>  // b.any
  40841c:	mov	w0, #0xffffffff            	// #-1
  408420:	b	4084f8 <ferror@plt+0x6428>
  408424:	ldr	x0, [sp, #56]
  408428:	ldrsb	w0, [x0]
  40842c:	cmp	w0, #0x3a
  408430:	b.ne	408458 <ferror@plt+0x6388>  // b.any
  408434:	ldr	x0, [sp, #56]
  408438:	add	x0, x0, #0x1
  40843c:	ldrsb	w0, [x0]
  408440:	cmp	w0, #0x0
  408444:	b.ne	408458 <ferror@plt+0x6388>  // b.any
  408448:	ldr	x0, [sp, #24]
  40844c:	ldr	w1, [sp, #20]
  408450:	str	w1, [x0]
  408454:	b	4084f4 <ferror@plt+0x6424>
  408458:	ldr	x0, [sp, #56]
  40845c:	ldrsb	w0, [x0]
  408460:	cmp	w0, #0x2d
  408464:	b.eq	408478 <ferror@plt+0x63a8>  // b.none
  408468:	ldr	x0, [sp, #56]
  40846c:	ldrsb	w0, [x0]
  408470:	cmp	w0, #0x3a
  408474:	b.ne	4084f4 <ferror@plt+0x6424>  // b.any
  408478:	ldr	x0, [sp, #56]
  40847c:	add	x0, x0, #0x1
  408480:	str	x0, [sp, #40]
  408484:	str	xzr, [sp, #56]
  408488:	bl	402050 <__errno_location@plt>
  40848c:	str	wzr, [x0]
  408490:	add	x0, sp, #0x38
  408494:	mov	w2, #0xa                   	// #10
  408498:	mov	x1, x0
  40849c:	ldr	x0, [sp, #40]
  4084a0:	bl	401ee0 <strtol@plt>
  4084a4:	mov	w1, w0
  4084a8:	ldr	x0, [sp, #24]
  4084ac:	str	w1, [x0]
  4084b0:	bl	402050 <__errno_location@plt>
  4084b4:	ldr	w0, [x0]
  4084b8:	cmp	w0, #0x0
  4084bc:	b.ne	4084ec <ferror@plt+0x641c>  // b.any
  4084c0:	ldr	x0, [sp, #56]
  4084c4:	cmp	x0, #0x0
  4084c8:	b.eq	4084ec <ferror@plt+0x641c>  // b.none
  4084cc:	ldr	x0, [sp, #56]
  4084d0:	ldrsb	w0, [x0]
  4084d4:	cmp	w0, #0x0
  4084d8:	b.ne	4084ec <ferror@plt+0x641c>  // b.any
  4084dc:	ldr	x0, [sp, #56]
  4084e0:	ldr	x1, [sp, #40]
  4084e4:	cmp	x1, x0
  4084e8:	b.ne	4084f4 <ferror@plt+0x6424>  // b.any
  4084ec:	mov	w0, #0xffffffff            	// #-1
  4084f0:	b	4084f8 <ferror@plt+0x6428>
  4084f4:	mov	w0, #0x0                   	// #0
  4084f8:	ldp	x29, x30, [sp], #64
  4084fc:	ret
  408500:	sub	sp, sp, #0x20
  408504:	str	x0, [sp, #8]
  408508:	str	x1, [sp]
  40850c:	ldr	x0, [sp, #8]
  408510:	str	x0, [sp, #24]
  408514:	ldr	x0, [sp]
  408518:	str	xzr, [x0]
  40851c:	b	40852c <ferror@plt+0x645c>
  408520:	ldr	x0, [sp, #24]
  408524:	add	x0, x0, #0x1
  408528:	str	x0, [sp, #24]
  40852c:	ldr	x0, [sp, #24]
  408530:	cmp	x0, #0x0
  408534:	b.eq	40855c <ferror@plt+0x648c>  // b.none
  408538:	ldr	x0, [sp, #24]
  40853c:	ldrsb	w0, [x0]
  408540:	cmp	w0, #0x2f
  408544:	b.ne	40855c <ferror@plt+0x648c>  // b.any
  408548:	ldr	x0, [sp, #24]
  40854c:	add	x0, x0, #0x1
  408550:	ldrsb	w0, [x0]
  408554:	cmp	w0, #0x2f
  408558:	b.eq	408520 <ferror@plt+0x6450>  // b.none
  40855c:	ldr	x0, [sp, #24]
  408560:	cmp	x0, #0x0
  408564:	b.eq	408578 <ferror@plt+0x64a8>  // b.none
  408568:	ldr	x0, [sp, #24]
  40856c:	ldrsb	w0, [x0]
  408570:	cmp	w0, #0x0
  408574:	b.ne	408580 <ferror@plt+0x64b0>  // b.any
  408578:	mov	x0, #0x0                   	// #0
  40857c:	b	4085e0 <ferror@plt+0x6510>
  408580:	ldr	x0, [sp]
  408584:	mov	x1, #0x1                   	// #1
  408588:	str	x1, [x0]
  40858c:	ldr	x0, [sp, #24]
  408590:	add	x0, x0, #0x1
  408594:	str	x0, [sp, #16]
  408598:	b	4085bc <ferror@plt+0x64ec>
  40859c:	ldr	x0, [sp]
  4085a0:	ldr	x0, [x0]
  4085a4:	add	x1, x0, #0x1
  4085a8:	ldr	x0, [sp]
  4085ac:	str	x1, [x0]
  4085b0:	ldr	x0, [sp, #16]
  4085b4:	add	x0, x0, #0x1
  4085b8:	str	x0, [sp, #16]
  4085bc:	ldr	x0, [sp, #16]
  4085c0:	ldrsb	w0, [x0]
  4085c4:	cmp	w0, #0x0
  4085c8:	b.eq	4085dc <ferror@plt+0x650c>  // b.none
  4085cc:	ldr	x0, [sp, #16]
  4085d0:	ldrsb	w0, [x0]
  4085d4:	cmp	w0, #0x2f
  4085d8:	b.ne	40859c <ferror@plt+0x64cc>  // b.any
  4085dc:	ldr	x0, [sp, #24]
  4085e0:	add	sp, sp, #0x20
  4085e4:	ret
  4085e8:	stp	x29, x30, [sp, #-64]!
  4085ec:	mov	x29, sp
  4085f0:	str	x0, [sp, #24]
  4085f4:	str	x1, [sp, #16]
  4085f8:	b	4086f8 <ferror@plt+0x6628>
  4085fc:	add	x0, sp, #0x28
  408600:	mov	x1, x0
  408604:	ldr	x0, [sp, #24]
  408608:	bl	408500 <ferror@plt+0x6430>
  40860c:	str	x0, [sp, #56]
  408610:	add	x0, sp, #0x20
  408614:	mov	x1, x0
  408618:	ldr	x0, [sp, #16]
  40861c:	bl	408500 <ferror@plt+0x6430>
  408620:	str	x0, [sp, #48]
  408624:	ldr	x1, [sp, #40]
  408628:	ldr	x0, [sp, #32]
  40862c:	add	x0, x1, x0
  408630:	cmp	x0, #0x0
  408634:	b.ne	408640 <ferror@plt+0x6570>  // b.any
  408638:	mov	w0, #0x1                   	// #1
  40863c:	b	408714 <ferror@plt+0x6644>
  408640:	ldr	x1, [sp, #40]
  408644:	ldr	x0, [sp, #32]
  408648:	add	x0, x1, x0
  40864c:	cmp	x0, #0x1
  408650:	b.ne	408694 <ferror@plt+0x65c4>  // b.any
  408654:	ldr	x0, [sp, #56]
  408658:	cmp	x0, #0x0
  40865c:	b.eq	408670 <ferror@plt+0x65a0>  // b.none
  408660:	ldr	x0, [sp, #56]
  408664:	ldrsb	w0, [x0]
  408668:	cmp	w0, #0x2f
  40866c:	b.eq	40868c <ferror@plt+0x65bc>  // b.none
  408670:	ldr	x0, [sp, #48]
  408674:	cmp	x0, #0x0
  408678:	b.eq	408694 <ferror@plt+0x65c4>  // b.none
  40867c:	ldr	x0, [sp, #48]
  408680:	ldrsb	w0, [x0]
  408684:	cmp	w0, #0x2f
  408688:	b.ne	408694 <ferror@plt+0x65c4>  // b.any
  40868c:	mov	w0, #0x1                   	// #1
  408690:	b	408714 <ferror@plt+0x6644>
  408694:	ldr	x0, [sp, #56]
  408698:	cmp	x0, #0x0
  40869c:	b.eq	408710 <ferror@plt+0x6640>  // b.none
  4086a0:	ldr	x0, [sp, #48]
  4086a4:	cmp	x0, #0x0
  4086a8:	b.eq	408710 <ferror@plt+0x6640>  // b.none
  4086ac:	ldr	x1, [sp, #40]
  4086b0:	ldr	x0, [sp, #32]
  4086b4:	cmp	x1, x0
  4086b8:	b.ne	408710 <ferror@plt+0x6640>  // b.any
  4086bc:	ldr	x0, [sp, #40]
  4086c0:	mov	x2, x0
  4086c4:	ldr	x1, [sp, #48]
  4086c8:	ldr	x0, [sp, #56]
  4086cc:	bl	401d30 <strncmp@plt>
  4086d0:	cmp	w0, #0x0
  4086d4:	b.ne	408710 <ferror@plt+0x6640>  // b.any
  4086d8:	ldr	x0, [sp, #40]
  4086dc:	ldr	x1, [sp, #56]
  4086e0:	add	x0, x1, x0
  4086e4:	str	x0, [sp, #24]
  4086e8:	ldr	x0, [sp, #32]
  4086ec:	ldr	x1, [sp, #48]
  4086f0:	add	x0, x1, x0
  4086f4:	str	x0, [sp, #16]
  4086f8:	ldr	x0, [sp, #24]
  4086fc:	cmp	x0, #0x0
  408700:	b.eq	408710 <ferror@plt+0x6640>  // b.none
  408704:	ldr	x0, [sp, #16]
  408708:	cmp	x0, #0x0
  40870c:	b.ne	4085fc <ferror@plt+0x652c>  // b.any
  408710:	mov	w0, #0x0                   	// #0
  408714:	ldp	x29, x30, [sp], #64
  408718:	ret
  40871c:	stp	x29, x30, [sp, #-64]!
  408720:	mov	x29, sp
  408724:	str	x0, [sp, #40]
  408728:	str	x1, [sp, #32]
  40872c:	str	x2, [sp, #24]
  408730:	ldr	x0, [sp, #40]
  408734:	cmp	x0, #0x0
  408738:	b.ne	408758 <ferror@plt+0x6688>  // b.any
  40873c:	ldr	x0, [sp, #32]
  408740:	cmp	x0, #0x0
  408744:	b.ne	408758 <ferror@plt+0x6688>  // b.any
  408748:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  40874c:	add	x0, x0, #0xfc0
  408750:	bl	401de0 <strdup@plt>
  408754:	b	40887c <ferror@plt+0x67ac>
  408758:	ldr	x0, [sp, #40]
  40875c:	cmp	x0, #0x0
  408760:	b.ne	408774 <ferror@plt+0x66a4>  // b.any
  408764:	ldr	x1, [sp, #24]
  408768:	ldr	x0, [sp, #32]
  40876c:	bl	401f50 <strndup@plt>
  408770:	b	40887c <ferror@plt+0x67ac>
  408774:	ldr	x0, [sp, #32]
  408778:	cmp	x0, #0x0
  40877c:	b.ne	40878c <ferror@plt+0x66bc>  // b.any
  408780:	ldr	x0, [sp, #40]
  408784:	bl	401de0 <strdup@plt>
  408788:	b	40887c <ferror@plt+0x67ac>
  40878c:	ldr	x0, [sp, #40]
  408790:	cmp	x0, #0x0
  408794:	b.ne	4087b8 <ferror@plt+0x66e8>  // b.any
  408798:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40879c:	add	x3, x0, #0x20
  4087a0:	mov	w2, #0x383                 	// #899
  4087a4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4087a8:	add	x1, x0, #0xfc8
  4087ac:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4087b0:	add	x0, x0, #0xfd8
  4087b4:	bl	402040 <__assert_fail@plt>
  4087b8:	ldr	x0, [sp, #32]
  4087bc:	cmp	x0, #0x0
  4087c0:	b.ne	4087e4 <ferror@plt+0x6714>  // b.any
  4087c4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4087c8:	add	x3, x0, #0x20
  4087cc:	mov	w2, #0x384                 	// #900
  4087d0:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4087d4:	add	x1, x0, #0xfc8
  4087d8:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  4087dc:	add	x0, x0, #0xfe0
  4087e0:	bl	402040 <__assert_fail@plt>
  4087e4:	ldr	x0, [sp, #40]
  4087e8:	bl	401bb0 <strlen@plt>
  4087ec:	str	x0, [sp, #56]
  4087f0:	ldr	x0, [sp, #56]
  4087f4:	mvn	x0, x0
  4087f8:	ldr	x1, [sp, #24]
  4087fc:	cmp	x1, x0
  408800:	b.ls	40880c <ferror@plt+0x673c>  // b.plast
  408804:	mov	x0, #0x0                   	// #0
  408808:	b	40887c <ferror@plt+0x67ac>
  40880c:	ldr	x1, [sp, #56]
  408810:	ldr	x0, [sp, #24]
  408814:	add	x0, x1, x0
  408818:	add	x0, x0, #0x1
  40881c:	bl	401d20 <malloc@plt>
  408820:	str	x0, [sp, #48]
  408824:	ldr	x0, [sp, #48]
  408828:	cmp	x0, #0x0
  40882c:	b.ne	408838 <ferror@plt+0x6768>  // b.any
  408830:	mov	x0, #0x0                   	// #0
  408834:	b	40887c <ferror@plt+0x67ac>
  408838:	ldr	x2, [sp, #56]
  40883c:	ldr	x1, [sp, #40]
  408840:	ldr	x0, [sp, #48]
  408844:	bl	401b80 <memcpy@plt>
  408848:	ldr	x1, [sp, #48]
  40884c:	ldr	x0, [sp, #56]
  408850:	add	x0, x1, x0
  408854:	ldr	x2, [sp, #24]
  408858:	ldr	x1, [sp, #32]
  40885c:	bl	401b80 <memcpy@plt>
  408860:	ldr	x1, [sp, #56]
  408864:	ldr	x0, [sp, #24]
  408868:	add	x0, x1, x0
  40886c:	ldr	x1, [sp, #48]
  408870:	add	x0, x1, x0
  408874:	strb	wzr, [x0]
  408878:	ldr	x0, [sp, #48]
  40887c:	ldp	x29, x30, [sp], #64
  408880:	ret
  408884:	stp	x29, x30, [sp, #-32]!
  408888:	mov	x29, sp
  40888c:	str	x0, [sp, #24]
  408890:	str	x1, [sp, #16]
  408894:	ldr	x0, [sp, #16]
  408898:	cmp	x0, #0x0
  40889c:	b.eq	4088ac <ferror@plt+0x67dc>  // b.none
  4088a0:	ldr	x0, [sp, #16]
  4088a4:	bl	401bb0 <strlen@plt>
  4088a8:	b	4088b0 <ferror@plt+0x67e0>
  4088ac:	mov	x0, #0x0                   	// #0
  4088b0:	mov	x2, x0
  4088b4:	ldr	x1, [sp, #16]
  4088b8:	ldr	x0, [sp, #24]
  4088bc:	bl	40871c <ferror@plt+0x664c>
  4088c0:	ldp	x29, x30, [sp], #32
  4088c4:	ret
  4088c8:	stp	x29, x30, [sp, #-304]!
  4088cc:	mov	x29, sp
  4088d0:	str	x0, [sp, #56]
  4088d4:	str	x1, [sp, #48]
  4088d8:	str	x2, [sp, #256]
  4088dc:	str	x3, [sp, #264]
  4088e0:	str	x4, [sp, #272]
  4088e4:	str	x5, [sp, #280]
  4088e8:	str	x6, [sp, #288]
  4088ec:	str	x7, [sp, #296]
  4088f0:	str	q0, [sp, #128]
  4088f4:	str	q1, [sp, #144]
  4088f8:	str	q2, [sp, #160]
  4088fc:	str	q3, [sp, #176]
  408900:	str	q4, [sp, #192]
  408904:	str	q5, [sp, #208]
  408908:	str	q6, [sp, #224]
  40890c:	str	q7, [sp, #240]
  408910:	add	x0, sp, #0x130
  408914:	str	x0, [sp, #80]
  408918:	add	x0, sp, #0x130
  40891c:	str	x0, [sp, #88]
  408920:	add	x0, sp, #0x100
  408924:	str	x0, [sp, #96]
  408928:	mov	w0, #0xffffffd0            	// #-48
  40892c:	str	w0, [sp, #104]
  408930:	mov	w0, #0xffffff80            	// #-128
  408934:	str	w0, [sp, #108]
  408938:	add	x2, sp, #0x10
  40893c:	add	x3, sp, #0x50
  408940:	ldp	x0, x1, [x3]
  408944:	stp	x0, x1, [x2]
  408948:	ldp	x0, x1, [x3, #16]
  40894c:	stp	x0, x1, [x2, #16]
  408950:	add	x1, sp, #0x10
  408954:	add	x0, sp, #0x48
  408958:	mov	x2, x1
  40895c:	ldr	x1, [sp, #48]
  408960:	bl	401f30 <vasprintf@plt>
  408964:	str	w0, [sp, #124]
  408968:	ldr	w0, [sp, #124]
  40896c:	cmp	w0, #0x0
  408970:	b.ge	40897c <ferror@plt+0x68ac>  // b.tcont
  408974:	mov	x0, #0x0                   	// #0
  408978:	b	4089a4 <ferror@plt+0x68d4>
  40897c:	ldr	x0, [sp, #72]
  408980:	ldrsw	x1, [sp, #124]
  408984:	mov	x2, x1
  408988:	mov	x1, x0
  40898c:	ldr	x0, [sp, #56]
  408990:	bl	40871c <ferror@plt+0x664c>
  408994:	str	x0, [sp, #112]
  408998:	ldr	x0, [sp, #72]
  40899c:	bl	401f10 <free@plt>
  4089a0:	ldr	x0, [sp, #112]
  4089a4:	ldp	x29, x30, [sp], #304
  4089a8:	ret
  4089ac:	stp	x29, x30, [sp, #-48]!
  4089b0:	mov	x29, sp
  4089b4:	str	x0, [sp, #24]
  4089b8:	str	x1, [sp, #16]
  4089bc:	str	wzr, [sp, #44]
  4089c0:	str	wzr, [sp, #40]
  4089c4:	b	408a30 <ferror@plt+0x6960>
  4089c8:	ldr	w0, [sp, #44]
  4089cc:	cmp	w0, #0x0
  4089d0:	b.eq	4089dc <ferror@plt+0x690c>  // b.none
  4089d4:	str	wzr, [sp, #44]
  4089d8:	b	408a24 <ferror@plt+0x6954>
  4089dc:	ldrsw	x0, [sp, #40]
  4089e0:	ldr	x1, [sp, #24]
  4089e4:	add	x0, x1, x0
  4089e8:	ldrsb	w0, [x0]
  4089ec:	cmp	w0, #0x5c
  4089f0:	b.ne	408a00 <ferror@plt+0x6930>  // b.any
  4089f4:	mov	w0, #0x1                   	// #1
  4089f8:	str	w0, [sp, #44]
  4089fc:	b	408a24 <ferror@plt+0x6954>
  408a00:	ldrsw	x0, [sp, #40]
  408a04:	ldr	x1, [sp, #24]
  408a08:	add	x0, x1, x0
  408a0c:	ldrsb	w0, [x0]
  408a10:	mov	w1, w0
  408a14:	ldr	x0, [sp, #16]
  408a18:	bl	401f70 <strchr@plt>
  408a1c:	cmp	x0, #0x0
  408a20:	b.ne	408a4c <ferror@plt+0x697c>  // b.any
  408a24:	ldr	w0, [sp, #40]
  408a28:	add	w0, w0, #0x1
  408a2c:	str	w0, [sp, #40]
  408a30:	ldrsw	x0, [sp, #40]
  408a34:	ldr	x1, [sp, #24]
  408a38:	add	x0, x1, x0
  408a3c:	ldrsb	w0, [x0]
  408a40:	cmp	w0, #0x0
  408a44:	b.ne	4089c8 <ferror@plt+0x68f8>  // b.any
  408a48:	b	408a50 <ferror@plt+0x6980>
  408a4c:	nop
  408a50:	ldr	w1, [sp, #40]
  408a54:	ldr	w0, [sp, #44]
  408a58:	sub	w0, w1, w0
  408a5c:	sxtw	x0, w0
  408a60:	ldp	x29, x30, [sp], #48
  408a64:	ret
  408a68:	stp	x29, x30, [sp, #-64]!
  408a6c:	mov	x29, sp
  408a70:	str	x0, [sp, #40]
  408a74:	str	x1, [sp, #32]
  408a78:	str	x2, [sp, #24]
  408a7c:	str	w3, [sp, #20]
  408a80:	ldr	x0, [sp, #40]
  408a84:	ldr	x0, [x0]
  408a88:	str	x0, [sp, #56]
  408a8c:	ldr	x0, [sp, #56]
  408a90:	ldrsb	w0, [x0]
  408a94:	cmp	w0, #0x0
  408a98:	b.ne	408ad8 <ferror@plt+0x6a08>  // b.any
  408a9c:	ldr	x0, [sp, #40]
  408aa0:	ldr	x0, [x0]
  408aa4:	ldrsb	w0, [x0]
  408aa8:	cmp	w0, #0x0
  408aac:	b.eq	408ad0 <ferror@plt+0x6a00>  // b.none
  408ab0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  408ab4:	add	x3, x0, #0x30
  408ab8:	mov	w2, #0x3c6                 	// #966
  408abc:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  408ac0:	add	x1, x0, #0xfc8
  408ac4:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  408ac8:	add	x0, x0, #0xfe8
  408acc:	bl	402040 <__assert_fail@plt>
  408ad0:	mov	x0, #0x0                   	// #0
  408ad4:	b	408d08 <ferror@plt+0x6c38>
  408ad8:	ldr	x1, [sp, #24]
  408adc:	ldr	x0, [sp, #56]
  408ae0:	bl	401f60 <strspn@plt>
  408ae4:	mov	x1, x0
  408ae8:	ldr	x0, [sp, #56]
  408aec:	add	x0, x0, x1
  408af0:	str	x0, [sp, #56]
  408af4:	ldr	x0, [sp, #56]
  408af8:	ldrsb	w0, [x0]
  408afc:	cmp	w0, #0x0
  408b00:	b.ne	408b18 <ferror@plt+0x6a48>  // b.any
  408b04:	ldr	x0, [sp, #40]
  408b08:	ldr	x1, [sp, #56]
  408b0c:	str	x1, [x0]
  408b10:	mov	x0, #0x0                   	// #0
  408b14:	b	408d08 <ferror@plt+0x6c38>
  408b18:	ldr	w0, [sp, #20]
  408b1c:	cmp	w0, #0x0
  408b20:	b.eq	408c3c <ferror@plt+0x6b6c>  // b.none
  408b24:	ldr	x0, [sp, #56]
  408b28:	ldrsb	w0, [x0]
  408b2c:	mov	w1, w0
  408b30:	adrp	x0, 40b000 <ferror@plt+0x8f30>
  408b34:	add	x0, x0, #0xff8
  408b38:	bl	401f70 <strchr@plt>
  408b3c:	cmp	x0, #0x0
  408b40:	b.eq	408c3c <ferror@plt+0x6b6c>  // b.none
  408b44:	ldr	x0, [sp, #56]
  408b48:	ldrsb	w0, [x0]
  408b4c:	strb	w0, [sp, #48]
  408b50:	strb	wzr, [sp, #49]
  408b54:	ldr	x0, [sp, #56]
  408b58:	add	x0, x0, #0x1
  408b5c:	add	x1, sp, #0x30
  408b60:	bl	4089ac <ferror@plt+0x68dc>
  408b64:	mov	x1, x0
  408b68:	ldr	x0, [sp, #32]
  408b6c:	str	x1, [x0]
  408b70:	ldr	x0, [sp, #32]
  408b74:	ldr	x0, [x0]
  408b78:	add	x0, x0, #0x1
  408b7c:	ldr	x1, [sp, #56]
  408b80:	add	x0, x1, x0
  408b84:	ldrsb	w0, [x0]
  408b88:	cmp	w0, #0x0
  408b8c:	b.eq	408c00 <ferror@plt+0x6b30>  // b.none
  408b90:	ldr	x0, [sp, #32]
  408b94:	ldr	x0, [x0]
  408b98:	add	x0, x0, #0x1
  408b9c:	ldr	x1, [sp, #56]
  408ba0:	add	x0, x1, x0
  408ba4:	ldrsb	w1, [x0]
  408ba8:	ldrsb	w0, [sp, #48]
  408bac:	cmp	w1, w0
  408bb0:	b.ne	408c00 <ferror@plt+0x6b30>  // b.any
  408bb4:	ldr	x0, [sp, #32]
  408bb8:	ldr	x0, [x0]
  408bbc:	add	x0, x0, #0x2
  408bc0:	ldr	x1, [sp, #56]
  408bc4:	add	x0, x1, x0
  408bc8:	ldrsb	w0, [x0]
  408bcc:	cmp	w0, #0x0
  408bd0:	b.eq	408c14 <ferror@plt+0x6b44>  // b.none
  408bd4:	ldr	x0, [sp, #32]
  408bd8:	ldr	x0, [x0]
  408bdc:	add	x0, x0, #0x2
  408be0:	ldr	x1, [sp, #56]
  408be4:	add	x0, x1, x0
  408be8:	ldrsb	w0, [x0]
  408bec:	mov	w1, w0
  408bf0:	ldr	x0, [sp, #24]
  408bf4:	bl	401f70 <strchr@plt>
  408bf8:	cmp	x0, #0x0
  408bfc:	b.ne	408c14 <ferror@plt+0x6b44>  // b.any
  408c00:	ldr	x0, [sp, #40]
  408c04:	ldr	x1, [sp, #56]
  408c08:	str	x1, [x0]
  408c0c:	mov	x0, #0x0                   	// #0
  408c10:	b	408d08 <ferror@plt+0x6c38>
  408c14:	ldr	x0, [sp, #56]
  408c18:	add	x1, x0, #0x1
  408c1c:	str	x1, [sp, #56]
  408c20:	ldr	x1, [sp, #32]
  408c24:	ldr	x1, [x1]
  408c28:	add	x1, x1, #0x2
  408c2c:	add	x1, x0, x1
  408c30:	ldr	x0, [sp, #40]
  408c34:	str	x1, [x0]
  408c38:	b	408d04 <ferror@plt+0x6c34>
  408c3c:	ldr	w0, [sp, #20]
  408c40:	cmp	w0, #0x0
  408c44:	b.eq	408cd4 <ferror@plt+0x6c04>  // b.none
  408c48:	ldr	x1, [sp, #24]
  408c4c:	ldr	x0, [sp, #56]
  408c50:	bl	4089ac <ferror@plt+0x68dc>
  408c54:	mov	x1, x0
  408c58:	ldr	x0, [sp, #32]
  408c5c:	str	x1, [x0]
  408c60:	ldr	x0, [sp, #32]
  408c64:	ldr	x0, [x0]
  408c68:	ldr	x1, [sp, #56]
  408c6c:	add	x0, x1, x0
  408c70:	ldrsb	w0, [x0]
  408c74:	cmp	w0, #0x0
  408c78:	b.eq	408cb8 <ferror@plt+0x6be8>  // b.none
  408c7c:	ldr	x0, [sp, #32]
  408c80:	ldr	x0, [x0]
  408c84:	ldr	x1, [sp, #56]
  408c88:	add	x0, x1, x0
  408c8c:	ldrsb	w0, [x0]
  408c90:	mov	w1, w0
  408c94:	ldr	x0, [sp, #24]
  408c98:	bl	401f70 <strchr@plt>
  408c9c:	cmp	x0, #0x0
  408ca0:	b.ne	408cb8 <ferror@plt+0x6be8>  // b.any
  408ca4:	ldr	x0, [sp, #40]
  408ca8:	ldr	x1, [sp, #56]
  408cac:	str	x1, [x0]
  408cb0:	mov	x0, #0x0                   	// #0
  408cb4:	b	408d08 <ferror@plt+0x6c38>
  408cb8:	ldr	x0, [sp, #32]
  408cbc:	ldr	x0, [x0]
  408cc0:	ldr	x1, [sp, #56]
  408cc4:	add	x1, x1, x0
  408cc8:	ldr	x0, [sp, #40]
  408ccc:	str	x1, [x0]
  408cd0:	b	408d04 <ferror@plt+0x6c34>
  408cd4:	ldr	x1, [sp, #24]
  408cd8:	ldr	x0, [sp, #56]
  408cdc:	bl	402010 <strcspn@plt>
  408ce0:	mov	x1, x0
  408ce4:	ldr	x0, [sp, #32]
  408ce8:	str	x1, [x0]
  408cec:	ldr	x0, [sp, #32]
  408cf0:	ldr	x0, [x0]
  408cf4:	ldr	x1, [sp, #56]
  408cf8:	add	x1, x1, x0
  408cfc:	ldr	x0, [sp, #40]
  408d00:	str	x1, [x0]
  408d04:	ldr	x0, [sp, #56]
  408d08:	ldp	x29, x30, [sp], #64
  408d0c:	ret
  408d10:	stp	x29, x30, [sp, #-48]!
  408d14:	mov	x29, sp
  408d18:	str	x0, [sp, #24]
  408d1c:	ldr	x0, [sp, #24]
  408d20:	bl	401d70 <fgetc@plt>
  408d24:	str	w0, [sp, #44]
  408d28:	ldr	w0, [sp, #44]
  408d2c:	cmn	w0, #0x1
  408d30:	b.ne	408d3c <ferror@plt+0x6c6c>  // b.any
  408d34:	mov	w0, #0x1                   	// #1
  408d38:	b	408d4c <ferror@plt+0x6c7c>
  408d3c:	ldr	w0, [sp, #44]
  408d40:	cmp	w0, #0xa
  408d44:	b.ne	408d1c <ferror@plt+0x6c4c>  // b.any
  408d48:	mov	w0, #0x0                   	// #0
  408d4c:	ldp	x29, x30, [sp], #48
  408d50:	ret
  408d54:	stp	x29, x30, [sp, #-32]!
  408d58:	mov	x29, sp
  408d5c:	str	x0, [sp, #24]
  408d60:	str	x1, [sp, #16]
  408d64:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  408d68:	ldr	x0, [x0, #4056]
  408d6c:	ldr	x0, [x0]
  408d70:	mov	x2, x0
  408d74:	ldr	x1, [sp, #16]
  408d78:	ldr	x0, [sp, #24]
  408d7c:	bl	40aecc <ferror@plt+0x8dfc>
  408d80:	nop
  408d84:	ldp	x29, x30, [sp], #32
  408d88:	ret
  408d8c:	stp	x29, x30, [sp, #-16]!
  408d90:	mov	x29, sp
  408d94:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  408d98:	ldr	x0, [x0, #4056]
  408d9c:	ldr	x0, [x0]
  408da0:	bl	40af18 <ferror@plt+0x8e48>
  408da4:	nop
  408da8:	ldp	x29, x30, [sp], #16
  408dac:	ret
  408db0:	stp	x29, x30, [sp, #-32]!
  408db4:	mov	x29, sp
  408db8:	str	x0, [sp, #24]
  408dbc:	b	408dcc <ferror@plt+0x6cfc>
  408dc0:	ldr	x0, [sp, #24]
  408dc4:	add	x0, x0, #0x1
  408dc8:	str	x0, [sp, #24]
  408dcc:	bl	401ed0 <__ctype_b_loc@plt>
  408dd0:	ldr	x1, [x0]
  408dd4:	ldr	x0, [sp, #24]
  408dd8:	ldrsb	w0, [x0]
  408ddc:	sxtb	x0, w0
  408de0:	lsl	x0, x0, #1
  408de4:	add	x0, x1, x0
  408de8:	ldrh	w0, [x0]
  408dec:	and	w0, w0, #0x1
  408df0:	cmp	w0, #0x0
  408df4:	b.ne	408dc0 <ferror@plt+0x6cf0>  // b.any
  408df8:	ldr	x0, [sp, #24]
  408dfc:	ldp	x29, x30, [sp], #32
  408e00:	ret
  408e04:	stp	x29, x30, [sp, #-288]!
  408e08:	mov	x29, sp
  408e0c:	str	x0, [sp, #56]
  408e10:	str	x1, [sp, #232]
  408e14:	str	x2, [sp, #240]
  408e18:	str	x3, [sp, #248]
  408e1c:	str	x4, [sp, #256]
  408e20:	str	x5, [sp, #264]
  408e24:	str	x6, [sp, #272]
  408e28:	str	x7, [sp, #280]
  408e2c:	str	q0, [sp, #96]
  408e30:	str	q1, [sp, #112]
  408e34:	str	q2, [sp, #128]
  408e38:	str	q3, [sp, #144]
  408e3c:	str	q4, [sp, #160]
  408e40:	str	q5, [sp, #176]
  408e44:	str	q6, [sp, #192]
  408e48:	str	q7, [sp, #208]
  408e4c:	add	x0, sp, #0x120
  408e50:	str	x0, [sp, #64]
  408e54:	add	x0, sp, #0x120
  408e58:	str	x0, [sp, #72]
  408e5c:	add	x0, sp, #0xe0
  408e60:	str	x0, [sp, #80]
  408e64:	mov	w0, #0xffffffc8            	// #-56
  408e68:	str	w0, [sp, #88]
  408e6c:	mov	w0, #0xffffff80            	// #-128
  408e70:	str	w0, [sp, #92]
  408e74:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  408e78:	ldr	x0, [x0, #4048]
  408e7c:	ldr	x4, [x0]
  408e80:	add	x2, sp, #0x10
  408e84:	add	x3, sp, #0x40
  408e88:	ldp	x0, x1, [x3]
  408e8c:	stp	x0, x1, [x2]
  408e90:	ldp	x0, x1, [x3, #16]
  408e94:	stp	x0, x1, [x2, #16]
  408e98:	add	x0, sp, #0x10
  408e9c:	mov	x2, x0
  408ea0:	ldr	x1, [sp, #56]
  408ea4:	mov	x0, x4
  408ea8:	bl	402020 <vfprintf@plt>
  408eac:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  408eb0:	ldr	x0, [x0, #4048]
  408eb4:	ldr	x0, [x0]
  408eb8:	mov	x1, x0
  408ebc:	mov	w0, #0xa                   	// #10
  408ec0:	bl	401c70 <fputc@plt>
  408ec4:	nop
  408ec8:	ldp	x29, x30, [sp], #288
  408ecc:	ret
  408ed0:	stp	x29, x30, [sp, #-80]!
  408ed4:	mov	x29, sp
  408ed8:	str	x0, [sp, #24]
  408edc:	str	x1, [sp, #16]
  408ee0:	add	x0, sp, #0x20
  408ee4:	mov	w2, #0x0                   	// #0
  408ee8:	mov	x1, x0
  408eec:	ldr	x0, [sp, #16]
  408ef0:	bl	401ba0 <strtoul@plt>
  408ef4:	str	w0, [sp, #76]
  408ef8:	ldr	x0, [sp, #32]
  408efc:	cmp	x0, #0x0
  408f00:	b.eq	409018 <ferror@plt+0x6f48>  // b.none
  408f04:	ldr	x0, [sp, #32]
  408f08:	ldrsb	w0, [x0]
  408f0c:	cmp	w0, #0x0
  408f10:	b.eq	409018 <ferror@plt+0x6f48>  // b.none
  408f14:	ldr	x0, [sp, #24]
  408f18:	cmp	x0, #0x0
  408f1c:	b.eq	409018 <ferror@plt+0x6f48>  // b.none
  408f20:	ldr	x0, [sp, #24]
  408f24:	ldr	x0, [x0]
  408f28:	cmp	x0, #0x0
  408f2c:	b.eq	409018 <ferror@plt+0x6f48>  // b.none
  408f30:	str	wzr, [sp, #76]
  408f34:	ldr	x0, [sp, #16]
  408f38:	bl	401de0 <strdup@plt>
  408f3c:	str	x0, [sp, #48]
  408f40:	ldr	x0, [sp, #48]
  408f44:	str	x0, [sp, #64]
  408f48:	ldr	x0, [sp, #64]
  408f4c:	cmp	x0, #0x0
  408f50:	b.ne	408fdc <ferror@plt+0x6f0c>  // b.any
  408f54:	ldr	w0, [sp, #76]
  408f58:	b	40904c <ferror@plt+0x6f7c>
  408f5c:	ldr	x0, [sp, #32]
  408f60:	str	x0, [sp, #64]
  408f64:	ldr	x0, [sp, #24]
  408f68:	str	x0, [sp, #56]
  408f6c:	b	408fb0 <ferror@plt+0x6ee0>
  408f70:	ldr	x0, [sp, #56]
  408f74:	ldr	x0, [x0]
  408f78:	mov	x1, x0
  408f7c:	ldr	x0, [sp, #40]
  408f80:	bl	401eb0 <strcmp@plt>
  408f84:	cmp	w0, #0x0
  408f88:	b.ne	408fa4 <ferror@plt+0x6ed4>  // b.any
  408f8c:	ldr	x0, [sp, #56]
  408f90:	ldr	w0, [x0, #8]
  408f94:	ldr	w1, [sp, #76]
  408f98:	orr	w0, w1, w0
  408f9c:	str	w0, [sp, #76]
  408fa0:	b	408fcc <ferror@plt+0x6efc>
  408fa4:	ldr	x0, [sp, #56]
  408fa8:	add	x0, x0, #0x18
  408fac:	str	x0, [sp, #56]
  408fb0:	ldr	x0, [sp, #56]
  408fb4:	cmp	x0, #0x0
  408fb8:	b.eq	408fcc <ferror@plt+0x6efc>  // b.none
  408fbc:	ldr	x0, [sp, #56]
  408fc0:	ldr	x0, [x0]
  408fc4:	cmp	x0, #0x0
  408fc8:	b.ne	408f70 <ferror@plt+0x6ea0>  // b.any
  408fcc:	ldr	w1, [sp, #76]
  408fd0:	mov	w0, #0xffff                	// #65535
  408fd4:	cmp	w1, w0
  408fd8:	b.eq	409008 <ferror@plt+0x6f38>  // b.none
  408fdc:	add	x0, sp, #0x20
  408fe0:	mov	x2, x0
  408fe4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  408fe8:	add	x1, x0, #0x38
  408fec:	ldr	x0, [sp, #64]
  408ff0:	bl	401d00 <strtok_r@plt>
  408ff4:	str	x0, [sp, #40]
  408ff8:	ldr	x0, [sp, #40]
  408ffc:	cmp	x0, #0x0
  409000:	b.ne	408f5c <ferror@plt+0x6e8c>  // b.any
  409004:	b	40900c <ferror@plt+0x6f3c>
  409008:	nop
  40900c:	ldr	x0, [sp, #48]
  409010:	bl	401f10 <free@plt>
  409014:	b	409048 <ferror@plt+0x6f78>
  409018:	ldr	x0, [sp, #32]
  40901c:	cmp	x0, #0x0
  409020:	b.eq	409048 <ferror@plt+0x6f78>  // b.none
  409024:	ldr	x2, [sp, #32]
  409028:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40902c:	add	x1, x0, #0x40
  409030:	mov	x0, x2
  409034:	bl	401eb0 <strcmp@plt>
  409038:	cmp	w0, #0x0
  40903c:	b.ne	409048 <ferror@plt+0x6f78>  // b.any
  409040:	mov	w0, #0xffff                	// #65535
  409044:	str	w0, [sp, #76]
  409048:	ldr	w0, [sp, #76]
  40904c:	ldp	x29, x30, [sp], #80
  409050:	ret
  409054:	stp	x29, x30, [sp, #-48]!
  409058:	mov	x29, sp
  40905c:	str	x0, [sp, #24]
  409060:	str	x1, [sp, #16]
  409064:	ldr	x0, [sp, #24]
  409068:	str	x0, [sp, #40]
  40906c:	ldr	x0, [sp, #16]
  409070:	str	x0, [sp, #32]
  409074:	ldr	x0, [sp, #40]
  409078:	ldr	x2, [x0]
  40907c:	ldr	x0, [sp, #32]
  409080:	ldr	x0, [x0]
  409084:	mov	x1, x0
  409088:	mov	x0, x2
  40908c:	bl	401eb0 <strcmp@plt>
  409090:	ldp	x29, x30, [sp], #48
  409094:	ret
  409098:	stp	x29, x30, [sp, #-32]!
  40909c:	mov	x29, sp
  4090a0:	str	x0, [sp, #24]
  4090a4:	ldr	x0, [sp, #24]
  4090a8:	cmp	x0, #0x0
  4090ac:	b.eq	409100 <ferror@plt+0x7030>  // b.none
  4090b0:	ldr	x0, [sp, #24]
  4090b4:	bl	40a32c <ferror@plt+0x825c>
  4090b8:	ldr	x0, [sp, #24]
  4090bc:	ldr	x0, [x0, #16]
  4090c0:	bl	401f10 <free@plt>
  4090c4:	ldr	x0, [sp, #24]
  4090c8:	str	xzr, [x0, #16]
  4090cc:	ldr	x0, [sp, #24]
  4090d0:	str	xzr, [x0]
  4090d4:	ldr	x0, [sp, #24]
  4090d8:	str	xzr, [x0, #8]
  4090dc:	ldr	x0, [sp, #24]
  4090e0:	mov	w1, #0x3                   	// #3
  4090e4:	str	w1, [x0, #48]
  4090e8:	ldr	x0, [sp, #24]
  4090ec:	add	x0, x0, #0x38
  4090f0:	mov	x2, #0xc                   	// #12
  4090f4:	mov	w1, #0x0                   	// #0
  4090f8:	bl	401d80 <memset@plt>
  4090fc:	b	409104 <ferror@plt+0x7034>
  409100:	nop
  409104:	ldp	x29, x30, [sp], #32
  409108:	ret
  40910c:	stp	x29, x30, [sp, #-48]!
  409110:	mov	x29, sp
  409114:	str	x0, [sp, #24]
  409118:	ldr	x0, [sp, #24]
  40911c:	cmp	x0, #0x0
  409120:	b.eq	40940c <ferror@plt+0x733c>  // b.none
  409124:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409128:	add	x0, x0, #0x60
  40912c:	bl	401e70 <puts@plt>
  409130:	ldr	x0, [sp, #24]
  409134:	ldr	x0, [x0]
  409138:	mov	x1, x0
  40913c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409140:	add	x0, x0, #0x68
  409144:	bl	402030 <printf@plt>
  409148:	ldr	x0, [sp, #24]
  40914c:	ldr	x0, [x0, #8]
  409150:	mov	x1, x0
  409154:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409158:	add	x0, x0, #0x80
  40915c:	bl	402030 <printf@plt>
  409160:	ldr	x0, [sp, #24]
  409164:	ldr	x0, [x0, #16]
  409168:	mov	x1, x0
  40916c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409170:	add	x0, x0, #0x98
  409174:	bl	402030 <printf@plt>
  409178:	ldr	x0, [sp, #24]
  40917c:	ldr	w0, [x0, #48]
  409180:	cmp	w0, #0x3
  409184:	b.eq	4091e8 <ferror@plt+0x7118>  // b.none
  409188:	ldr	x0, [sp, #24]
  40918c:	ldr	w0, [x0, #48]
  409190:	cmp	w0, #0x0
  409194:	b.eq	4091dc <ferror@plt+0x710c>  // b.none
  409198:	ldr	x0, [sp, #24]
  40919c:	ldr	w0, [x0, #48]
  4091a0:	cmp	w0, #0x1
  4091a4:	b.eq	4091d0 <ferror@plt+0x7100>  // b.none
  4091a8:	ldr	x0, [sp, #24]
  4091ac:	ldr	w0, [x0, #48]
  4091b0:	cmp	w0, #0x2
  4091b4:	b.ne	4091c4 <ferror@plt+0x70f4>  // b.any
  4091b8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4091bc:	add	x0, x0, #0xb0
  4091c0:	b	4091f0 <ferror@plt+0x7120>
  4091c4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4091c8:	add	x0, x0, #0xb8
  4091cc:	b	4091f0 <ferror@plt+0x7120>
  4091d0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4091d4:	add	x0, x0, #0xc0
  4091d8:	b	4091f0 <ferror@plt+0x7120>
  4091dc:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4091e0:	add	x0, x0, #0xc8
  4091e4:	b	4091f0 <ferror@plt+0x7120>
  4091e8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4091ec:	add	x0, x0, #0xd0
  4091f0:	mov	x1, x0
  4091f4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4091f8:	add	x0, x0, #0xe0
  4091fc:	bl	402030 <printf@plt>
  409200:	ldr	x0, [sp, #24]
  409204:	ldrb	w0, [x0, #52]
  409208:	ubfx	x0, x0, #0, #1
  40920c:	and	w0, w0, #0xff
  409210:	mov	w1, w0
  409214:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409218:	add	x0, x0, #0xf0
  40921c:	bl	402030 <printf@plt>
  409220:	ldr	x0, [sp, #24]
  409224:	ldrb	w0, [x0, #52]
  409228:	ubfx	x0, x0, #1, #1
  40922c:	and	w0, w0, #0xff
  409230:	mov	w1, w0
  409234:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409238:	add	x0, x0, #0x108
  40923c:	bl	402030 <printf@plt>
  409240:	ldr	x0, [sp, #24]
  409244:	ldrb	w0, [x0, #52]
  409248:	ubfx	x0, x0, #3, #1
  40924c:	and	w0, w0, #0xff
  409250:	mov	w1, w0
  409254:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409258:	add	x0, x0, #0x118
  40925c:	bl	402030 <printf@plt>
  409260:	ldr	x0, [sp, #24]
  409264:	ldrb	w0, [x0, #52]
  409268:	ubfx	x0, x0, #2, #1
  40926c:	and	w0, w0, #0xff
  409270:	mov	w1, w0
  409274:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409278:	add	x0, x0, #0x130
  40927c:	bl	402030 <printf@plt>
  409280:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  409284:	ldr	x0, [x0, #4056]
  409288:	ldr	x0, [x0]
  40928c:	mov	x1, x0
  409290:	mov	w0, #0xa                   	// #10
  409294:	bl	401c70 <fputc@plt>
  409298:	str	xzr, [sp, #40]
  40929c:	b	409328 <ferror@plt+0x7258>
  4092a0:	ldr	x0, [sp, #40]
  4092a4:	cmp	x0, #0x0
  4092a8:	b.eq	4092e8 <ferror@plt+0x7218>  // b.none
  4092ac:	ldr	x0, [sp, #40]
  4092b0:	cmp	x0, #0x1
  4092b4:	b.eq	4092dc <ferror@plt+0x720c>  // b.none
  4092b8:	ldr	x0, [sp, #40]
  4092bc:	cmp	x0, #0x2
  4092c0:	b.ne	4092d0 <ferror@plt+0x7200>  // b.any
  4092c4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4092c8:	add	x0, x0, #0x148
  4092cc:	b	4092f0 <ferror@plt+0x7220>
  4092d0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4092d4:	add	x0, x0, #0xb8
  4092d8:	b	4092f0 <ferror@plt+0x7220>
  4092dc:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4092e0:	add	x0, x0, #0x150
  4092e4:	b	4092f0 <ferror@plt+0x7220>
  4092e8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4092ec:	add	x0, x0, #0x158
  4092f0:	ldr	x2, [sp, #24]
  4092f4:	ldr	x1, [sp, #40]
  4092f8:	add	x1, x1, #0xc
  4092fc:	lsl	x1, x1, #2
  409300:	add	x1, x2, x1
  409304:	ldr	w1, [x1, #8]
  409308:	mov	w2, w1
  40930c:	mov	x1, x0
  409310:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409314:	add	x0, x0, #0x160
  409318:	bl	402030 <printf@plt>
  40931c:	ldr	x0, [sp, #40]
  409320:	add	x0, x0, #0x1
  409324:	str	x0, [sp, #40]
  409328:	ldr	x0, [sp, #40]
  40932c:	cmp	x0, #0x2
  409330:	b.ls	4092a0 <ferror@plt+0x71d0>  // b.plast
  409334:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  409338:	ldr	x0, [x0, #4056]
  40933c:	ldr	x0, [x0]
  409340:	mov	x1, x0
  409344:	mov	w0, #0xa                   	// #10
  409348:	bl	401c70 <fputc@plt>
  40934c:	str	xzr, [sp, #40]
  409350:	b	4093dc <ferror@plt+0x730c>
  409354:	ldr	x1, [sp, #40]
  409358:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40935c:	add	x0, x0, #0x170
  409360:	bl	402030 <printf@plt>
  409364:	ldr	x0, [sp, #24]
  409368:	ldr	x1, [x0, #24]
  40936c:	ldr	x0, [sp, #40]
  409370:	lsl	x0, x0, #4
  409374:	add	x0, x1, x0
  409378:	ldr	x0, [x0]
  40937c:	mov	x1, #0x0                   	// #0
  409380:	bl	408d54 <ferror@plt+0x6c84>
  409384:	ldr	x0, [sp, #24]
  409388:	ldr	x1, [x0, #24]
  40938c:	ldr	x0, [sp, #40]
  409390:	lsl	x0, x0, #4
  409394:	add	x0, x1, x0
  409398:	ldr	x2, [x0]
  40939c:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  4093a0:	ldr	x0, [x0, #4056]
  4093a4:	ldr	x0, [x0]
  4093a8:	mov	x1, x0
  4093ac:	mov	x0, x2
  4093b0:	bl	401bc0 <fputs@plt>
  4093b4:	bl	408d8c <ferror@plt+0x6cbc>
  4093b8:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  4093bc:	ldr	x0, [x0, #4056]
  4093c0:	ldr	x0, [x0]
  4093c4:	mov	x1, x0
  4093c8:	mov	w0, #0xa                   	// #10
  4093cc:	bl	401c70 <fputc@plt>
  4093d0:	ldr	x0, [sp, #40]
  4093d4:	add	x0, x0, #0x1
  4093d8:	str	x0, [sp, #40]
  4093dc:	ldr	x0, [sp, #24]
  4093e0:	ldr	x0, [x0, #32]
  4093e4:	ldr	x1, [sp, #40]
  4093e8:	cmp	x1, x0
  4093ec:	b.cc	409354 <ferror@plt+0x7284>  // b.lo, b.ul, b.last
  4093f0:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  4093f4:	ldr	x0, [x0, #4056]
  4093f8:	ldr	x0, [x0]
  4093fc:	mov	x1, x0
  409400:	mov	w0, #0xa                   	// #10
  409404:	bl	401c70 <fputc@plt>
  409408:	b	409410 <ferror@plt+0x7340>
  40940c:	nop
  409410:	ldp	x29, x30, [sp], #48
  409414:	ret
  409418:	stp	x29, x30, [sp, #-112]!
  40941c:	mov	x29, sp
  409420:	str	x19, [sp, #16]
  409424:	str	x0, [sp, #72]
  409428:	str	x1, [sp, #64]
  40942c:	str	x2, [sp, #56]
  409430:	str	x3, [sp, #48]
  409434:	str	x4, [sp, #40]
  409438:	str	x5, [sp, #32]
  40943c:	ldr	x0, [sp, #72]
  409440:	cmp	x0, #0x0
  409444:	b.eq	409478 <ferror@plt+0x73a8>  // b.none
  409448:	ldr	x0, [sp, #72]
  40944c:	ldrsb	w0, [x0]
  409450:	cmp	w0, #0x0
  409454:	b.eq	409478 <ferror@plt+0x73a8>  // b.none
  409458:	ldr	x0, [sp, #72]
  40945c:	ldrsb	w0, [x0]
  409460:	cmp	w0, #0x2e
  409464:	b.eq	409478 <ferror@plt+0x73a8>  // b.none
  409468:	ldr	x0, [sp, #72]
  40946c:	bl	401bb0 <strlen@plt>
  409470:	cmp	x0, #0x1, lsl #12
  409474:	b.ls	409480 <ferror@plt+0x73b0>  // b.plast
  409478:	mov	w0, #0xffffffea            	// #-22
  40947c:	b	40966c <ferror@plt+0x759c>
  409480:	mov	w1, #0x2e                  	// #46
  409484:	ldr	x0, [sp, #72]
  409488:	bl	401e10 <strrchr@plt>
  40948c:	str	x0, [sp, #104]
  409490:	ldr	x0, [sp, #104]
  409494:	cmp	x0, #0x0
  409498:	b.eq	4094a8 <ferror@plt+0x73d8>  // b.none
  40949c:	ldr	x0, [sp, #104]
  4094a0:	add	x0, x0, #0x1
  4094a4:	b	4094ac <ferror@plt+0x73dc>
  4094a8:	ldr	x0, [sp, #72]
  4094ac:	str	x0, [sp, #96]
  4094b0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4094b4:	add	x1, x0, #0x158
  4094b8:	ldr	x0, [sp, #96]
  4094bc:	bl	401eb0 <strcmp@plt>
  4094c0:	cmp	w0, #0x0
  4094c4:	b.ne	4094d4 <ferror@plt+0x7404>  // b.any
  4094c8:	ldr	x0, [sp, #32]
  4094cc:	str	wzr, [x0]
  4094d0:	b	40958c <ferror@plt+0x74bc>
  4094d4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4094d8:	add	x1, x0, #0x150
  4094dc:	ldr	x0, [sp, #96]
  4094e0:	bl	401eb0 <strcmp@plt>
  4094e4:	cmp	w0, #0x0
  4094e8:	b.ne	4094fc <ferror@plt+0x742c>  // b.any
  4094ec:	ldr	x0, [sp, #32]
  4094f0:	mov	w1, #0x1                   	// #1
  4094f4:	str	w1, [x0]
  4094f8:	b	40958c <ferror@plt+0x74bc>
  4094fc:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409500:	add	x1, x0, #0x148
  409504:	ldr	x0, [sp, #96]
  409508:	bl	401eb0 <strcmp@plt>
  40950c:	cmp	w0, #0x0
  409510:	b.ne	409524 <ferror@plt+0x7454>  // b.any
  409514:	ldr	x0, [sp, #32]
  409518:	mov	w1, #0x2                   	// #2
  40951c:	str	w1, [x0]
  409520:	b	40958c <ferror@plt+0x74bc>
  409524:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  409528:	add	x0, x0, #0x488
  40952c:	ldr	w0, [x0]
  409530:	and	w0, w0, #0x4
  409534:	cmp	w0, #0x0
  409538:	b.eq	409584 <ferror@plt+0x74b4>  // b.none
  40953c:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  409540:	ldr	x0, [x0, #4048]
  409544:	ldr	x19, [x0]
  409548:	bl	401cf0 <getpid@plt>
  40954c:	mov	w1, w0
  409550:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409554:	add	x4, x0, #0x180
  409558:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40955c:	add	x3, x0, #0x188
  409560:	mov	w2, w1
  409564:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409568:	add	x1, x0, #0x198
  40956c:	mov	x0, x19
  409570:	bl	402090 <fprintf@plt>
  409574:	ldr	x1, [sp, #96]
  409578:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40957c:	add	x0, x0, #0x1a8
  409580:	bl	408e04 <ferror@plt+0x6d34>
  409584:	mov	w0, #0x1                   	// #1
  409588:	b	40966c <ferror@plt+0x759c>
  40958c:	ldr	x1, [sp, #96]
  409590:	ldr	x0, [sp, #72]
  409594:	cmp	x1, x0
  409598:	b.ne	4095a4 <ferror@plt+0x74d4>  // b.any
  40959c:	mov	w0, #0x0                   	// #0
  4095a0:	b	40966c <ferror@plt+0x759c>
  4095a4:	mov	w1, #0x40                  	// #64
  4095a8:	ldr	x0, [sp, #72]
  4095ac:	bl	401f70 <strchr@plt>
  4095b0:	str	x0, [sp, #104]
  4095b4:	ldr	x0, [sp, #104]
  4095b8:	cmp	x0, #0x0
  4095bc:	b.eq	4095cc <ferror@plt+0x74fc>  // b.none
  4095c0:	ldr	x0, [sp, #104]
  4095c4:	add	x0, x0, #0x1
  4095c8:	b	4095d0 <ferror@plt+0x7500>
  4095cc:	mov	x0, #0x0                   	// #0
  4095d0:	str	x0, [sp, #88]
  4095d4:	ldr	x0, [sp, #88]
  4095d8:	cmp	x0, #0x0
  4095dc:	b.eq	409624 <ferror@plt+0x7554>  // b.none
  4095e0:	ldr	x0, [sp, #48]
  4095e4:	ldr	x1, [sp, #88]
  4095e8:	str	x1, [x0]
  4095ec:	ldr	x1, [sp, #96]
  4095f0:	ldr	x0, [sp, #88]
  4095f4:	sub	x0, x1, x0
  4095f8:	sub	x0, x0, #0x1
  4095fc:	mov	x1, x0
  409600:	ldr	x0, [sp, #40]
  409604:	str	x1, [x0]
  409608:	ldr	x0, [sp, #88]
  40960c:	sub	x0, x0, #0x1
  409610:	ldr	x1, [sp, #72]
  409614:	cmp	x1, x0
  409618:	b.ne	409624 <ferror@plt+0x7554>  // b.any
  40961c:	mov	w0, #0x0                   	// #0
  409620:	b	40966c <ferror@plt+0x759c>
  409624:	ldr	x0, [sp, #88]
  409628:	cmp	x0, #0x0
  40962c:	b.eq	409638 <ferror@plt+0x7568>  // b.none
  409630:	ldr	x0, [sp, #88]
  409634:	b	40963c <ferror@plt+0x756c>
  409638:	ldr	x0, [sp, #96]
  40963c:	str	x0, [sp, #104]
  409640:	ldr	x0, [sp, #64]
  409644:	ldr	x1, [sp, #72]
  409648:	str	x1, [x0]
  40964c:	ldr	x1, [sp, #104]
  409650:	ldr	x0, [sp, #72]
  409654:	sub	x0, x1, x0
  409658:	sub	x0, x0, #0x1
  40965c:	mov	x1, x0
  409660:	ldr	x0, [sp, #56]
  409664:	str	x1, [x0]
  409668:	mov	w0, #0x0                   	// #0
  40966c:	ldr	x19, [sp, #16]
  409670:	ldp	x29, x30, [sp], #112
  409674:	ret
  409678:	mov	x12, #0x1080                	// #4224
  40967c:	sub	sp, sp, x12
  409680:	stp	x29, x30, [sp]
  409684:	mov	x29, sp
  409688:	str	x19, [sp, #16]
  40968c:	str	x0, [sp, #40]
  409690:	str	x1, [sp, #32]
  409694:	str	wzr, [sp, #4220]
  409698:	stp	xzr, xzr, [sp, #88]
  40969c:	add	x0, sp, #0x68
  4096a0:	mov	x1, #0xff0                 	// #4080
  4096a4:	mov	x2, x1
  4096a8:	mov	w1, #0x0                   	// #0
  4096ac:	bl	401d80 <memset@plt>
  4096b0:	ldr	x0, [sp, #32]
  4096b4:	cmp	x0, #0x0
  4096b8:	b.eq	4096ec <ferror@plt+0x761c>  // b.none
  4096bc:	ldr	x0, [sp, #40]
  4096c0:	cmp	x0, #0x0
  4096c4:	b.eq	4096ec <ferror@plt+0x761c>  // b.none
  4096c8:	ldr	x0, [sp, #40]
  4096cc:	ldr	x0, [x0]
  4096d0:	cmp	x0, #0x0
  4096d4:	b.eq	4096ec <ferror@plt+0x761c>  // b.none
  4096d8:	ldr	x0, [sp, #40]
  4096dc:	ldr	x0, [x0]
  4096e0:	ldrsb	w0, [x0]
  4096e4:	cmp	w0, #0x0
  4096e8:	b.ne	4096f4 <ferror@plt+0x7624>  // b.any
  4096ec:	mov	w0, #0xffffffea            	// #-22
  4096f0:	b	409b78 <ferror@plt+0x7aa8>
  4096f4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4096f8:	add	x0, x0, #0x488
  4096fc:	ldr	w0, [x0]
  409700:	and	w0, w0, #0x4
  409704:	cmp	w0, #0x0
  409708:	b.eq	409754 <ferror@plt+0x7684>  // b.none
  40970c:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  409710:	ldr	x0, [x0, #4048]
  409714:	ldr	x19, [x0]
  409718:	bl	401cf0 <getpid@plt>
  40971c:	mov	w1, w0
  409720:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409724:	add	x4, x0, #0x180
  409728:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40972c:	add	x3, x0, #0x188
  409730:	mov	w2, w1
  409734:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409738:	add	x1, x0, #0x198
  40973c:	mov	x0, x19
  409740:	bl	402090 <fprintf@plt>
  409744:	ldr	x1, [sp, #32]
  409748:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40974c:	add	x0, x0, #0x1c0
  409750:	bl	408e04 <ferror@plt+0x6d34>
  409754:	ldr	x0, [sp, #32]
  409758:	bl	401c50 <opendir@plt>
  40975c:	str	x0, [sp, #4208]
  409760:	ldr	x0, [sp, #4208]
  409764:	cmp	x0, #0x0
  409768:	b.ne	40977c <ferror@plt+0x76ac>  // b.any
  40976c:	bl	402050 <__errno_location@plt>
  409770:	ldr	w0, [x0]
  409774:	neg	w0, w0
  409778:	b	409b78 <ferror@plt+0x7aa8>
  40977c:	ldr	x0, [sp, #40]
  409780:	ldr	x0, [x0]
  409784:	bl	401bb0 <strlen@plt>
  409788:	str	x0, [sp, #4200]
  40978c:	ldr	x0, [sp, #40]
  409790:	ldr	x0, [x0, #8]
  409794:	cmp	x0, #0x0
  409798:	b.eq	4097ac <ferror@plt+0x76dc>  // b.none
  40979c:	ldr	x0, [sp, #40]
  4097a0:	ldr	x0, [x0, #8]
  4097a4:	bl	401bb0 <strlen@plt>
  4097a8:	b	4097b0 <ferror@plt+0x76e0>
  4097ac:	mov	x0, #0x0                   	// #0
  4097b0:	str	x0, [sp, #4192]
  4097b4:	b	409b0c <ferror@plt+0x7a3c>
  4097b8:	mov	w0, #0x1                   	// #1
  4097bc:	str	w0, [sp, #4216]
  4097c0:	str	xzr, [sp, #72]
  4097c4:	str	xzr, [sp, #64]
  4097c8:	str	xzr, [sp, #56]
  4097cc:	str	xzr, [sp, #48]
  4097d0:	ldr	x0, [sp, #4184]
  4097d4:	ldrsb	w0, [x0, #19]
  4097d8:	cmp	w0, #0x2e
  4097dc:	b.eq	409ae0 <ferror@plt+0x7a10>  // b.none
  4097e0:	ldr	x0, [sp, #4184]
  4097e4:	ldrb	w0, [x0, #18]
  4097e8:	cmp	w0, #0x0
  4097ec:	b.eq	409810 <ferror@plt+0x7740>  // b.none
  4097f0:	ldr	x0, [sp, #4184]
  4097f4:	ldrb	w0, [x0, #18]
  4097f8:	cmp	w0, #0xa
  4097fc:	b.eq	409810 <ferror@plt+0x7740>  // b.none
  409800:	ldr	x0, [sp, #4184]
  409804:	ldrb	w0, [x0, #18]
  409808:	cmp	w0, #0x8
  40980c:	b.ne	409ae8 <ferror@plt+0x7a18>  // b.any
  409810:	ldr	x0, [sp, #4184]
  409814:	add	x0, x0, #0x13
  409818:	add	x5, sp, #0x54
  40981c:	add	x4, sp, #0x30
  409820:	add	x3, sp, #0x40
  409824:	add	x2, sp, #0x38
  409828:	add	x1, sp, #0x48
  40982c:	bl	409418 <ferror@plt+0x7348>
  409830:	cmp	w0, #0x0
  409834:	b.ne	409af0 <ferror@plt+0x7a20>  // b.any
  409838:	ldr	x0, [sp, #72]
  40983c:	cmp	x0, #0x0
  409840:	b.eq	409850 <ferror@plt+0x7780>  // b.none
  409844:	ldr	w0, [sp, #4216]
  409848:	add	w0, w0, #0x14
  40984c:	str	w0, [sp, #4216]
  409850:	ldr	x0, [sp, #64]
  409854:	cmp	x0, #0x0
  409858:	b.eq	409868 <ferror@plt+0x7798>  // b.none
  40985c:	ldr	w0, [sp, #4216]
  409860:	add	w0, w0, #0xa
  409864:	str	w0, [sp, #4216]
  409868:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40986c:	add	x0, x0, #0x488
  409870:	ldr	w0, [x0]
  409874:	and	w0, w0, #0x4
  409878:	cmp	w0, #0x0
  40987c:	b.eq	409914 <ferror@plt+0x7844>  // b.none
  409880:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  409884:	ldr	x0, [x0, #4048]
  409888:	ldr	x19, [x0]
  40988c:	bl	401cf0 <getpid@plt>
  409890:	mov	w1, w0
  409894:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409898:	add	x4, x0, #0x180
  40989c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4098a0:	add	x3, x0, #0x188
  4098a4:	mov	w2, w1
  4098a8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4098ac:	add	x1, x0, #0x198
  4098b0:	mov	x0, x19
  4098b4:	bl	402090 <fprintf@plt>
  4098b8:	ldr	x0, [sp, #4184]
  4098bc:	add	x8, x0, #0x13
  4098c0:	ldr	w0, [sp, #84]
  4098c4:	ldr	x1, [sp, #40]
  4098c8:	sxtw	x0, w0
  4098cc:	add	x0, x0, #0xc
  4098d0:	lsl	x0, x0, #2
  4098d4:	add	x0, x1, x0
  4098d8:	ldr	w0, [x0, #8]
  4098dc:	ldr	x1, [sp, #56]
  4098e0:	ldr	x2, [sp, #72]
  4098e4:	ldr	x3, [sp, #48]
  4098e8:	ldr	x4, [sp, #64]
  4098ec:	mov	x7, x4
  4098f0:	mov	x6, x3
  4098f4:	mov	x5, x2
  4098f8:	mov	x4, x1
  4098fc:	mov	w3, w0
  409900:	ldr	w2, [sp, #4216]
  409904:	mov	x1, x8
  409908:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40990c:	add	x0, x0, #0x1d8
  409910:	bl	408e04 <ferror@plt+0x6d34>
  409914:	ldr	w0, [sp, #84]
  409918:	ldr	x1, [sp, #40]
  40991c:	sxtw	x0, w0
  409920:	add	x0, x0, #0xc
  409924:	lsl	x0, x0, #2
  409928:	add	x0, x1, x0
  40992c:	ldr	w0, [x0, #8]
  409930:	ldr	w1, [sp, #4216]
  409934:	cmp	w1, w0
  409938:	b.lt	409af8 <ferror@plt+0x7a28>  // b.tstop
  40993c:	ldr	x0, [sp, #56]
  409940:	cmp	x0, #0x0
  409944:	b.eq	40997c <ferror@plt+0x78ac>  // b.none
  409948:	ldr	x0, [sp, #56]
  40994c:	ldr	x1, [sp, #4200]
  409950:	cmp	x1, x0
  409954:	b.ne	409b00 <ferror@plt+0x7a30>  // b.any
  409958:	ldr	x3, [sp, #72]
  40995c:	ldr	x0, [sp, #40]
  409960:	ldr	x0, [x0]
  409964:	ldr	x2, [sp, #4200]
  409968:	mov	x1, x0
  40996c:	mov	x0, x3
  409970:	bl	401d30 <strncmp@plt>
  409974:	cmp	w0, #0x0
  409978:	b.ne	409b00 <ferror@plt+0x7a30>  // b.any
  40997c:	ldr	x0, [sp, #48]
  409980:	cmp	x0, #0x0
  409984:	b.eq	4099c8 <ferror@plt+0x78f8>  // b.none
  409988:	ldr	x0, [sp, #4192]
  40998c:	cmp	x0, #0x0
  409990:	b.eq	409b08 <ferror@plt+0x7a38>  // b.none
  409994:	ldr	x0, [sp, #48]
  409998:	ldr	x1, [sp, #4192]
  40999c:	cmp	x1, x0
  4099a0:	b.ne	409b08 <ferror@plt+0x7a38>  // b.any
  4099a4:	ldr	x3, [sp, #64]
  4099a8:	ldr	x0, [sp, #40]
  4099ac:	ldr	x0, [x0, #8]
  4099b0:	ldr	x2, [sp, #4192]
  4099b4:	mov	x1, x0
  4099b8:	mov	x0, x3
  4099bc:	bl	401d30 <strncmp@plt>
  4099c0:	cmp	w0, #0x0
  4099c4:	b.ne	409b08 <ferror@plt+0x7a38>  // b.any
  4099c8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  4099cc:	add	x0, x0, #0x488
  4099d0:	ldr	w0, [x0]
  4099d4:	and	w0, w0, #0x4
  4099d8:	cmp	w0, #0x0
  4099dc:	b.eq	409a9c <ferror@plt+0x79cc>  // b.none
  4099e0:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  4099e4:	ldr	x0, [x0, #4048]
  4099e8:	ldr	x19, [x0]
  4099ec:	bl	401cf0 <getpid@plt>
  4099f0:	mov	w1, w0
  4099f4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  4099f8:	add	x4, x0, #0x180
  4099fc:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409a00:	add	x3, x0, #0x188
  409a04:	mov	w2, w1
  409a08:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409a0c:	add	x1, x0, #0x198
  409a10:	mov	x0, x19
  409a14:	bl	402090 <fprintf@plt>
  409a18:	ldr	w0, [sp, #84]
  409a1c:	cmp	w0, #0x2
  409a20:	b.eq	409a60 <ferror@plt+0x7990>  // b.none
  409a24:	ldr	w0, [sp, #84]
  409a28:	cmp	w0, #0x0
  409a2c:	b.eq	409a54 <ferror@plt+0x7984>  // b.none
  409a30:	ldr	w0, [sp, #84]
  409a34:	cmp	w0, #0x1
  409a38:	b.ne	409a48 <ferror@plt+0x7978>  // b.any
  409a3c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409a40:	add	x0, x0, #0x150
  409a44:	b	409a68 <ferror@plt+0x7998>
  409a48:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409a4c:	add	x0, x0, #0xb8
  409a50:	b	409a68 <ferror@plt+0x7998>
  409a54:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409a58:	add	x0, x0, #0x158
  409a5c:	b	409a68 <ferror@plt+0x7998>
  409a60:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409a64:	add	x0, x0, #0x148
  409a68:	ldr	w1, [sp, #84]
  409a6c:	ldr	x2, [sp, #40]
  409a70:	sxtw	x1, w1
  409a74:	add	x1, x1, #0xc
  409a78:	lsl	x1, x1, #2
  409a7c:	add	x1, x2, x1
  409a80:	ldr	w1, [x1, #8]
  409a84:	ldr	w3, [sp, #4216]
  409a88:	mov	w2, w1
  409a8c:	mov	x1, x0
  409a90:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409a94:	add	x0, x0, #0x218
  409a98:	bl	408e04 <ferror@plt+0x6d34>
  409a9c:	ldr	w0, [sp, #84]
  409aa0:	ldr	x1, [sp, #40]
  409aa4:	sxtw	x0, w0
  409aa8:	add	x0, x0, #0xc
  409aac:	lsl	x0, x0, #2
  409ab0:	add	x0, x1, x0
  409ab4:	ldr	w1, [sp, #4216]
  409ab8:	str	w1, [x0, #8]
  409abc:	ldr	w0, [sp, #84]
  409ac0:	cmp	w0, #0x2
  409ac4:	b.ne	409b0c <ferror@plt+0x7a3c>  // b.any
  409ac8:	ldr	x0, [sp, #4184]
  409acc:	add	x1, x0, #0x13
  409ad0:	add	x0, sp, #0x58
  409ad4:	mov	x2, #0x1000                	// #4096
  409ad8:	bl	401ff0 <strncpy@plt>
  409adc:	b	409b0c <ferror@plt+0x7a3c>
  409ae0:	nop
  409ae4:	b	409b0c <ferror@plt+0x7a3c>
  409ae8:	nop
  409aec:	b	409b0c <ferror@plt+0x7a3c>
  409af0:	nop
  409af4:	b	409b0c <ferror@plt+0x7a3c>
  409af8:	nop
  409afc:	b	409b0c <ferror@plt+0x7a3c>
  409b00:	nop
  409b04:	b	409b0c <ferror@plt+0x7a3c>
  409b08:	nop
  409b0c:	ldr	x0, [sp, #4208]
  409b10:	bl	401dc0 <readdir@plt>
  409b14:	str	x0, [sp, #4184]
  409b18:	ldr	x0, [sp, #4184]
  409b1c:	cmp	x0, #0x0
  409b20:	b.ne	4097b8 <ferror@plt+0x76e8>  // b.any
  409b24:	ldrsb	w0, [sp, #88]
  409b28:	cmp	w0, #0x0
  409b2c:	b.eq	409b6c <ferror@plt+0x7a9c>  // b.none
  409b30:	add	x0, sp, #0x1, lsl #12
  409b34:	strb	wzr, [x0, #87]
  409b38:	ldr	x0, [sp, #40]
  409b3c:	add	x4, x0, #0x10
  409b40:	add	x0, sp, #0x58
  409b44:	mov	x3, x0
  409b48:	ldr	x2, [sp, #32]
  409b4c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409b50:	add	x1, x0, #0x238
  409b54:	mov	x0, x4
  409b58:	bl	401c90 <asprintf@plt>
  409b5c:	cmp	w0, #0x0
  409b60:	b.gt	409b6c <ferror@plt+0x7a9c>
  409b64:	mov	w0, #0xfffffff4            	// #-12
  409b68:	str	w0, [sp, #4220]
  409b6c:	ldr	x0, [sp, #4208]
  409b70:	bl	401df0 <closedir@plt>
  409b74:	ldr	w0, [sp, #4220]
  409b78:	ldr	x19, [sp, #16]
  409b7c:	ldp	x29, x30, [sp]
  409b80:	mov	x12, #0x1080                	// #4224
  409b84:	add	sp, sp, x12
  409b88:	ret
  409b8c:	stp	x29, x30, [sp, #-16]!
  409b90:	mov	x29, sp
  409b94:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  409b98:	add	x0, x0, #0x490
  409b9c:	bl	409098 <ferror@plt+0x6fc8>
  409ba0:	nop
  409ba4:	ldp	x29, x30, [sp], #16
  409ba8:	ret
  409bac:	stp	x29, x30, [sp, #-48]!
  409bb0:	mov	x29, sp
  409bb4:	str	x0, [sp, #24]
  409bb8:	str	x1, [sp, #16]
  409bbc:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409bc0:	add	x0, x0, #0x240
  409bc4:	bl	402060 <getenv@plt>
  409bc8:	str	x0, [sp, #40]
  409bcc:	ldr	x0, [sp, #40]
  409bd0:	cmp	x0, #0x0
  409bd4:	b.eq	409bf8 <ferror@plt+0x7b28>  // b.none
  409bd8:	ldr	x3, [sp, #40]
  409bdc:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409be0:	add	x2, x0, #0x250
  409be4:	ldr	x1, [sp, #16]
  409be8:	ldr	x0, [sp, #24]
  409bec:	bl	401ca0 <snprintf@plt>
  409bf0:	ldr	x0, [sp, #24]
  409bf4:	b	409c38 <ferror@plt+0x7b68>
  409bf8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409bfc:	add	x0, x0, #0x268
  409c00:	bl	402060 <getenv@plt>
  409c04:	str	x0, [sp, #40]
  409c08:	ldr	x0, [sp, #40]
  409c0c:	cmp	x0, #0x0
  409c10:	b.eq	409c34 <ferror@plt+0x7b64>  // b.none
  409c14:	ldr	x3, [sp, #40]
  409c18:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409c1c:	add	x2, x0, #0x270
  409c20:	ldr	x1, [sp, #16]
  409c24:	ldr	x0, [sp, #24]
  409c28:	bl	401ca0 <snprintf@plt>
  409c2c:	ldr	x0, [sp, #24]
  409c30:	b	409c38 <ferror@plt+0x7b68>
  409c34:	mov	x0, #0x0                   	// #0
  409c38:	ldp	x29, x30, [sp], #48
  409c3c:	ret
  409c40:	stp	x29, x30, [sp, #-64]!
  409c44:	mov	x29, sp
  409c48:	str	x0, [sp, #24]
  409c4c:	str	x1, [sp, #16]
  409c50:	ldr	x0, [sp, #24]
  409c54:	cmp	x0, #0x0
  409c58:	b.ne	409c64 <ferror@plt+0x7b94>  // b.any
  409c5c:	mov	w0, #0xffffffea            	// #-22
  409c60:	b	40a00c <ferror@plt+0x7f3c>
  409c64:	ldr	x0, [sp, #16]
  409c68:	str	xzr, [x0]
  409c6c:	ldr	x0, [sp, #24]
  409c70:	ldrsb	w0, [x0]
  409c74:	cmp	w0, #0x5c
  409c78:	b.eq	409cfc <ferror@plt+0x7c2c>  // b.none
  409c7c:	bl	401ed0 <__ctype_b_loc@plt>
  409c80:	ldr	x1, [x0]
  409c84:	ldr	x0, [sp, #24]
  409c88:	ldrsb	w0, [x0]
  409c8c:	sxtb	x0, w0
  409c90:	lsl	x0, x0, #1
  409c94:	add	x0, x1, x0
  409c98:	ldrh	w0, [x0]
  409c9c:	and	w0, w0, #0x400
  409ca0:	cmp	w0, #0x0
  409ca4:	b.eq	409cfc <ferror@plt+0x7c2c>  // b.none
  409ca8:	ldr	x0, [sp, #24]
  409cac:	bl	40612c <ferror@plt+0x405c>
  409cb0:	str	x0, [sp, #40]
  409cb4:	ldr	x0, [sp, #40]
  409cb8:	cmp	x0, #0x0
  409cbc:	b.eq	409cc8 <ferror@plt+0x7bf8>  // b.none
  409cc0:	ldr	x0, [sp, #40]
  409cc4:	b	409ccc <ferror@plt+0x7bfc>
  409cc8:	ldr	x0, [sp, #24]
  409ccc:	bl	401de0 <strdup@plt>
  409cd0:	mov	x1, x0
  409cd4:	ldr	x0, [sp, #16]
  409cd8:	str	x1, [x0]
  409cdc:	ldr	x0, [sp, #16]
  409ce0:	ldr	x0, [x0]
  409ce4:	cmp	x0, #0x0
  409ce8:	b.eq	409cf4 <ferror@plt+0x7c24>  // b.none
  409cec:	mov	w0, #0x0                   	// #0
  409cf0:	b	40a00c <ferror@plt+0x7f3c>
  409cf4:	mov	w0, #0xfffffff4            	// #-12
  409cf8:	b	40a00c <ferror@plt+0x7f3c>
  409cfc:	ldr	x2, [sp, #24]
  409d00:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409d04:	add	x1, x0, #0x290
  409d08:	ldr	x0, [sp, #16]
  409d0c:	bl	401c90 <asprintf@plt>
  409d10:	str	w0, [sp, #36]
  409d14:	ldr	w0, [sp, #36]
  409d18:	cmp	w0, #0x0
  409d1c:	b.gt	409d28 <ferror@plt+0x7c58>
  409d20:	mov	w0, #0xfffffff4            	// #-12
  409d24:	b	40a00c <ferror@plt+0x7f3c>
  409d28:	ldr	x0, [sp, #16]
  409d2c:	ldr	x0, [x0]
  409d30:	str	x0, [sp, #56]
  409d34:	ldr	x0, [sp, #16]
  409d38:	ldr	x0, [x0]
  409d3c:	str	x0, [sp, #48]
  409d40:	b	409f9c <ferror@plt+0x7ecc>
  409d44:	ldr	x0, [sp, #56]
  409d48:	ldrsb	w0, [x0]
  409d4c:	cmp	w0, #0x5c
  409d50:	b.eq	409d70 <ferror@plt+0x7ca0>  // b.none
  409d54:	ldr	x0, [sp, #48]
  409d58:	add	x1, x0, #0x1
  409d5c:	str	x1, [sp, #48]
  409d60:	ldr	x1, [sp, #56]
  409d64:	ldrsb	w1, [x1]
  409d68:	strb	w1, [x0]
  409d6c:	b	409f90 <ferror@plt+0x7ec0>
  409d70:	ldr	x0, [sp, #56]
  409d74:	add	x0, x0, #0x1
  409d78:	ldrsb	w0, [x0]
  409d7c:	cmp	w0, #0x76
  409d80:	b.eq	409ed8 <ferror@plt+0x7e08>  // b.none
  409d84:	cmp	w0, #0x76
  409d88:	b.gt	409f50 <ferror@plt+0x7e80>
  409d8c:	cmp	w0, #0x74
  409d90:	b.eq	409ec0 <ferror@plt+0x7df0>  // b.none
  409d94:	cmp	w0, #0x74
  409d98:	b.gt	409f50 <ferror@plt+0x7e80>
  409d9c:	cmp	w0, #0x72
  409da0:	b.eq	409ea8 <ferror@plt+0x7dd8>  // b.none
  409da4:	cmp	w0, #0x72
  409da8:	b.gt	409f50 <ferror@plt+0x7e80>
  409dac:	cmp	w0, #0x6e
  409db0:	b.eq	409e90 <ferror@plt+0x7dc0>  // b.none
  409db4:	cmp	w0, #0x6e
  409db8:	b.gt	409f50 <ferror@plt+0x7e80>
  409dbc:	cmp	w0, #0x66
  409dc0:	b.eq	409e78 <ferror@plt+0x7da8>  // b.none
  409dc4:	cmp	w0, #0x66
  409dc8:	b.gt	409f50 <ferror@plt+0x7e80>
  409dcc:	cmp	w0, #0x65
  409dd0:	b.eq	409e60 <ferror@plt+0x7d90>  // b.none
  409dd4:	cmp	w0, #0x65
  409dd8:	b.gt	409f50 <ferror@plt+0x7e80>
  409ddc:	cmp	w0, #0x62
  409de0:	b.eq	409e48 <ferror@plt+0x7d78>  // b.none
  409de4:	cmp	w0, #0x62
  409de8:	b.gt	409f50 <ferror@plt+0x7e80>
  409dec:	cmp	w0, #0x61
  409df0:	b.eq	409e30 <ferror@plt+0x7d60>  // b.none
  409df4:	cmp	w0, #0x61
  409df8:	b.gt	409f50 <ferror@plt+0x7e80>
  409dfc:	cmp	w0, #0x5f
  409e00:	b.eq	409f08 <ferror@plt+0x7e38>  // b.none
  409e04:	cmp	w0, #0x5f
  409e08:	b.gt	409f50 <ferror@plt+0x7e80>
  409e0c:	cmp	w0, #0x5c
  409e10:	b.eq	409ef0 <ferror@plt+0x7e20>  // b.none
  409e14:	cmp	w0, #0x5c
  409e18:	b.gt	409f50 <ferror@plt+0x7e80>
  409e1c:	cmp	w0, #0x23
  409e20:	b.eq	409f20 <ferror@plt+0x7e50>  // b.none
  409e24:	cmp	w0, #0x3f
  409e28:	b.eq	409f38 <ferror@plt+0x7e68>  // b.none
  409e2c:	b	409f50 <ferror@plt+0x7e80>
  409e30:	ldr	x0, [sp, #48]
  409e34:	add	x1, x0, #0x1
  409e38:	str	x1, [sp, #48]
  409e3c:	mov	w1, #0x7                   	// #7
  409e40:	strb	w1, [x0]
  409e44:	b	409f84 <ferror@plt+0x7eb4>
  409e48:	ldr	x0, [sp, #48]
  409e4c:	add	x1, x0, #0x1
  409e50:	str	x1, [sp, #48]
  409e54:	mov	w1, #0x8                   	// #8
  409e58:	strb	w1, [x0]
  409e5c:	b	409f84 <ferror@plt+0x7eb4>
  409e60:	ldr	x0, [sp, #48]
  409e64:	add	x1, x0, #0x1
  409e68:	str	x1, [sp, #48]
  409e6c:	mov	w1, #0x1b                  	// #27
  409e70:	strb	w1, [x0]
  409e74:	b	409f84 <ferror@plt+0x7eb4>
  409e78:	ldr	x0, [sp, #48]
  409e7c:	add	x1, x0, #0x1
  409e80:	str	x1, [sp, #48]
  409e84:	mov	w1, #0xc                   	// #12
  409e88:	strb	w1, [x0]
  409e8c:	b	409f84 <ferror@plt+0x7eb4>
  409e90:	ldr	x0, [sp, #48]
  409e94:	add	x1, x0, #0x1
  409e98:	str	x1, [sp, #48]
  409e9c:	mov	w1, #0xa                   	// #10
  409ea0:	strb	w1, [x0]
  409ea4:	b	409f84 <ferror@plt+0x7eb4>
  409ea8:	ldr	x0, [sp, #48]
  409eac:	add	x1, x0, #0x1
  409eb0:	str	x1, [sp, #48]
  409eb4:	mov	w1, #0xd                   	// #13
  409eb8:	strb	w1, [x0]
  409ebc:	b	409f84 <ferror@plt+0x7eb4>
  409ec0:	ldr	x0, [sp, #48]
  409ec4:	add	x1, x0, #0x1
  409ec8:	str	x1, [sp, #48]
  409ecc:	mov	w1, #0x9                   	// #9
  409ed0:	strb	w1, [x0]
  409ed4:	b	409f84 <ferror@plt+0x7eb4>
  409ed8:	ldr	x0, [sp, #48]
  409edc:	add	x1, x0, #0x1
  409ee0:	str	x1, [sp, #48]
  409ee4:	mov	w1, #0xb                   	// #11
  409ee8:	strb	w1, [x0]
  409eec:	b	409f84 <ferror@plt+0x7eb4>
  409ef0:	ldr	x0, [sp, #48]
  409ef4:	add	x1, x0, #0x1
  409ef8:	str	x1, [sp, #48]
  409efc:	mov	w1, #0x5c                  	// #92
  409f00:	strb	w1, [x0]
  409f04:	b	409f84 <ferror@plt+0x7eb4>
  409f08:	ldr	x0, [sp, #48]
  409f0c:	add	x1, x0, #0x1
  409f10:	str	x1, [sp, #48]
  409f14:	mov	w1, #0x20                  	// #32
  409f18:	strb	w1, [x0]
  409f1c:	b	409f84 <ferror@plt+0x7eb4>
  409f20:	ldr	x0, [sp, #48]
  409f24:	add	x1, x0, #0x1
  409f28:	str	x1, [sp, #48]
  409f2c:	mov	w1, #0x23                  	// #35
  409f30:	strb	w1, [x0]
  409f34:	b	409f84 <ferror@plt+0x7eb4>
  409f38:	ldr	x0, [sp, #48]
  409f3c:	add	x1, x0, #0x1
  409f40:	str	x1, [sp, #48]
  409f44:	mov	w1, #0x3f                  	// #63
  409f48:	strb	w1, [x0]
  409f4c:	b	409f84 <ferror@plt+0x7eb4>
  409f50:	ldr	x0, [sp, #48]
  409f54:	add	x1, x0, #0x1
  409f58:	str	x1, [sp, #48]
  409f5c:	ldr	x1, [sp, #56]
  409f60:	ldrsb	w1, [x1]
  409f64:	strb	w1, [x0]
  409f68:	ldr	x0, [sp, #48]
  409f6c:	add	x1, x0, #0x1
  409f70:	str	x1, [sp, #48]
  409f74:	ldr	x1, [sp, #56]
  409f78:	ldrsb	w1, [x1, #1]
  409f7c:	strb	w1, [x0]
  409f80:	nop
  409f84:	ldr	x0, [sp, #56]
  409f88:	add	x0, x0, #0x1
  409f8c:	str	x0, [sp, #56]
  409f90:	ldr	x0, [sp, #56]
  409f94:	add	x0, x0, #0x1
  409f98:	str	x0, [sp, #56]
  409f9c:	ldr	x0, [sp, #56]
  409fa0:	cmp	x0, #0x0
  409fa4:	b.eq	409fb8 <ferror@plt+0x7ee8>  // b.none
  409fa8:	ldr	x0, [sp, #56]
  409fac:	ldrsb	w0, [x0]
  409fb0:	cmp	w0, #0x0
  409fb4:	b.ne	409d44 <ferror@plt+0x7c74>  // b.any
  409fb8:	ldr	x0, [sp, #48]
  409fbc:	cmp	x0, #0x0
  409fc0:	b.eq	40a008 <ferror@plt+0x7f38>  // b.none
  409fc4:	ldr	x0, [sp, #16]
  409fc8:	ldr	x0, [x0]
  409fcc:	ldr	x1, [sp, #48]
  409fd0:	sub	x1, x1, x0
  409fd4:	ldrsw	x0, [sp, #36]
  409fd8:	cmp	x1, x0
  409fdc:	b.le	40a000 <ferror@plt+0x7f30>
  409fe0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409fe4:	add	x3, x0, #0x448
  409fe8:	mov	w2, #0x1ac                 	// #428
  409fec:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409ff0:	add	x1, x0, #0x298
  409ff4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  409ff8:	add	x0, x0, #0x2a8
  409ffc:	bl	402040 <__assert_fail@plt>
  40a000:	ldr	x0, [sp, #48]
  40a004:	strb	wzr, [x0]
  40a008:	mov	w0, #0x0                   	// #0
  40a00c:	ldp	x29, x30, [sp], #64
  40a010:	ret
  40a014:	stp	x29, x30, [sp, #-112]!
  40a018:	mov	x29, sp
  40a01c:	str	x19, [sp, #16]
  40a020:	str	x0, [sp, #56]
  40a024:	str	x1, [sp, #48]
  40a028:	str	x2, [sp, #40]
  40a02c:	str	xzr, [sp, #104]
  40a030:	str	xzr, [sp, #64]
  40a034:	ldr	x0, [sp, #56]
  40a038:	cmp	x0, #0x0
  40a03c:	b.eq	40a078 <ferror@plt+0x7fa8>  // b.none
  40a040:	ldr	x0, [sp, #48]
  40a044:	cmp	x0, #0x0
  40a048:	b.eq	40a078 <ferror@plt+0x7fa8>  // b.none
  40a04c:	ldr	x0, [sp, #48]
  40a050:	ldrsb	w0, [x0]
  40a054:	cmp	w0, #0x0
  40a058:	b.eq	40a078 <ferror@plt+0x7fa8>  // b.none
  40a05c:	ldr	x0, [sp, #40]
  40a060:	cmp	x0, #0x0
  40a064:	b.eq	40a078 <ferror@plt+0x7fa8>  // b.none
  40a068:	ldr	x0, [sp, #40]
  40a06c:	ldrsb	w0, [x0]
  40a070:	cmp	w0, #0x0
  40a074:	b.ne	40a080 <ferror@plt+0x7fb0>  // b.any
  40a078:	mov	w0, #0xffffffea            	// #-22
  40a07c:	b	40a320 <ferror@plt+0x8250>
  40a080:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a084:	add	x0, x0, #0x488
  40a088:	ldr	w0, [x0]
  40a08c:	and	w0, w0, #0x8
  40a090:	cmp	w0, #0x0
  40a094:	b.eq	40a0e0 <ferror@plt+0x8010>  // b.none
  40a098:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40a09c:	ldr	x0, [x0, #4048]
  40a0a0:	ldr	x19, [x0]
  40a0a4:	bl	401cf0 <getpid@plt>
  40a0a8:	mov	w1, w0
  40a0ac:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a0b0:	add	x4, x0, #0x2c0
  40a0b4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a0b8:	add	x3, x0, #0x188
  40a0bc:	mov	w2, w1
  40a0c0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a0c4:	add	x1, x0, #0x198
  40a0c8:	mov	x0, x19
  40a0cc:	bl	402090 <fprintf@plt>
  40a0d0:	ldr	x1, [sp, #48]
  40a0d4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a0d8:	add	x0, x0, #0x2c8
  40a0dc:	bl	408e04 <ferror@plt+0x6d34>
  40a0e0:	add	x0, sp, #0x40
  40a0e4:	mov	x1, x0
  40a0e8:	ldr	x0, [sp, #40]
  40a0ec:	bl	409c40 <ferror@plt+0x7b70>
  40a0f0:	str	w0, [sp, #100]
  40a0f4:	ldr	w0, [sp, #100]
  40a0f8:	cmp	w0, #0x0
  40a0fc:	b.eq	40a108 <ferror@plt+0x8038>  // b.none
  40a100:	ldr	w0, [sp, #100]
  40a104:	b	40a320 <ferror@plt+0x8250>
  40a108:	mov	w0, #0xfffffff4            	// #-12
  40a10c:	str	w0, [sp, #100]
  40a110:	bl	401ed0 <__ctype_b_loc@plt>
  40a114:	ldr	x1, [x0]
  40a118:	ldr	x0, [sp, #64]
  40a11c:	ldrsb	w0, [x0]
  40a120:	sxtb	x0, w0
  40a124:	lsl	x0, x0, #1
  40a128:	add	x0, x1, x0
  40a12c:	ldrh	w0, [x0]
  40a130:	and	w0, w0, #0x400
  40a134:	cmp	w0, #0x0
  40a138:	b.eq	40a1ec <ferror@plt+0x811c>  // b.none
  40a13c:	ldr	x0, [sp, #64]
  40a140:	bl	40612c <ferror@plt+0x405c>
  40a144:	str	x0, [sp, #88]
  40a148:	ldr	x0, [sp, #88]
  40a14c:	cmp	x0, #0x0
  40a150:	b.ne	40a1c4 <ferror@plt+0x80f4>  // b.any
  40a154:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a158:	add	x0, x0, #0x488
  40a15c:	ldr	w0, [x0]
  40a160:	and	w0, w0, #0x8
  40a164:	cmp	w0, #0x0
  40a168:	b.eq	40a1b8 <ferror@plt+0x80e8>  // b.none
  40a16c:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40a170:	ldr	x0, [x0, #4048]
  40a174:	ldr	x19, [x0]
  40a178:	bl	401cf0 <getpid@plt>
  40a17c:	mov	w1, w0
  40a180:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a184:	add	x4, x0, #0x2c0
  40a188:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a18c:	add	x3, x0, #0x188
  40a190:	mov	w2, w1
  40a194:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a198:	add	x1, x0, #0x198
  40a19c:	mov	x0, x19
  40a1a0:	bl	402090 <fprintf@plt>
  40a1a4:	ldr	x0, [sp, #64]
  40a1a8:	mov	x1, x0
  40a1ac:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a1b0:	add	x0, x0, #0x2d8
  40a1b4:	bl	408e04 <ferror@plt+0x6d34>
  40a1b8:	mov	w0, #0xffffffea            	// #-22
  40a1bc:	str	w0, [sp, #100]
  40a1c0:	b	40a2d4 <ferror@plt+0x8204>
  40a1c4:	ldr	x0, [sp, #88]
  40a1c8:	bl	401de0 <strdup@plt>
  40a1cc:	str	x0, [sp, #80]
  40a1d0:	ldr	x0, [sp, #80]
  40a1d4:	cmp	x0, #0x0
  40a1d8:	b.eq	40a2c0 <ferror@plt+0x81f0>  // b.none
  40a1dc:	ldr	x0, [sp, #64]
  40a1e0:	bl	401f10 <free@plt>
  40a1e4:	ldr	x0, [sp, #80]
  40a1e8:	str	x0, [sp, #64]
  40a1ec:	ldr	x0, [sp, #56]
  40a1f0:	ldr	x1, [x0, #32]
  40a1f4:	ldr	x0, [sp, #56]
  40a1f8:	ldr	x0, [x0, #40]
  40a1fc:	cmp	x1, x0
  40a200:	b.ne	40a258 <ferror@plt+0x8188>  // b.any
  40a204:	ldr	x0, [sp, #56]
  40a208:	ldr	x2, [x0, #24]
  40a20c:	ldr	x0, [sp, #56]
  40a210:	ldr	x0, [x0, #32]
  40a214:	add	x0, x0, #0xa
  40a218:	lsl	x0, x0, #4
  40a21c:	mov	x1, x0
  40a220:	mov	x0, x2
  40a224:	bl	401dd0 <realloc@plt>
  40a228:	str	x0, [sp, #72]
  40a22c:	ldr	x0, [sp, #72]
  40a230:	cmp	x0, #0x0
  40a234:	b.eq	40a2c8 <ferror@plt+0x81f8>  // b.none
  40a238:	ldr	x0, [sp, #56]
  40a23c:	ldr	x1, [sp, #72]
  40a240:	str	x1, [x0, #24]
  40a244:	ldr	x0, [sp, #56]
  40a248:	ldr	x0, [x0, #32]
  40a24c:	add	x1, x0, #0xa
  40a250:	ldr	x0, [sp, #56]
  40a254:	str	x1, [x0, #40]
  40a258:	ldr	x0, [sp, #56]
  40a25c:	ldr	x1, [x0, #24]
  40a260:	ldr	x0, [sp, #56]
  40a264:	ldr	x0, [x0, #32]
  40a268:	lsl	x0, x0, #4
  40a26c:	add	x0, x1, x0
  40a270:	str	x0, [sp, #104]
  40a274:	ldr	x1, [sp, #64]
  40a278:	ldr	x0, [sp, #104]
  40a27c:	str	x1, [x0, #8]
  40a280:	ldr	x0, [sp, #48]
  40a284:	bl	401de0 <strdup@plt>
  40a288:	mov	x1, x0
  40a28c:	ldr	x0, [sp, #104]
  40a290:	str	x1, [x0]
  40a294:	ldr	x0, [sp, #104]
  40a298:	ldr	x0, [x0]
  40a29c:	cmp	x0, #0x0
  40a2a0:	b.eq	40a2d0 <ferror@plt+0x8200>  // b.none
  40a2a4:	ldr	x0, [sp, #56]
  40a2a8:	ldr	x0, [x0, #32]
  40a2ac:	add	x1, x0, #0x1
  40a2b0:	ldr	x0, [sp, #56]
  40a2b4:	str	x1, [x0, #32]
  40a2b8:	mov	w0, #0x0                   	// #0
  40a2bc:	b	40a320 <ferror@plt+0x8250>
  40a2c0:	nop
  40a2c4:	b	40a2d4 <ferror@plt+0x8204>
  40a2c8:	nop
  40a2cc:	b	40a2d4 <ferror@plt+0x8204>
  40a2d0:	nop
  40a2d4:	ldr	x0, [sp, #104]
  40a2d8:	cmp	x0, #0x0
  40a2dc:	b.eq	40a314 <ferror@plt+0x8244>  // b.none
  40a2e0:	ldr	x0, [sp, #104]
  40a2e4:	ldr	x0, [x0, #8]
  40a2e8:	bl	401f10 <free@plt>
  40a2ec:	ldr	x0, [sp, #104]
  40a2f0:	ldr	x0, [x0]
  40a2f4:	bl	401f10 <free@plt>
  40a2f8:	ldr	x0, [sp, #104]
  40a2fc:	str	xzr, [x0]
  40a300:	ldr	x0, [sp, #104]
  40a304:	ldr	x1, [x0]
  40a308:	ldr	x0, [sp, #104]
  40a30c:	str	x1, [x0, #8]
  40a310:	b	40a31c <ferror@plt+0x824c>
  40a314:	ldr	x0, [sp, #64]
  40a318:	bl	401f10 <free@plt>
  40a31c:	ldr	w0, [sp, #100]
  40a320:	ldr	x19, [sp, #16]
  40a324:	ldp	x29, x30, [sp], #112
  40a328:	ret
  40a32c:	stp	x29, x30, [sp, #-64]!
  40a330:	mov	x29, sp
  40a334:	str	x19, [sp, #16]
  40a338:	str	x0, [sp, #40]
  40a33c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a340:	add	x0, x0, #0x488
  40a344:	ldr	w0, [x0]
  40a348:	and	w0, w0, #0x8
  40a34c:	cmp	w0, #0x0
  40a350:	b.eq	40a398 <ferror@plt+0x82c8>  // b.none
  40a354:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40a358:	ldr	x0, [x0, #4048]
  40a35c:	ldr	x19, [x0]
  40a360:	bl	401cf0 <getpid@plt>
  40a364:	mov	w1, w0
  40a368:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a36c:	add	x4, x0, #0x2c0
  40a370:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a374:	add	x3, x0, #0x188
  40a378:	mov	w2, w1
  40a37c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a380:	add	x1, x0, #0x198
  40a384:	mov	x0, x19
  40a388:	bl	402090 <fprintf@plt>
  40a38c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a390:	add	x0, x0, #0x2f8
  40a394:	bl	408e04 <ferror@plt+0x6d34>
  40a398:	str	xzr, [sp, #56]
  40a39c:	b	40a3e4 <ferror@plt+0x8314>
  40a3a0:	ldr	x0, [sp, #40]
  40a3a4:	ldr	x1, [x0, #24]
  40a3a8:	ldr	x0, [sp, #56]
  40a3ac:	lsl	x0, x0, #4
  40a3b0:	add	x0, x1, x0
  40a3b4:	ldr	x0, [x0]
  40a3b8:	bl	401f10 <free@plt>
  40a3bc:	ldr	x0, [sp, #40]
  40a3c0:	ldr	x1, [x0, #24]
  40a3c4:	ldr	x0, [sp, #56]
  40a3c8:	lsl	x0, x0, #4
  40a3cc:	add	x0, x1, x0
  40a3d0:	ldr	x0, [x0, #8]
  40a3d4:	bl	401f10 <free@plt>
  40a3d8:	ldr	x0, [sp, #56]
  40a3dc:	add	x0, x0, #0x1
  40a3e0:	str	x0, [sp, #56]
  40a3e4:	ldr	x0, [sp, #40]
  40a3e8:	ldr	x0, [x0, #32]
  40a3ec:	ldr	x1, [sp, #56]
  40a3f0:	cmp	x1, x0
  40a3f4:	b.cc	40a3a0 <ferror@plt+0x82d0>  // b.lo, b.ul, b.last
  40a3f8:	ldr	x0, [sp, #40]
  40a3fc:	ldr	x0, [x0, #24]
  40a400:	bl	401f10 <free@plt>
  40a404:	ldr	x0, [sp, #40]
  40a408:	str	xzr, [x0, #24]
  40a40c:	ldr	x0, [sp, #40]
  40a410:	str	xzr, [x0, #32]
  40a414:	ldr	x0, [sp, #40]
  40a418:	str	xzr, [x0, #40]
  40a41c:	nop
  40a420:	ldr	x19, [sp, #16]
  40a424:	ldp	x29, x30, [sp], #64
  40a428:	ret
  40a42c:	stp	x29, x30, [sp, #-48]!
  40a430:	mov	x29, sp
  40a434:	str	x19, [sp, #16]
  40a438:	str	x0, [sp, #40]
  40a43c:	ldr	x0, [sp, #40]
  40a440:	ldr	x0, [x0, #32]
  40a444:	cmp	x0, #0x0
  40a448:	b.eq	40a4d0 <ferror@plt+0x8400>  // b.none
  40a44c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a450:	add	x0, x0, #0x488
  40a454:	ldr	w0, [x0]
  40a458:	and	w0, w0, #0x8
  40a45c:	cmp	w0, #0x0
  40a460:	b.eq	40a4a8 <ferror@plt+0x83d8>  // b.none
  40a464:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40a468:	ldr	x0, [x0, #4048]
  40a46c:	ldr	x19, [x0]
  40a470:	bl	401cf0 <getpid@plt>
  40a474:	mov	w1, w0
  40a478:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a47c:	add	x4, x0, #0x2c0
  40a480:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a484:	add	x3, x0, #0x188
  40a488:	mov	w2, w1
  40a48c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a490:	add	x1, x0, #0x198
  40a494:	mov	x0, x19
  40a498:	bl	402090 <fprintf@plt>
  40a49c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a4a0:	add	x0, x0, #0x308
  40a4a4:	bl	408e04 <ferror@plt+0x6d34>
  40a4a8:	ldr	x0, [sp, #40]
  40a4ac:	ldr	x4, [x0, #24]
  40a4b0:	ldr	x0, [sp, #40]
  40a4b4:	ldr	x1, [x0, #32]
  40a4b8:	adrp	x0, 409000 <ferror@plt+0x6f30>
  40a4bc:	add	x3, x0, #0x54
  40a4c0:	mov	x2, #0x10                  	// #16
  40a4c4:	mov	x0, x4
  40a4c8:	bl	401c80 <qsort@plt>
  40a4cc:	b	40a4d4 <ferror@plt+0x8404>
  40a4d0:	nop
  40a4d4:	ldr	x19, [sp, #16]
  40a4d8:	ldp	x29, x30, [sp], #48
  40a4dc:	ret
  40a4e0:	stp	x29, x30, [sp, #-80]!
  40a4e4:	mov	x29, sp
  40a4e8:	str	x19, [sp, #16]
  40a4ec:	str	x0, [sp, #40]
  40a4f0:	str	x1, [sp, #32]
  40a4f4:	stp	xzr, xzr, [sp, #48]
  40a4f8:	ldr	x0, [sp, #32]
  40a4fc:	str	x0, [sp, #48]
  40a500:	ldr	x0, [sp, #40]
  40a504:	cmp	x0, #0x0
  40a508:	b.eq	40a528 <ferror@plt+0x8458>  // b.none
  40a50c:	ldr	x0, [sp, #32]
  40a510:	cmp	x0, #0x0
  40a514:	b.eq	40a528 <ferror@plt+0x8458>  // b.none
  40a518:	ldr	x0, [sp, #32]
  40a51c:	ldrsb	w0, [x0]
  40a520:	cmp	w0, #0x0
  40a524:	b.ne	40a530 <ferror@plt+0x8460>  // b.any
  40a528:	mov	x0, #0x0                   	// #0
  40a52c:	b	40a634 <ferror@plt+0x8564>
  40a530:	ldr	x0, [sp, #40]
  40a534:	ldrb	w0, [x0, #52]
  40a538:	and	w0, w0, #0x4
  40a53c:	and	w0, w0, #0xff
  40a540:	cmp	w0, #0x0
  40a544:	b.ne	40a568 <ferror@plt+0x8498>  // b.any
  40a548:	ldr	x0, [sp, #40]
  40a54c:	bl	40a6fc <ferror@plt+0x862c>
  40a550:	str	w0, [sp, #76]
  40a554:	ldr	w0, [sp, #76]
  40a558:	cmp	w0, #0x0
  40a55c:	b.eq	40a568 <ferror@plt+0x8498>  // b.none
  40a560:	mov	x0, #0x0                   	// #0
  40a564:	b	40a634 <ferror@plt+0x8564>
  40a568:	ldr	x0, [sp, #40]
  40a56c:	ldr	x0, [x0, #32]
  40a570:	cmp	x0, #0x0
  40a574:	b.ne	40a580 <ferror@plt+0x84b0>  // b.any
  40a578:	mov	x0, #0x0                   	// #0
  40a57c:	b	40a634 <ferror@plt+0x8564>
  40a580:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a584:	add	x0, x0, #0x488
  40a588:	ldr	w0, [x0]
  40a58c:	and	w0, w0, #0x8
  40a590:	cmp	w0, #0x0
  40a594:	b.eq	40a5e0 <ferror@plt+0x8510>  // b.none
  40a598:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40a59c:	ldr	x0, [x0, #4048]
  40a5a0:	ldr	x19, [x0]
  40a5a4:	bl	401cf0 <getpid@plt>
  40a5a8:	mov	w1, w0
  40a5ac:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a5b0:	add	x4, x0, #0x2c0
  40a5b4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a5b8:	add	x3, x0, #0x188
  40a5bc:	mov	w2, w1
  40a5c0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a5c4:	add	x1, x0, #0x198
  40a5c8:	mov	x0, x19
  40a5cc:	bl	402090 <fprintf@plt>
  40a5d0:	ldr	x1, [sp, #32]
  40a5d4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a5d8:	add	x0, x0, #0x318
  40a5dc:	bl	408e04 <ferror@plt+0x6d34>
  40a5e0:	ldr	x0, [sp, #40]
  40a5e4:	ldr	x1, [x0, #24]
  40a5e8:	ldr	x0, [sp, #40]
  40a5ec:	ldr	x2, [x0, #32]
  40a5f0:	add	x5, sp, #0x30
  40a5f4:	adrp	x0, 409000 <ferror@plt+0x6f30>
  40a5f8:	add	x4, x0, #0x54
  40a5fc:	mov	x3, #0x10                  	// #16
  40a600:	mov	x0, x5
  40a604:	bl	401da0 <bsearch@plt>
  40a608:	str	x0, [sp, #64]
  40a60c:	ldr	x0, [sp, #64]
  40a610:	cmp	x0, #0x0
  40a614:	b.eq	40a630 <ferror@plt+0x8560>  // b.none
  40a618:	ldr	x0, [sp, #64]
  40a61c:	ldr	x0, [x0, #8]
  40a620:	cmp	x0, #0x0
  40a624:	b.eq	40a630 <ferror@plt+0x8560>  // b.none
  40a628:	ldr	x0, [sp, #64]
  40a62c:	b	40a634 <ferror@plt+0x8564>
  40a630:	mov	x0, #0x0                   	// #0
  40a634:	ldr	x19, [sp, #16]
  40a638:	ldp	x29, x30, [sp], #80
  40a63c:	ret
  40a640:	mov	x12, #0x1030                	// #4144
  40a644:	sub	sp, sp, x12
  40a648:	stp	x29, x30, [sp]
  40a64c:	mov	x29, sp
  40a650:	str	x0, [sp, #24]
  40a654:	mov	w0, #0xfffffffe            	// #-2
  40a658:	str	w0, [sp, #4140]
  40a65c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a660:	add	x0, x0, #0x328
  40a664:	bl	402060 <getenv@plt>
  40a668:	mov	x1, x0
  40a66c:	ldr	x0, [sp, #24]
  40a670:	str	x1, [x0, #8]
  40a674:	add	x0, sp, #0x20
  40a678:	mov	x1, #0x1000                	// #4096
  40a67c:	bl	409bac <ferror@plt+0x7adc>
  40a680:	str	x0, [sp, #4128]
  40a684:	ldr	x0, [sp, #4128]
  40a688:	cmp	x0, #0x0
  40a68c:	b.eq	40a6a0 <ferror@plt+0x85d0>  // b.none
  40a690:	ldr	x1, [sp, #4128]
  40a694:	ldr	x0, [sp, #24]
  40a698:	bl	409678 <ferror@plt+0x75a8>
  40a69c:	str	w0, [sp, #4140]
  40a6a0:	ldr	w0, [sp, #4140]
  40a6a4:	cmn	w0, #0x1
  40a6a8:	b.eq	40a6c4 <ferror@plt+0x85f4>  // b.none
  40a6ac:	ldr	w0, [sp, #4140]
  40a6b0:	cmn	w0, #0xd
  40a6b4:	b.eq	40a6c4 <ferror@plt+0x85f4>  // b.none
  40a6b8:	ldr	w0, [sp, #4140]
  40a6bc:	cmn	w0, #0x2
  40a6c0:	b.ne	40a6d8 <ferror@plt+0x8608>  // b.any
  40a6c4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a6c8:	add	x1, x0, #0x330
  40a6cc:	ldr	x0, [sp, #24]
  40a6d0:	bl	409678 <ferror@plt+0x75a8>
  40a6d4:	str	w0, [sp, #4140]
  40a6d8:	ldr	x0, [sp, #24]
  40a6dc:	ldrb	w1, [x0, #52]
  40a6e0:	orr	w1, w1, #0x8
  40a6e4:	strb	w1, [x0, #52]
  40a6e8:	ldr	w0, [sp, #4140]
  40a6ec:	ldp	x29, x30, [sp]
  40a6f0:	mov	x12, #0x1030                	// #4144
  40a6f4:	add	sp, sp, x12
  40a6f8:	ret
  40a6fc:	mov	x12, #0x2160                	// #8544
  40a700:	sub	sp, sp, x12
  40a704:	stp	x29, x30, [sp]
  40a708:	mov	x29, sp
  40a70c:	str	x19, [sp, #16]
  40a710:	str	x0, [sp, #40]
  40a714:	str	wzr, [sp, #8540]
  40a718:	str	xzr, [sp, #8528]
  40a71c:	ldr	x0, [sp, #40]
  40a720:	ldrb	w0, [x0, #52]
  40a724:	and	w0, w0, #0x8
  40a728:	and	w0, w0, #0xff
  40a72c:	cmp	w0, #0x0
  40a730:	b.ne	40a740 <ferror@plt+0x8670>  // b.any
  40a734:	ldr	x0, [sp, #40]
  40a738:	bl	40a640 <ferror@plt+0x8570>
  40a73c:	str	w0, [sp, #8540]
  40a740:	ldr	x0, [sp, #40]
  40a744:	ldrb	w1, [x0, #52]
  40a748:	orr	w1, w1, #0x4
  40a74c:	strb	w1, [x0, #52]
  40a750:	ldr	w0, [sp, #8540]
  40a754:	cmp	w0, #0x0
  40a758:	b.ne	40a934 <ferror@plt+0x8864>  // b.any
  40a75c:	ldr	x0, [sp, #40]
  40a760:	ldr	x0, [x0, #16]
  40a764:	cmp	x0, #0x0
  40a768:	b.eq	40a934 <ferror@plt+0x8864>  // b.none
  40a76c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a770:	add	x0, x0, #0x488
  40a774:	ldr	w0, [x0]
  40a778:	and	w0, w0, #0x8
  40a77c:	cmp	w0, #0x0
  40a780:	b.eq	40a7d4 <ferror@plt+0x8704>  // b.none
  40a784:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40a788:	ldr	x0, [x0, #4048]
  40a78c:	ldr	x19, [x0]
  40a790:	bl	401cf0 <getpid@plt>
  40a794:	mov	w1, w0
  40a798:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a79c:	add	x4, x0, #0x2c0
  40a7a0:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a7a4:	add	x3, x0, #0x188
  40a7a8:	mov	w2, w1
  40a7ac:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a7b0:	add	x1, x0, #0x198
  40a7b4:	mov	x0, x19
  40a7b8:	bl	402090 <fprintf@plt>
  40a7bc:	ldr	x0, [sp, #40]
  40a7c0:	ldr	x0, [x0, #16]
  40a7c4:	mov	x1, x0
  40a7c8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a7cc:	add	x0, x0, #0x348
  40a7d0:	bl	408e04 <ferror@plt+0x6d34>
  40a7d4:	ldr	x0, [sp, #40]
  40a7d8:	ldr	x2, [x0, #16]
  40a7dc:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a7e0:	add	x1, x0, #0x360
  40a7e4:	mov	x0, x2
  40a7e8:	bl	401d10 <fopen@plt>
  40a7ec:	str	x0, [sp, #8528]
  40a7f0:	ldr	x0, [sp, #8528]
  40a7f4:	cmp	x0, #0x0
  40a7f8:	b.ne	40a914 <ferror@plt+0x8844>  // b.any
  40a7fc:	bl	402050 <__errno_location@plt>
  40a800:	ldr	w0, [x0]
  40a804:	neg	w0, w0
  40a808:	str	w0, [sp, #8540]
  40a80c:	b	40a940 <ferror@plt+0x8870>
  40a810:	add	x0, sp, #0x148
  40a814:	mov	w1, #0xa                   	// #10
  40a818:	bl	401f70 <strchr@plt>
  40a81c:	str	x0, [sp, #8520]
  40a820:	ldr	x0, [sp, #8520]
  40a824:	cmp	x0, #0x0
  40a828:	b.ne	40a86c <ferror@plt+0x879c>  // b.any
  40a82c:	ldr	x0, [sp, #8528]
  40a830:	bl	401e60 <feof@plt>
  40a834:	cmp	w0, #0x0
  40a838:	b.eq	40a858 <ferror@plt+0x8788>  // b.none
  40a83c:	add	x0, sp, #0x148
  40a840:	bl	401bb0 <strlen@plt>
  40a844:	mov	x1, x0
  40a848:	add	x0, sp, #0x148
  40a84c:	add	x0, x0, x1
  40a850:	str	x0, [sp, #8520]
  40a854:	b	40a86c <ferror@plt+0x879c>
  40a858:	bl	402050 <__errno_location@plt>
  40a85c:	ldr	w0, [x0]
  40a860:	neg	w0, w0
  40a864:	str	w0, [sp, #8540]
  40a868:	b	40a940 <ferror@plt+0x8870>
  40a86c:	ldr	x0, [sp, #8520]
  40a870:	strb	wzr, [x0]
  40a874:	add	x0, sp, #0x148
  40a878:	bl	408db0 <ferror@plt+0x6ce0>
  40a87c:	str	x0, [sp, #8520]
  40a880:	ldr	x0, [sp, #8520]
  40a884:	ldrsb	w0, [x0]
  40a888:	cmp	w0, #0x0
  40a88c:	b.eq	40a914 <ferror@plt+0x8844>  // b.none
  40a890:	ldr	x0, [sp, #8520]
  40a894:	ldrsb	w0, [x0]
  40a898:	cmp	w0, #0x23
  40a89c:	b.ne	40a8a4 <ferror@plt+0x87d4>  // b.any
  40a8a0:	b	40a914 <ferror@plt+0x8844>
  40a8a4:	add	x1, sp, #0x38
  40a8a8:	add	x0, sp, #0xc0
  40a8ac:	mov	x3, x1
  40a8b0:	mov	x2, x0
  40a8b4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a8b8:	add	x1, x0, #0x368
  40a8bc:	ldr	x0, [sp, #8520]
  40a8c0:	bl	401fe0 <__isoc99_sscanf@plt>
  40a8c4:	str	w0, [sp, #8540]
  40a8c8:	ldr	w0, [sp, #8540]
  40a8cc:	cmp	w0, #0x2
  40a8d0:	b.ne	40a914 <ferror@plt+0x8844>  // b.any
  40a8d4:	ldrsb	w0, [sp, #192]
  40a8d8:	cmp	w0, #0x0
  40a8dc:	b.eq	40a914 <ferror@plt+0x8844>  // b.none
  40a8e0:	ldrsb	w0, [sp, #56]
  40a8e4:	cmp	w0, #0x0
  40a8e8:	b.eq	40a914 <ferror@plt+0x8844>  // b.none
  40a8ec:	add	x1, sp, #0x38
  40a8f0:	add	x0, sp, #0xc0
  40a8f4:	mov	x2, x1
  40a8f8:	mov	x1, x0
  40a8fc:	ldr	x0, [sp, #40]
  40a900:	bl	40a014 <ferror@plt+0x7f44>
  40a904:	str	w0, [sp, #8540]
  40a908:	ldr	w0, [sp, #8540]
  40a90c:	cmp	w0, #0x0
  40a910:	b.ne	40a93c <ferror@plt+0x886c>  // b.any
  40a914:	add	x0, sp, #0x148
  40a918:	ldr	x2, [sp, #8528]
  40a91c:	mov	w1, #0x2000                	// #8192
  40a920:	bl	4020a0 <fgets@plt>
  40a924:	cmp	x0, #0x0
  40a928:	b.ne	40a810 <ferror@plt+0x8740>  // b.any
  40a92c:	str	wzr, [sp, #8540]
  40a930:	b	40a940 <ferror@plt+0x8870>
  40a934:	nop
  40a938:	b	40a940 <ferror@plt+0x8870>
  40a93c:	nop
  40a940:	ldr	x0, [sp, #8528]
  40a944:	cmp	x0, #0x0
  40a948:	b.eq	40a954 <ferror@plt+0x8884>  // b.none
  40a94c:	ldr	x0, [sp, #8528]
  40a950:	bl	401cd0 <fclose@plt>
  40a954:	ldr	x0, [sp, #40]
  40a958:	bl	40a42c <ferror@plt+0x835c>
  40a95c:	ldr	w0, [sp, #8540]
  40a960:	ldr	x19, [sp, #16]
  40a964:	ldp	x29, x30, [sp]
  40a968:	mov	x12, #0x2160                	// #8544
  40a96c:	add	sp, sp, x12
  40a970:	ret
  40a974:	stp	x29, x30, [sp, #-48]!
  40a978:	mov	x29, sp
  40a97c:	str	x19, [sp, #16]
  40a980:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a984:	add	x0, x0, #0x380
  40a988:	bl	402060 <getenv@plt>
  40a98c:	str	x0, [sp, #40]
  40a990:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a994:	add	x0, x0, #0x488
  40a998:	ldr	w0, [x0]
  40a99c:	and	w0, w0, #0x2
  40a9a0:	cmp	w0, #0x0
  40a9a4:	b.ne	40a9e4 <ferror@plt+0x8914>  // b.any
  40a9a8:	ldr	x0, [sp, #40]
  40a9ac:	cmp	x0, #0x0
  40a9b0:	b.eq	40a9d8 <ferror@plt+0x8908>  // b.none
  40a9b4:	ldr	x1, [sp, #40]
  40a9b8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40a9bc:	add	x0, x0, #0x48
  40a9c0:	bl	408ed0 <ferror@plt+0x6e00>
  40a9c4:	mov	w1, w0
  40a9c8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a9cc:	add	x0, x0, #0x488
  40a9d0:	str	w1, [x0]
  40a9d4:	b	40a9e4 <ferror@plt+0x8914>
  40a9d8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a9dc:	add	x0, x0, #0x488
  40a9e0:	str	wzr, [x0]
  40a9e4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40a9e8:	add	x0, x0, #0x488
  40a9ec:	ldr	w0, [x0]
  40a9f0:	cmp	w0, #0x0
  40a9f4:	b.eq	40aa6c <ferror@plt+0x899c>  // b.none
  40a9f8:	bl	401c40 <getuid@plt>
  40a9fc:	mov	w19, w0
  40aa00:	bl	401c30 <geteuid@plt>
  40aa04:	cmp	w19, w0
  40aa08:	b.ne	40aa20 <ferror@plt+0x8950>  // b.any
  40aa0c:	bl	401f20 <getgid@plt>
  40aa10:	mov	w19, w0
  40aa14:	bl	401c10 <getegid@plt>
  40aa18:	cmp	w19, w0
  40aa1c:	b.eq	40aa6c <ferror@plt+0x899c>  // b.none
  40aa20:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40aa24:	add	x0, x0, #0x488
  40aa28:	ldr	w0, [x0]
  40aa2c:	orr	w1, w0, #0x1000000
  40aa30:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40aa34:	add	x0, x0, #0x488
  40aa38:	str	w1, [x0]
  40aa3c:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40aa40:	ldr	x0, [x0, #4048]
  40aa44:	ldr	x19, [x0]
  40aa48:	bl	401cf0 <getpid@plt>
  40aa4c:	mov	w1, w0
  40aa50:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40aa54:	add	x3, x0, #0x188
  40aa58:	mov	w2, w1
  40aa5c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40aa60:	add	x1, x0, #0x398
  40aa64:	mov	x0, x19
  40aa68:	bl	402090 <fprintf@plt>
  40aa6c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40aa70:	add	x0, x0, #0x488
  40aa74:	ldr	w0, [x0]
  40aa78:	orr	w1, w0, #0x2
  40aa7c:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40aa80:	add	x0, x0, #0x488
  40aa84:	str	w1, [x0]
  40aa88:	nop
  40aa8c:	ldr	x19, [sp, #16]
  40aa90:	ldp	x29, x30, [sp], #48
  40aa94:	ret
  40aa98:	stp	x29, x30, [sp, #-48]!
  40aa9c:	mov	x29, sp
  40aaa0:	str	x19, [sp, #16]
  40aaa4:	mov	w0, #0xffffffff            	// #-1
  40aaa8:	str	w0, [sp, #44]
  40aaac:	add	x0, sp, #0x28
  40aab0:	mov	x2, x0
  40aab4:	mov	w1, #0x1                   	// #1
  40aab8:	mov	x0, #0x0                   	// #0
  40aabc:	bl	401bf0 <setupterm@plt>
  40aac0:	cmp	w0, #0x0
  40aac4:	b.ne	40aae4 <ferror@plt+0x8a14>  // b.any
  40aac8:	ldr	w0, [sp, #40]
  40aacc:	cmp	w0, #0x1
  40aad0:	b.ne	40aae4 <ferror@plt+0x8a14>  // b.any
  40aad4:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40aad8:	add	x0, x0, #0x3d8
  40aadc:	bl	402070 <tigetnum@plt>
  40aae0:	str	w0, [sp, #44]
  40aae4:	ldr	w0, [sp, #44]
  40aae8:	cmp	w0, #0x1
  40aaec:	b.le	40ab58 <ferror@plt+0x8a88>
  40aaf0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40aaf4:	add	x0, x0, #0x488
  40aaf8:	ldr	w0, [x0]
  40aafc:	and	w0, w0, #0x4
  40ab00:	cmp	w0, #0x0
  40ab04:	b.eq	40ab50 <ferror@plt+0x8a80>  // b.none
  40ab08:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40ab0c:	ldr	x0, [x0, #4048]
  40ab10:	ldr	x19, [x0]
  40ab14:	bl	401cf0 <getpid@plt>
  40ab18:	mov	w1, w0
  40ab1c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40ab20:	add	x4, x0, #0x180
  40ab24:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40ab28:	add	x3, x0, #0x188
  40ab2c:	mov	w2, w1
  40ab30:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40ab34:	add	x1, x0, #0x198
  40ab38:	mov	x0, x19
  40ab3c:	bl	402090 <fprintf@plt>
  40ab40:	ldr	w1, [sp, #44]
  40ab44:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40ab48:	add	x0, x0, #0x3e0
  40ab4c:	bl	408e04 <ferror@plt+0x6d34>
  40ab50:	mov	w0, #0x1                   	// #1
  40ab54:	b	40abb8 <ferror@plt+0x8ae8>
  40ab58:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ab5c:	add	x0, x0, #0x488
  40ab60:	ldr	w0, [x0]
  40ab64:	and	w0, w0, #0x4
  40ab68:	cmp	w0, #0x0
  40ab6c:	b.eq	40abb4 <ferror@plt+0x8ae4>  // b.none
  40ab70:	adrp	x0, 41d000 <ferror@plt+0x1af30>
  40ab74:	ldr	x0, [x0, #4048]
  40ab78:	ldr	x19, [x0]
  40ab7c:	bl	401cf0 <getpid@plt>
  40ab80:	mov	w1, w0
  40ab84:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40ab88:	add	x4, x0, #0x180
  40ab8c:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40ab90:	add	x3, x0, #0x188
  40ab94:	mov	w2, w1
  40ab98:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40ab9c:	add	x1, x0, #0x198
  40aba0:	mov	x0, x19
  40aba4:	bl	402090 <fprintf@plt>
  40aba8:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40abac:	add	x0, x0, #0x408
  40abb0:	bl	408e04 <ferror@plt+0x6d34>
  40abb4:	mov	w0, #0x0                   	// #0
  40abb8:	ldr	x19, [sp, #16]
  40abbc:	ldp	x29, x30, [sp], #48
  40abc0:	ret
  40abc4:	stp	x29, x30, [sp, #-64]!
  40abc8:	mov	x29, sp
  40abcc:	str	w0, [sp, #28]
  40abd0:	str	x1, [sp, #16]
  40abd4:	mov	w0, #0xffffffff            	// #-1
  40abd8:	str	w0, [sp, #60]
  40abdc:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40abe0:	add	x0, x0, #0x490
  40abe4:	str	x0, [sp, #48]
  40abe8:	ldr	x0, [sp, #48]
  40abec:	ldr	x1, [sp, #16]
  40abf0:	str	x1, [x0]
  40abf4:	bl	40a974 <ferror@plt+0x88a4>
  40abf8:	ldr	w0, [sp, #28]
  40abfc:	cmp	w0, #0x2
  40ac00:	b.eq	40ac24 <ferror@plt+0x8b54>  // b.none
  40ac04:	mov	w0, #0x1                   	// #1
  40ac08:	bl	401fc0 <isatty@plt>
  40ac0c:	cmp	w0, #0x0
  40ac10:	b.ne	40ac24 <ferror@plt+0x8b54>  // b.any
  40ac14:	ldr	x0, [sp, #48]
  40ac18:	mov	w1, #0x1                   	// #1
  40ac1c:	str	w1, [x0, #48]
  40ac20:	b	40ac30 <ferror@plt+0x8b60>
  40ac24:	ldr	x0, [sp, #48]
  40ac28:	ldr	w1, [sp, #28]
  40ac2c:	str	w1, [x0, #48]
  40ac30:	ldr	x0, [sp, #48]
  40ac34:	ldr	w0, [x0, #48]
  40ac38:	cmp	w0, #0x3
  40ac3c:	b.ne	40acb4 <ferror@plt+0x8be4>  // b.any
  40ac40:	bl	40aa98 <ferror@plt+0x89c8>
  40ac44:	str	w0, [sp, #60]
  40ac48:	ldr	w0, [sp, #60]
  40ac4c:	cmp	w0, #0x0
  40ac50:	b.eq	40acb4 <ferror@plt+0x8be4>  // b.none
  40ac54:	ldr	x0, [sp, #48]
  40ac58:	bl	40a640 <ferror@plt+0x8570>
  40ac5c:	str	w0, [sp, #44]
  40ac60:	ldr	w0, [sp, #44]
  40ac64:	cmp	w0, #0x0
  40ac68:	b.eq	40ac78 <ferror@plt+0x8ba8>  // b.none
  40ac6c:	ldr	x0, [sp, #48]
  40ac70:	str	wzr, [x0, #48]
  40ac74:	b	40acb4 <ferror@plt+0x8be4>
  40ac78:	ldr	x0, [sp, #48]
  40ac7c:	ldr	w1, [x0, #56]
  40ac80:	ldr	x0, [sp, #48]
  40ac84:	ldr	w0, [x0, #60]
  40ac88:	cmp	w1, w0
  40ac8c:	b.le	40aca0 <ferror@plt+0x8bd0>
  40ac90:	ldr	x0, [sp, #48]
  40ac94:	mov	w1, #0x1                   	// #1
  40ac98:	str	w1, [x0, #48]
  40ac9c:	b	40aca8 <ferror@plt+0x8bd8>
  40aca0:	ldr	x0, [sp, #48]
  40aca4:	str	wzr, [x0, #48]
  40aca8:	adrp	x0, 409000 <ferror@plt+0x6f30>
  40acac:	add	x0, x0, #0xb8c
  40acb0:	bl	40b110 <ferror@plt+0x9040>
  40acb4:	ldr	x0, [sp, #48]
  40acb8:	ldr	w0, [x0, #48]
  40acbc:	cmp	w0, #0x0
  40acc0:	b.eq	40acd0 <ferror@plt+0x8c00>  // b.none
  40acc4:	cmp	w0, #0x2
  40acc8:	b.eq	40ad0c <ferror@plt+0x8c3c>  // b.none
  40accc:	b	40ad20 <ferror@plt+0x8c50>
  40acd0:	ldr	w0, [sp, #60]
  40acd4:	cmn	w0, #0x1
  40acd8:	b.ne	40acec <ferror@plt+0x8c1c>  // b.any
  40acdc:	bl	40aa98 <ferror@plt+0x89c8>
  40ace0:	and	w0, w0, #0x1
  40ace4:	and	w2, w0, #0xff
  40ace8:	b	40acf8 <ferror@plt+0x8c28>
  40acec:	ldr	w0, [sp, #60]
  40acf0:	and	w0, w0, #0x1
  40acf4:	and	w2, w0, #0xff
  40acf8:	ldr	x1, [sp, #48]
  40acfc:	ldrb	w0, [x1, #52]
  40ad00:	bfxil	w0, w2, #0, #1
  40ad04:	strb	w0, [x1, #52]
  40ad08:	b	40ad30 <ferror@plt+0x8c60>
  40ad0c:	ldr	x0, [sp, #48]
  40ad10:	ldrb	w1, [x0, #52]
  40ad14:	orr	w1, w1, #0x1
  40ad18:	strb	w1, [x0, #52]
  40ad1c:	b	40ad30 <ferror@plt+0x8c60>
  40ad20:	ldr	x0, [sp, #48]
  40ad24:	ldrb	w1, [x0, #52]
  40ad28:	and	w1, w1, #0xfffffffe
  40ad2c:	strb	w1, [x0, #52]
  40ad30:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ad34:	add	x0, x0, #0x488
  40ad38:	ldr	w0, [x0]
  40ad3c:	and	w0, w0, #0x4
  40ad40:	cmp	w0, #0x0
  40ad44:	b.eq	40ad50 <ferror@plt+0x8c80>  // b.none
  40ad48:	ldr	x0, [sp, #48]
  40ad4c:	bl	40910c <ferror@plt+0x703c>
  40ad50:	ldr	x0, [sp, #48]
  40ad54:	ldrb	w0, [x0, #52]
  40ad58:	ubfx	x0, x0, #0, #1
  40ad5c:	and	w0, w0, #0xff
  40ad60:	ldp	x29, x30, [sp], #64
  40ad64:	ret
  40ad68:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ad6c:	add	x0, x0, #0x490
  40ad70:	ldrb	w1, [x0, #52]
  40ad74:	orr	w1, w1, #0x2
  40ad78:	strb	w1, [x0, #52]
  40ad7c:	nop
  40ad80:	ret
  40ad84:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ad88:	add	x0, x0, #0x490
  40ad8c:	ldrb	w1, [x0, #52]
  40ad90:	and	w1, w1, #0xfffffffd
  40ad94:	strb	w1, [x0, #52]
  40ad98:	nop
  40ad9c:	ret
  40ada0:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ada4:	add	x0, x0, #0x490
  40ada8:	ldrb	w0, [x0, #52]
  40adac:	ubfx	x0, x0, #0, #1
  40adb0:	and	w0, w0, #0xff
  40adb4:	ret
  40adb8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40adbc:	add	x0, x0, #0x490
  40adc0:	ldr	w0, [x0, #48]
  40adc4:	ret
  40adc8:	stp	x29, x30, [sp, #-32]!
  40adcc:	mov	x29, sp
  40add0:	str	x0, [sp, #24]
  40add4:	str	x1, [sp, #16]
  40add8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40addc:	add	x0, x0, #0x490
  40ade0:	ldrb	w0, [x0, #52]
  40ade4:	and	w0, w0, #0x2
  40ade8:	and	w0, w0, #0xff
  40adec:	cmp	w0, #0x0
  40adf0:	b.ne	40ae28 <ferror@plt+0x8d58>  // b.any
  40adf4:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40adf8:	add	x0, x0, #0x490
  40adfc:	ldrb	w0, [x0, #52]
  40ae00:	and	w0, w0, #0x1
  40ae04:	and	w0, w0, #0xff
  40ae08:	cmp	w0, #0x0
  40ae0c:	b.eq	40ae28 <ferror@plt+0x8d58>  // b.none
  40ae10:	ldr	x0, [sp, #24]
  40ae14:	cmp	x0, #0x0
  40ae18:	b.eq	40ae28 <ferror@plt+0x8d58>  // b.none
  40ae1c:	ldr	x1, [sp, #16]
  40ae20:	ldr	x0, [sp, #24]
  40ae24:	bl	401bc0 <fputs@plt>
  40ae28:	nop
  40ae2c:	ldp	x29, x30, [sp], #32
  40ae30:	ret
  40ae34:	stp	x29, x30, [sp, #-48]!
  40ae38:	mov	x29, sp
  40ae3c:	str	x0, [sp, #24]
  40ae40:	str	x1, [sp, #16]
  40ae44:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ae48:	add	x0, x0, #0x490
  40ae4c:	ldrb	w0, [x0, #52]
  40ae50:	and	w0, w0, #0x2
  40ae54:	and	w0, w0, #0xff
  40ae58:	cmp	w0, #0x0
  40ae5c:	b.ne	40ae7c <ferror@plt+0x8dac>  // b.any
  40ae60:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ae64:	add	x0, x0, #0x490
  40ae68:	ldrb	w0, [x0, #52]
  40ae6c:	and	w0, w0, #0x1
  40ae70:	and	w0, w0, #0xff
  40ae74:	cmp	w0, #0x0
  40ae78:	b.ne	40ae84 <ferror@plt+0x8db4>  // b.any
  40ae7c:	mov	x0, #0x0                   	// #0
  40ae80:	b	40aec4 <ferror@plt+0x8df4>
  40ae84:	ldr	x1, [sp, #24]
  40ae88:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40ae8c:	add	x0, x0, #0x490
  40ae90:	bl	40a4e0 <ferror@plt+0x8410>
  40ae94:	str	x0, [sp, #40]
  40ae98:	ldr	x0, [sp, #40]
  40ae9c:	cmp	x0, #0x0
  40aea0:	b.eq	40aec0 <ferror@plt+0x8df0>  // b.none
  40aea4:	ldr	x0, [sp, #40]
  40aea8:	ldr	x0, [x0, #8]
  40aeac:	cmp	x0, #0x0
  40aeb0:	b.eq	40aec0 <ferror@plt+0x8df0>  // b.none
  40aeb4:	ldr	x0, [sp, #40]
  40aeb8:	ldr	x0, [x0, #8]
  40aebc:	b	40aec4 <ferror@plt+0x8df4>
  40aec0:	ldr	x0, [sp, #16]
  40aec4:	ldp	x29, x30, [sp], #48
  40aec8:	ret
  40aecc:	stp	x29, x30, [sp, #-64]!
  40aed0:	mov	x29, sp
  40aed4:	str	x0, [sp, #40]
  40aed8:	str	x1, [sp, #32]
  40aedc:	str	x2, [sp, #24]
  40aee0:	ldr	x1, [sp, #32]
  40aee4:	ldr	x0, [sp, #40]
  40aee8:	bl	40ae34 <ferror@plt+0x8d64>
  40aeec:	str	x0, [sp, #56]
  40aef0:	ldr	x0, [sp, #56]
  40aef4:	cmp	x0, #0x0
  40aef8:	b.eq	40af0c <ferror@plt+0x8e3c>  // b.none
  40aefc:	ldr	x1, [sp, #24]
  40af00:	ldr	x0, [sp, #56]
  40af04:	bl	40adc8 <ferror@plt+0x8cf8>
  40af08:	b	40af10 <ferror@plt+0x8e40>
  40af0c:	nop
  40af10:	ldp	x29, x30, [sp], #64
  40af14:	ret
  40af18:	stp	x29, x30, [sp, #-32]!
  40af1c:	mov	x29, sp
  40af20:	str	x0, [sp, #24]
  40af24:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40af28:	add	x0, x0, #0x490
  40af2c:	ldrb	w0, [x0, #52]
  40af30:	and	w0, w0, #0x2
  40af34:	and	w0, w0, #0xff
  40af38:	cmp	w0, #0x0
  40af3c:	b.ne	40af74 <ferror@plt+0x8ea4>  // b.any
  40af40:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40af44:	add	x0, x0, #0x490
  40af48:	ldrb	w0, [x0, #52]
  40af4c:	and	w0, w0, #0x1
  40af50:	and	w0, w0, #0xff
  40af54:	cmp	w0, #0x0
  40af58:	b.eq	40af74 <ferror@plt+0x8ea4>  // b.none
  40af5c:	ldr	x3, [sp, #24]
  40af60:	mov	x2, #0x4                   	// #4
  40af64:	mov	x1, #0x1                   	// #1
  40af68:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40af6c:	add	x0, x0, #0x430
  40af70:	bl	401f80 <fwrite@plt>
  40af74:	nop
  40af78:	ldp	x29, x30, [sp], #32
  40af7c:	ret
  40af80:	stp	x29, x30, [sp, #-48]!
  40af84:	mov	x29, sp
  40af88:	str	x0, [sp, #24]
  40af8c:	ldr	x0, [sp, #24]
  40af90:	cmp	x0, #0x0
  40af94:	b.eq	40afa8 <ferror@plt+0x8ed8>  // b.none
  40af98:	ldr	x0, [sp, #24]
  40af9c:	ldrsb	w0, [x0]
  40afa0:	cmp	w0, #0x0
  40afa4:	b.ne	40afb0 <ferror@plt+0x8ee0>  // b.any
  40afa8:	mov	w0, #0xffffffea            	// #-22
  40afac:	b	40b000 <ferror@plt+0x8f30>
  40afb0:	str	xzr, [sp, #40]
  40afb4:	b	40aff0 <ferror@plt+0x8f20>
  40afb8:	adrp	x0, 41e000 <ferror@plt+0x1bf30>
  40afbc:	add	x0, x0, #0x3f8
  40afc0:	ldr	x1, [sp, #40]
  40afc4:	ldr	x0, [x0, x1, lsl #3]
  40afc8:	mov	x1, x0
  40afcc:	ldr	x0, [sp, #24]
  40afd0:	bl	401db0 <strcasecmp@plt>
  40afd4:	cmp	w0, #0x0
  40afd8:	b.ne	40afe4 <ferror@plt+0x8f14>  // b.any
  40afdc:	ldr	x0, [sp, #40]
  40afe0:	b	40b000 <ferror@plt+0x8f30>
  40afe4:	ldr	x0, [sp, #40]
  40afe8:	add	x0, x0, #0x1
  40afec:	str	x0, [sp, #40]
  40aff0:	ldr	x0, [sp, #40]
  40aff4:	cmp	x0, #0x3
  40aff8:	b.ls	40afb8 <ferror@plt+0x8ee8>  // b.plast
  40affc:	mov	w0, #0xffffffea            	// #-22
  40b000:	ldp	x29, x30, [sp], #48
  40b004:	ret
  40b008:	stp	x29, x30, [sp, #-48]!
  40b00c:	mov	x29, sp
  40b010:	str	x0, [sp, #24]
  40b014:	str	x1, [sp, #16]
  40b018:	ldr	x0, [sp, #24]
  40b01c:	cmp	x0, #0x0
  40b020:	b.eq	40b040 <ferror@plt+0x8f70>  // b.none
  40b024:	ldr	x0, [sp, #24]
  40b028:	ldrsb	w0, [x0]
  40b02c:	cmp	w0, #0x3d
  40b030:	b.ne	40b040 <ferror@plt+0x8f70>  // b.any
  40b034:	ldr	x0, [sp, #24]
  40b038:	add	x0, x0, #0x1
  40b03c:	b	40b044 <ferror@plt+0x8f74>
  40b040:	ldr	x0, [sp, #24]
  40b044:	str	x0, [sp, #40]
  40b048:	ldr	x0, [sp, #40]
  40b04c:	bl	40af80 <ferror@plt+0x8eb0>
  40b050:	str	w0, [sp, #36]
  40b054:	ldr	w0, [sp, #36]
  40b058:	cmp	w0, #0x0
  40b05c:	b.ge	40b078 <ferror@plt+0x8fa8>  // b.tcont
  40b060:	ldr	x3, [sp, #40]
  40b064:	ldr	x2, [sp, #16]
  40b068:	adrp	x0, 40c000 <ferror@plt+0x9f30>
  40b06c:	add	x1, x0, #0x438
  40b070:	mov	w0, #0x1                   	// #1
  40b074:	bl	402000 <errx@plt>
  40b078:	ldr	w0, [sp, #36]
  40b07c:	ldp	x29, x30, [sp], #48
  40b080:	ret
  40b084:	nop
  40b088:	stp	x29, x30, [sp, #-64]!
  40b08c:	mov	x29, sp
  40b090:	stp	x19, x20, [sp, #16]
  40b094:	adrp	x20, 41d000 <ferror@plt+0x1af30>
  40b098:	add	x20, x20, #0xc80
  40b09c:	stp	x21, x22, [sp, #32]
  40b0a0:	adrp	x21, 41d000 <ferror@plt+0x1af30>
  40b0a4:	add	x21, x21, #0xc78
  40b0a8:	sub	x20, x20, x21
  40b0ac:	mov	w22, w0
  40b0b0:	stp	x23, x24, [sp, #48]
  40b0b4:	mov	x23, x1
  40b0b8:	mov	x24, x2
  40b0bc:	bl	401b40 <memcpy@plt-0x40>
  40b0c0:	cmp	xzr, x20, asr #3
  40b0c4:	b.eq	40b0f0 <ferror@plt+0x9020>  // b.none
  40b0c8:	asr	x20, x20, #3
  40b0cc:	mov	x19, #0x0                   	// #0
  40b0d0:	ldr	x3, [x21, x19, lsl #3]
  40b0d4:	mov	x2, x24
  40b0d8:	add	x19, x19, #0x1
  40b0dc:	mov	x1, x23
  40b0e0:	mov	w0, w22
  40b0e4:	blr	x3
  40b0e8:	cmp	x20, x19
  40b0ec:	b.ne	40b0d0 <ferror@plt+0x9000>  // b.any
  40b0f0:	ldp	x19, x20, [sp, #16]
  40b0f4:	ldp	x21, x22, [sp, #32]
  40b0f8:	ldp	x23, x24, [sp, #48]
  40b0fc:	ldp	x29, x30, [sp], #64
  40b100:	ret
  40b104:	nop
  40b108:	ret
  40b10c:	nop
  40b110:	adrp	x2, 41e000 <ferror@plt+0x1bf30>
  40b114:	mov	x1, #0x0                   	// #0
  40b118:	ldr	x2, [x2, #696]
  40b11c:	b	401c60 <__cxa_atexit@plt>
  40b120:	mov	x2, x1
  40b124:	mov	w1, w0
  40b128:	mov	w0, #0x0                   	// #0
  40b12c:	b	401fd0 <__fxstat@plt>

Disassembly of section .fini:

000000000040b130 <.fini>:
  40b130:	stp	x29, x30, [sp, #-16]!
  40b134:	mov	x29, sp
  40b138:	ldp	x29, x30, [sp], #16
  40b13c:	ret
