INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleLogicModuleAXIIP_v1_0_S00_AXI
WARNING: [VRFC 10-3380] identifier 'sum' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:237]
WARNING: [VRFC 10-3380] identifier 'difference' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:238]
WARNING: [VRFC 10-3380] identifier 'bitwiseAnd' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:239]
WARNING: [VRFC 10-3380] identifier 'bitwiseOr' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:240]
WARNING: [VRFC 10-3380] identifier 'bitwiseXor' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:241]
WARNING: [VRFC 10-3380] identifier 'bitwiseXNor' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:242]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/src/SimpleLogicModuleIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleLogicModule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/SimpleLogicModuleAXIIP_1_0/hdl/SimpleLogicModuleAXIIP_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleLogicModuleAXIIP_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo/edit_SimpleLogicModuleAXIIP_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
