0.7
2020.1
May 27 2020
19:59:15
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_automem_data_in.v,1636284262,systemVerilog,,,,AESL_automem_data_in,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_automem_data_out.v,1636284262,systemVerilog,,,,AESL_automem_data_out,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_automem_scale.v,1636284262,systemVerilog,,,,AESL_automem_scale,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_deadlock_detection_unit.v,1636284262,systemVerilog,,,,AESL_deadlock_detect_unit,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_deadlock_detector.v,1636284262,systemVerilog,,,,AESL_deadlock_detector,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_deadlock_report_unit.v,1636284262,systemVerilog,,,,AESL_deadlock_report_unit,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Block_codeRepl8_proc.v,1636284170,systemVerilog,,,,Block_codeRepl8_proc,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Loop_Loop1_proc.v,1636284170,systemVerilog,,,,Loop_Loop1_proc,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Loop_Loop2_proc.v,1636284170,systemVerilog,,,,Loop_Loop2_proc,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Loop_Loop3_proc.v,1636284171,systemVerilog,,,,Loop_Loop3_proc,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/fifo_w32_d2_A.v,1636284171,systemVerilog,,,,fifo_w32_d2_A;fifo_w32_d2_A_shiftReg,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/fifo_w32_d3_A.v,1636284171,systemVerilog,,,,fifo_w32_d3_A;fifo_w32_d3_A_shiftReg,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/foo_m.autotb.v,1636284262,systemVerilog,,,,apatb_foo_m_top,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/foo_m.v,1636284171,systemVerilog,,,,foo_m,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/start_for_Loop_Lobkb.v,1636284171,systemVerilog,,,,start_for_Loop_Lobkb;start_for_Loop_Lobkb_shiftReg,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/start_for_Loop_Locud.v,1636284171,systemVerilog,,,,start_for_Loop_Locud;start_for_Loop_Locud_shiftReg,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
