// Seed: 973157456
module module_0 ();
  reg id_1, id_3, id_4;
  bit id_5;
  parameter id_6 = -1 ^ id_4;
  always_ff begin : LABEL_0
    begin : LABEL_0
      if (-1) begin : LABEL_0
        id_4 <= id_1;
        @(posedge id_6) id_1 <= id_1;
      end else id_5 <= -1;
      @(posedge 1) id_1 = id_5;
      @(posedge id_4) id_5 <= id_3;
    end
  end
  wire id_7, id_8;
  wire id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1;
  wire id_12;
  id_13(
      .id_0(1), .id_1(), .id_2(id_2), .id_3(id_2), .id_4(1), .id_5(-1), .id_6(id_3)
  );
  wor id_14 = -1;
  module_0 modCall_1 ();
endmodule
