

================================================================
== Vivado HLS Report for 'apply'
================================================================
* Date:           Sun Jan  6 01:21:09 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        project_filters
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  242|  242|  242|  242|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- sum     |  164|  164|         4|          -|          -|    41|    no    |
        |- shift   |   76|   76|         2|          -|          -|    38|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	6  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / (!tmp_9)
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %Y) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @apply_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %x) nounwind"   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [main.cpp:5]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Y, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [main.cpp:6]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %x, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [main.cpp:7]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [main.cpp:11]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp1 = phi i16 [ 0, %0 ], [ %tmp, %2 ]"   --->   Operation 16 'phi' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i, -23" [main.cpp:11]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 41, i64 41, i64 41) nounwind"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i, 1" [main.cpp:11]   --->   Operation 20 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [main.cpp:11]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%tmp_2 = sub i6 -24, %i" [main.cpp:13]   --->   Operation 22 'sub' 'tmp_2' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = zext i6 %tmp_2 to i64" [main.cpp:13]   --->   Operation 23 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr inbounds [40 x i16]* @hist, i64 0, i64 %tmp_3" [main.cpp:13]   --->   Operation 24 'getelementptr' 'hist_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%hist_load = load i16* %hist_addr, align 2" [main.cpp:13]   --->   Operation 25 'load' 'hist_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [main.cpp:16]   --->   Operation 26 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%hist_load = load i16* %hist_addr, align 2" [main.cpp:13]   --->   Operation 27 'load' 'hist_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %hist_load, i32 15)" [main.cpp:13]   --->   Operation 28 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_cast = sext i16 %hist_load to i34" [main.cpp:13]   --->   Operation 29 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (6.38ns)   --->   "%mul = mul i34 102301, %sext_cast" [main.cpp:13]   --->   Operation 30 'mul' 'mul' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i34 %mul to i33" [main.cpp:13]   --->   Operation 31 'trunc' 'tmp_8' <Predicate = (tmp_10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [main.cpp:12]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.59ns)   --->   "%neg_mul = sub i33 0, %tmp_8" [main.cpp:13]   --->   Operation 33 'sub' 'neg_mul' <Predicate = (tmp_10)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_11 = call i11 @_ssdm_op_PartSelect.i11.i33.i32.i32(i33 %neg_mul, i32 22, i32 32)" [main.cpp:13]   --->   Operation 34 'partselect' 'tmp_11' <Predicate = (tmp_10)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_5 = sext i11 %tmp_11 to i16" [main.cpp:13]   --->   Operation 35 'sext' 'tmp_5' <Predicate = (tmp_10)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_PartSelect.i12.i34.i32.i32(i34 %mul, i32 22, i32 33)" [main.cpp:13]   --->   Operation 36 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = sext i12 %tmp_12 to i16" [main.cpp:13]   --->   Operation 37 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_7 = select i1 %tmp_10, i16 %tmp_5, i16 %tmp_6" [main.cpp:13]   --->   Operation 38 'select' 'tmp_7' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.54ns) (out node of the LUT)   --->   "%neg_ti = sub i16 0, %tmp_7" [main.cpp:13]   --->   Operation 39 'sub' 'neg_ti' <Predicate = (tmp_10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_4 = select i1 %tmp_10, i16 %neg_ti, i16 %tmp_6" [main.cpp:13]   --->   Operation 40 'select' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp = add i16 %tmp1, %tmp_4" [main.cpp:13]   --->   Operation 41 'add' 'tmp' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [main.cpp:11]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.14>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_1, %3 ], [ -26, %.preheader.preheader ]"   --->   Operation 43 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.42ns)   --->   "%tmp_9 = icmp eq i6 %j, 0" [main.cpp:16]   --->   Operation 44 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38, i64 38, i64 38) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %4, label %3" [main.cpp:16]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j, -1" [main.cpp:17]   --->   Operation 47 'add' 'j_1' <Predicate = (!tmp_9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %j_1 to i64" [main.cpp:17]   --->   Operation 48 'zext' 'tmp_s' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%hist_addr_1 = getelementptr inbounds [40 x i16]* @hist, i64 0, i64 %tmp_s" [main.cpp:17]   --->   Operation 49 'getelementptr' 'hist_addr_1' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (2.32ns)   --->   "%hist_load_1 = load i16* %hist_addr_1, align 2" [main.cpp:17]   --->   Operation 50 'load' 'hist_load_1' <Predicate = (!tmp_9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_6 : Operation 51 [1/1] (2.32ns)   --->   "store i16 %x_read, i16* getelementptr inbounds ([40 x i16]* @hist, i64 0, i64 0), align 16" [main.cpp:18]   --->   Operation 51 'store' <Predicate = (tmp_9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_6 : Operation 52 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %Y, i16 %tmp1) nounwind" [main.cpp:19]   --->   Operation 52 'write' <Predicate = (tmp_9)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [main.cpp:20]   --->   Operation 53 'ret' <Predicate = (tmp_9)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.64>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [main.cpp:17]   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (2.32ns)   --->   "%hist_load_1 = load i16* %hist_addr_1, align 2" [main.cpp:17]   --->   Operation 55 'load' 'hist_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = zext i6 %j to i64" [main.cpp:17]   --->   Operation 56 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%hist_addr_2 = getelementptr inbounds [40 x i16]* @hist, i64 0, i64 %tmp_1" [main.cpp:17]   --->   Operation 57 'getelementptr' 'hist_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (2.32ns)   --->   "store i16 %hist_load_1, i16* %hist_addr_2, align 2" [main.cpp:17]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [main.cpp:16]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hist]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8  (specbitsmap      ) [ 00000000]
StgValue_9  (specbitsmap      ) [ 00000000]
StgValue_10 (spectopmodule    ) [ 00000000]
x_read      (read             ) [ 00111111]
StgValue_12 (specinterface    ) [ 00000000]
StgValue_13 (specinterface    ) [ 00000000]
StgValue_14 (specinterface    ) [ 00000000]
StgValue_15 (br               ) [ 01111100]
tmp1        (phi              ) [ 00111111]
i           (phi              ) [ 00100000]
exitcond    (icmp             ) [ 00111100]
empty       (speclooptripcount) [ 00000000]
i_1         (add              ) [ 01111100]
StgValue_21 (br               ) [ 00000000]
tmp_2       (sub              ) [ 00000000]
tmp_3       (zext             ) [ 00000000]
hist_addr   (getelementptr    ) [ 00010000]
StgValue_26 (br               ) [ 00111111]
hist_load   (load             ) [ 00001000]
tmp_10      (bitselect        ) [ 00001100]
sext_cast   (sext             ) [ 00000000]
mul         (mul              ) [ 00000100]
tmp_8       (trunc            ) [ 00000100]
StgValue_32 (specloopname     ) [ 00000000]
neg_mul     (sub              ) [ 00000000]
tmp_11      (partselect       ) [ 00000000]
tmp_5       (sext             ) [ 00000000]
tmp_12      (partselect       ) [ 00000000]
tmp_6       (sext             ) [ 00000000]
tmp_7       (select           ) [ 00000000]
neg_ti      (sub              ) [ 00000000]
tmp_4       (select           ) [ 00000000]
tmp         (add              ) [ 01111100]
StgValue_42 (br               ) [ 01111100]
j           (phi              ) [ 00000011]
tmp_9       (icmp             ) [ 00000011]
empty_6     (speclooptripcount) [ 00000000]
StgValue_46 (br               ) [ 00000000]
j_1         (add              ) [ 00100011]
tmp_s       (zext             ) [ 00000000]
hist_addr_1 (getelementptr    ) [ 00000001]
StgValue_51 (store            ) [ 00000000]
StgValue_52 (write            ) [ 00000000]
StgValue_53 (ret              ) [ 00000000]
StgValue_54 (specloopname     ) [ 00000000]
hist_load_1 (load             ) [ 00000000]
tmp_1       (zext             ) [ 00000000]
hist_addr_2 (getelementptr    ) [ 00000000]
StgValue_58 (store            ) [ 00000000]
StgValue_59 (br               ) [ 00100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="x_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="StgValue_52_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="1"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="hist_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hist_load/2 hist_load_1/6 StgValue_51/6 StgValue_58/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="hist_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr_1/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="hist_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr_2/7 "/>
</bind>
</comp>

<comp id="118" class="1005" name="tmp1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="16" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="j_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="6" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="exitcond_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_10_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_8_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="34" slack="0"/>
<pin id="190" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="neg_mul_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="33" slack="1"/>
<pin id="194" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_11_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="33" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="0" index="3" bw="7" slack="0"/>
<pin id="201" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_12_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="34" slack="1"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_6_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="neg_ti_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="2"/>
<pin id="238" dir="0" index="1" bw="14" slack="0"/>
<pin id="239" dir="0" index="2" bw="12" slack="0"/>
<pin id="240" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="3"/>
<pin id="245" dir="0" index="1" bw="14" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_9_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="271" class="1007" name="mul_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="34" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="278" class="1005" name="x_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2"/>
<pin id="280" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="hist_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="1"/>
<pin id="293" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="hist_load_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hist_load "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_10_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="307" class="1005" name="mul_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="34" slack="1"/>
<pin id="309" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_8_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="33" slack="1"/>
<pin id="314" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="325" class="1005" name="j_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="hist_addr_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="1"/>
<pin id="332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="70" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="108"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="94" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="129"><net_src comp="118" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="158"><net_src comp="135" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="135" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="135" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="94" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="191" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="209"><net_src comp="196" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="222"><net_src comp="210" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="206" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="219" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="118" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="146" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="146" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="269"><net_src comp="142" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="185" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="281"><net_src comp="74" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="289"><net_src comp="160" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="294"><net_src comp="87" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="299"><net_src comp="94" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="304"><net_src comp="177" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="310"><net_src comp="271" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="315"><net_src comp="188" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="320"><net_src comp="243" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="328"><net_src comp="255" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="333"><net_src comp="100" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="94" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {6 }
	Port: hist | {6 7 }
 - Input state : 
	Port: apply : x | {1 }
	Port: apply : hist | {2 3 6 7 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_21 : 2
		tmp_2 : 1
		tmp_3 : 2
		hist_addr : 3
		hist_load : 4
	State 3
		tmp_10 : 1
	State 4
		mul : 1
		tmp_8 : 2
	State 5
		tmp_11 : 1
		tmp_5 : 2
		tmp_6 : 1
		tmp_7 : 3
		neg_ti : 4
		tmp_4 : 5
		tmp : 6
	State 6
		tmp_9 : 1
		StgValue_46 : 2
		j_1 : 1
		tmp_s : 2
		hist_addr_1 : 3
		hist_load_1 : 4
	State 7
		hist_addr_2 : 1
		StgValue_58 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_2_fu_166      |    0    |    0    |    15   |
|    sub   |      neg_mul_fu_191     |    0    |    0    |    40   |
|          |      neg_ti_fu_230      |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |        i_1_fu_160       |    0    |    0    |    15   |
|    add   |        tmp_fu_243       |    0    |    0    |    23   |
|          |        j_1_fu_255       |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|  select  |       tmp_7_fu_223      |    0    |    0    |    12   |
|          |       tmp_4_fu_236      |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     exitcond_fu_154     |    0    |    0    |    11   |
|          |       tmp_9_fu_249      |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        mul_fu_271       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_74    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_52_write_fu_80 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_172      |    0    |    0    |    0    |
|   zext   |       tmp_s_fu_261      |    0    |    0    |    0    |
|          |       tmp_1_fu_266      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_10_fu_177      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_cast_fu_185    |    0    |    0    |    0    |
|   sext   |       tmp_5_fu_206      |    0    |    0    |    0    |
|          |       tmp_6_fu_219      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_8_fu_188      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_11_fu_196      |    0    |    0    |    0    |
|          |      tmp_12_fu_210      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   168   |
|----------|-------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|hist|    0   |   32   |   10   |
+----+--------+--------+--------+
|Total|    0   |   32   |   10   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|hist_addr_1_reg_330|    6   |
| hist_addr_reg_291 |    6   |
| hist_load_reg_296 |   16   |
|    i_1_reg_286    |    6   |
|     i_reg_131     |    6   |
|    j_1_reg_325    |    6   |
|     j_reg_142     |    6   |
|    mul_reg_307    |   34   |
|    tmp1_reg_118   |   16   |
|   tmp_10_reg_301  |    1   |
|   tmp_8_reg_312   |   33   |
|    tmp_reg_317    |   16   |
|   x_read_reg_278  |   16   |
+-------------------+--------+
|       Total       |   168  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_94 |  p0  |   6  |   6  |   36   ||    33   |
| grp_access_fu_94 |  p1  |   2  |  16  |   32   ||    9    |
|   tmp1_reg_118   |  p0  |   2  |  16  |   32   ||    9    |
|     j_reg_142    |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  ||  7.259  ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   168  |
|   Memory  |    0   |    -   |    -   |   32   |   10   |
|Multiplexer|    -   |    -   |    7   |    -   |   60   |
|  Register |    -   |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    7   |   200  |   238  |
+-----------+--------+--------+--------+--------+--------+
