{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79417,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00422926,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00582798,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00521136,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00384965,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00521136,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.393513,
	"finish__clock__skew__setup": 0.0673867,
	"finish__clock__skew__hold": 0.0673867,
	"finish__timing__drv__max_slew_limit": -0.0671752,
	"finish__timing__drv__max_slew": 88,
	"finish__timing__drv__max_cap_limit": -0.0198188,
	"finish__timing__drv__max_cap": 2,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00807372,
	"finish__power__switching__total": 0.00431954,
	"finish__power__leakage__total": 3.05877e-08,
	"finish__power__total": 0.0123933,
	"finish__design__io": 165,
	"finish__design__die__area": 142427,
	"finish__design__core__area": 139703,
	"finish__design__instance__count": 8340,
	"finish__design__instance__area": 78994.5,
	"finish__design__instance__count__stdcell": 8340,
	"finish__design__instance__area__stdcell": 78994.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.565447,
	"finish__design__instance__utilization__stdcell": 0.565447
}