
---------- Begin Simulation Statistics ----------
final_tick                                91828653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655368                       # Number of bytes of host memory used
host_op_rate                                   179916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   556.91                       # Real time elapsed on the host
host_tick_rate                              164890550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091829                       # Number of seconds simulated
sim_ticks                                 91828653000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.836573                       # CPI: cycles per instruction
system.cpu.discardedOps                        189890                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        50001998                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.544492                       # IPC: instructions per cycle
system.cpu.numCycles                        183657306                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133655308                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        466224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1294742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2590244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            756                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485961                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735556                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103950                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101946                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904751                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65394                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                290                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50712565                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50712565                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50712929                       # number of overall hits
system.cpu.dcache.overall_hits::total        50712929                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1361088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1361088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1369142                       # number of overall misses
system.cpu.dcache.overall_misses::total       1369142                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36632024491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36632024491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36632024491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36632024491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082071                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082071                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026138                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026138                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26913.781101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26913.781101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26755.460347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26755.460347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231048                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7044                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.800681                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1161666                       # number of writebacks
system.cpu.dcache.writebacks::total           1161666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        74372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        74372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74372                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1286716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1286716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1294766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1294766                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33562657994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33562657994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34233529992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34233529992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024710                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024860                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024860                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26083.967242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26083.967242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26439.935859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26439.935859                       # average overall mshr miss latency
system.cpu.dcache.replacements                1294510                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40292016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40292016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       832555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        832555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17015649497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17015649497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41124571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41124571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20437.868365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20437.868365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6419                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6419                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       826136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       826136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16052130997                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16052130997                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19430.373446                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19430.373446                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10420549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10420549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       528533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       528533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19616374994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19616374994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37114.759143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37114.759143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        67953                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        67953                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       460580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       460580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17510526997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17510526997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38018.426760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38018.426760                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8054                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8054                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.956759                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.956759                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    670871998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    670871998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.956284                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.956284                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83338.136398                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83338.136398                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.801337                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52007771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1294766                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.167699                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.801337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53376913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53376913                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686948                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43476034                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025336                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10279259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10279259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10279259                       # number of overall hits
system.cpu.icache.overall_hits::total        10279259                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          737                       # number of overall misses
system.cpu.icache.overall_misses::total           737                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54418000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54418000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54418000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54418000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73837.177748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73837.177748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73837.177748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73837.177748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.icache.writebacks::total               231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53681000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53681000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72837.177748                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72837.177748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72837.177748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72837.177748                       # average overall mshr miss latency
system.cpu.icache.replacements                    231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10279259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10279259                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73837.177748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73837.177748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53681000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53681000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72837.177748                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72837.177748                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.199780                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13948.434193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.199780                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.400586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.400586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280733                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  91828653000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1053868                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1053939                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data             1053868                       # number of overall hits
system.l2.overall_hits::total                 1053939                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240898                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241564                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            240898                       # number of overall misses
system.l2.overall_misses::total                241564                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20685444500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20737253000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51808500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20685444500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20737253000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1294766                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1295503                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1294766                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1295503                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.903664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.186055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186463                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.903664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.186055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186463                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77790.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85868.062416                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85845.792419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77790.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85868.062416                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85845.792419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152481                       # number of writebacks
system.l2.writebacks::total                    152481                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241558                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45148500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18276147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18321296000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45148500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18276147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18321296000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.903664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186459                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.903664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186459                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67790.540541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75868.636152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75846.364020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67790.540541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75868.636152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75846.364020                       # average overall mshr miss latency
system.l2.replacements                         225418                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1161666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1161666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1161666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1161666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          222                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              222                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          222                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          222                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            309684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                309684                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13369370500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13369370500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        461117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            461117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.328405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.328405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88285.713814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88285.713814                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11855040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11855040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.328405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.328405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78285.713814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78285.713814                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51808500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51808500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.903664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.903664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77790.540541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77790.540541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45148500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45148500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.903664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67790.540541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67790.540541                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        744184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            744184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7316074000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7316074000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       833649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        833649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81775.822948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81775.822948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6421107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6421107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71777.093417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71777.093417                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16053.457073                       # Cycle average of tags in use
system.l2.tags.total_refs                     2587488                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    241802                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.700854                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.147997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.263281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16015.045795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979825                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10909                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5416798                       # Number of tag accesses
system.l2.tags.data_accesses                  5416798                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005080192500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9038                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9038                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              646757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143624                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152481                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241558                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152481                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    451                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152481                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.675592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.677934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.258542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8950     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      0.21%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.67%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9038                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.865789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.834408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5240     57.98%     57.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               74      0.82%     58.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3432     37.97%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              283      3.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9038                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15459712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9758784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    168.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   91820823000                       # Total gap between requests
system.mem_ctrls.avgGap                     233024.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15388224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9755712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 464168.847167996690                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 167575408.080961406231                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 106238213.033572435379                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       240892                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152481                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17868750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8349515750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2172913607000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26829.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34660.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14250389.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15417088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15459712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9758784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9758784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240892                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241558                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152481                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152481                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       464169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    167889733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        168353901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       464169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       464169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    106271667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       106271667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    106271667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       464169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    167889733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       274625568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               241107                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152433                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9551                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3846628250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1205535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8367384500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15954.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34704.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146999                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91065                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.74                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       155476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.996450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    99.916229                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.621113                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       109838     70.65%     70.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21543     13.86%     84.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3895      2.51%     87.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1981      1.27%     88.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9847      6.33%     94.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          634      0.41%     95.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          520      0.33%     95.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          638      0.41%     95.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6580      4.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       155476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15430848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9755712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              168.039577                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              106.238213                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       549965640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       292313670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      858492180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     396521640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7248449520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26613429960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12850893600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48810066210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.534163                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33134990750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3066180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55627482250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       560133000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       297717750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      863011800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     399178620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7248449520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26238368820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13166734560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48773594070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.136987                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33954228750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3066180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54808244250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90125                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152481                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72185                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151433                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90125                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       707782                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 707782                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25218496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25218496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241558                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1121523000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1306571500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            834386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1314147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          205781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           461117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          461117                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       833649                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3884042                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3885747                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    157211648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              157273600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          225418                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9758784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1520921                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002303                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047936                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1517418     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3503      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1520921                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  91828653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2457019000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1942151994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
