TimeQuest Timing Analyzer report for SPIDAC
Wed Aug 04 15:50:31 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'osc_clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'osc_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'osc_clk'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Slow Corner Signal Integrity Metrics
 59. Fast Corner Signal Integrity Metrics
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; SPIDAC                                                            ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SPIDAC.sdc    ; OK     ; Wed Aug 04 15:50:30 2021 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; osc_clk ; inst7|altpll_component|auto_generated|pll1|inclk[0] ; { inst7|altpll_component|auto_generated|pll1|clk[0] } ;
; osc_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { OSC_CLK }                                           ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 206.74 MHz ; 206.74 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 15.163 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.404 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 9.664 ; 0.000         ;
; osc_clk                                           ; 9.893 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.163 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.744      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.198 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.709      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.202 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.705      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.206 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.701      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.294 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.613      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.303 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.604      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.387 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.520      ;
; 15.409 ; Clock_divider:inst3|counter[15] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.497      ;
; 15.409 ; Clock_divider:inst3|counter[15] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.497      ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.404 ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MasterDriver:inst|r_CS                                       ; MasterDriver:inst|r_CS                                       ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MasterDriver:inst|r_ready                                    ; MasterDriver:inst|r_ready                                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|bytecount[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|bytecount[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|bytecount[0]                                ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; datadriver:inst9|r_dv                                        ; datadriver:inst9|r_dv                                        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.423 ; MasterDriver:inst|r_ready                                    ; datadriver:inst9|r_dv                                        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.688      ;
; 0.429 ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.437 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.460 ; datadriver:inst9|r_dv                                        ; MasterDriver:inst|bytecount[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.725      ;
; 0.470 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.735      ;
; 0.471 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_MOSI_ready      ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.736      ;
; 0.473 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.738      ;
; 0.482 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|o_MOSIdv                                   ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.747      ;
; 0.484 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_ready                                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.749      ;
; 0.488 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|bytecount[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.753      ;
; 0.576 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_clk         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.841      ;
; 0.590 ; MasterDriver:inst|r_byte[1]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[1]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.853      ;
; 0.615 ; MasterDriver:inst|r_byte[2]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[2]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.878      ;
; 0.640 ; Clock_divider:inst3|counter[9]                               ; Clock_divider:inst3|counter[9]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; Clock_divider:inst3|counter[11]                              ; Clock_divider:inst3|counter[11]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; Clock_divider:inst3|counter[17]                              ; Clock_divider:inst3|counter[17]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; Clock_divider:inst3|counter[19]                              ; Clock_divider:inst3|counter[19]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; datadriver:inst9|bytecount[0]                                ; MasterDriver:inst|r_DAC_Byte[15]                             ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Clock_divider:inst3|counter[4]                               ; Clock_divider:inst3|counter[4]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Clock_divider:inst3|counter[7]                               ; Clock_divider:inst3|counter[7]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; Clock_divider:inst3|counter[5]                               ; Clock_divider:inst3|counter[5]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; Clock_divider:inst3|counter[10]                              ; Clock_divider:inst3|counter[10]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Clock_divider:inst3|counter[16]                              ; Clock_divider:inst3|counter[16]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; Clock_divider:inst3|counter[6]                               ; Clock_divider:inst3|counter[6]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; Clock_divider:inst3|counter[8]                               ; Clock_divider:inst3|counter[8]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; Clock_divider:inst3|counter[18]                              ; Clock_divider:inst3|counter[18]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.912      ;
; 0.649 ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.915      ;
; 0.654 ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.919      ;
; 0.654 ; Clock_divider:inst3|counter[13]                              ; Clock_divider:inst3|counter[13]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; Clock_divider:inst3|counter[1]                               ; Clock_divider:inst3|counter[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; Clock_divider:inst3|counter[3]                               ; Clock_divider:inst3|counter[3]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Clock_divider:inst3|counter[15]                              ; Clock_divider:inst3|counter[15]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; Clock_divider:inst3|counter[27]                              ; Clock_divider:inst3|counter[27]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; Clock_divider:inst3|counter[14]                              ; Clock_divider:inst3|counter[14]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Clock_divider:inst3|counter[20]                              ; Clock_divider:inst3|counter[20]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Clock_divider:inst3|counter[21]                              ; Clock_divider:inst3|counter[21]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Clock_divider:inst3|counter[23]                              ; Clock_divider:inst3|counter[23]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; Clock_divider:inst3|counter[0]                               ; Clock_divider:inst3|counter[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Clock_divider:inst3|counter[2]                               ; Clock_divider:inst3|counter[2]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Clock_divider:inst3|counter[12]                              ; Clock_divider:inst3|counter[12]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; Clock_divider:inst3|counter[26]                              ; Clock_divider:inst3|counter[26]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; Clock_divider:inst3|counter[22]                              ; Clock_divider:inst3|counter[22]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Clock_divider:inst3|counter[24]                              ; Clock_divider:inst3|counter[24]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.665 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.669 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_byte[2]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.932      ;
; 0.669 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_byte[1]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.932      ;
; 0.673 ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.674 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.937      ;
; 0.685 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|r_byte[0]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.948      ;
; 0.691 ; datadriver:inst9|r_dv                                        ; MasterDriver:inst|r_CS                                       ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.956      ;
; 0.722 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_n                                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.987      ;
; 0.734 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|o_MOSIdv                                   ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.743 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.008      ;
; 0.751 ; MasterDriver:inst|r_DAC_Byte[15]                             ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.014      ;
; 0.767 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[23]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.768 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[20]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.771 ; MasterDriver:inst|r_byte[0]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[0]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.034      ;
; 0.789 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.802 ; Clock_divider:inst3|counter[25]                              ; Clock_divider:inst3|counter[25]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.813 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.078      ;
; 0.819 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.084      ;
; 0.819 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.084      ;
; 0.820 ; datadriver:inst9|r_data[11]                                  ; MasterDriver:inst|r_DAC_Byte[11]                             ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.087      ;
; 0.822 ; MasterDriver:inst|r_DAC_Byte[11]                             ; MasterDriver:inst|r_byte[0]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
; 0.829 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.094      ;
; 0.836 ; MasterDriver:inst|r_byte[5]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[5]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.095      ;
; 0.839 ; datadriver:inst9|r_data[20]                                  ; MasterDriver:inst|r_byte[6]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.108      ;
; 0.841 ; datadriver:inst9|r_data[20]                                  ; MasterDriver:inst|r_byte[4]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.110      ;
; 0.842 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.107      ;
; 0.845 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.110      ;
; 0.847 ; datadriver:inst9|r_data[11]                                  ; MasterDriver:inst|r_byte[3]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.116      ;
; 0.855 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.122      ;
; 0.858 ; Clock_divider:inst3|counter[1]                               ; Clock_divider:inst3|r_clock_out                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.126      ;
; 0.860 ; datadriver:inst9|r_data[23]                                  ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.125      ;
; 0.864 ; datadriver:inst9|r_data[21]                                  ; MasterDriver:inst|r_byte[5]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.133      ;
; 0.874 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[31]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.139      ;
; 0.888 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[2] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.151      ;
; 0.888 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.151      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|bytecount[0]                               ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|bytecount[1]                               ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|o_MOSIdv                                   ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_CS                                       ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_DAC_Byte[11]                             ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_DAC_Byte[15]                             ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[0]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[1]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[2]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[3]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[4]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[5]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[6]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[7]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_ready                                    ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_MOSI_ready      ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_clk         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[0]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[1]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[2]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[3]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[4]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[5]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[6]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[7]         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[2] ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_n                                     ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|bytecount[0]                                ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[11]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[20]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[21]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[23]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[31]                                  ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_dv                                        ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[0]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[10]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[11]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[12]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[13]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[14]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[15]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[16]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[17]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[18]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[19]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[1]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[20]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[21]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[22]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[23]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[24]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[25]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[26]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[27]                              ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[2]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[3]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[4]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[5]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[6]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[7]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[8]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[9]                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|r_clock_out                              ;
; 9.886 ; 10.074       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|r_clock_out                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[0]                               ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[10]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[11]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[12]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[13]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[14]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[15]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[16]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[17]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[18]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[19]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[1]                               ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[20]                              ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[21]                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'osc_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.893  ; 9.893        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; OSC_CLK~input|o                                             ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; OSC_CLK~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; OSC_CLK~input|i                                             ;
; 10.083 ; 10.083       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.099 ; 10.099       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.099 ; 10.099       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; OSC_CLK~input|o                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; OSC_CLK                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; 2.846 ; 3.288 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; 3.086 ; 3.528 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; -1.498 ; -1.929 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; -1.944 ; -2.357 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 8.281  ; 8.371  ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 11.321 ; 11.385 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 10.475 ; 10.537 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 7.574 ; 7.660 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 9.807 ; 9.793 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 9.679 ; 9.738 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 226.04 MHz ; 226.04 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 15.576 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 9.629 ; 0.000         ;
; osc_clk                                           ; 9.868 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.576 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.340      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.594 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.322      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.598 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.318      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.600 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.316      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.679 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.237      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.686 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.230      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.755 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.161      ;
; 15.805 ; Clock_divider:inst3|counter[15] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.111      ;
; 15.805 ; Clock_divider:inst3|counter[15] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.111      ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.355 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MasterDriver:inst|r_CS                                       ; MasterDriver:inst|r_CS                                       ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MasterDriver:inst|r_ready                                    ; MasterDriver:inst|r_ready                                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|bytecount[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|bytecount[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|bytecount[0]                                ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; datadriver:inst9|r_dv                                        ; datadriver:inst9|r_dv                                        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.384 ; MasterDriver:inst|r_ready                                    ; datadriver:inst9|r_dv                                        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.625      ;
; 0.389 ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.405 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.646      ;
; 0.428 ; datadriver:inst9|r_dv                                        ; MasterDriver:inst|bytecount[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.429 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_MOSI_ready      ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.670      ;
; 0.430 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.671      ;
; 0.430 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.671      ;
; 0.436 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|o_MOSIdv                                   ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.677      ;
; 0.440 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_ready                                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.681      ;
; 0.441 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|bytecount[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.682      ;
; 0.529 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_clk         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.770      ;
; 0.541 ; MasterDriver:inst|r_byte[1]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[1]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.781      ;
; 0.562 ; MasterDriver:inst|r_byte[2]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[2]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.802      ;
; 0.585 ; Clock_divider:inst3|counter[11]                              ; Clock_divider:inst3|counter[11]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; Clock_divider:inst3|counter[17]                              ; Clock_divider:inst3|counter[17]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Clock_divider:inst3|counter[4]                               ; Clock_divider:inst3|counter[4]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; Clock_divider:inst3|counter[9]                               ; Clock_divider:inst3|counter[9]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; Clock_divider:inst3|counter[19]                              ; Clock_divider:inst3|counter[19]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; Clock_divider:inst3|counter[5]                               ; Clock_divider:inst3|counter[5]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; datadriver:inst9|bytecount[0]                                ; MasterDriver:inst|r_DAC_Byte[15]                             ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Clock_divider:inst3|counter[7]                               ; Clock_divider:inst3|counter[7]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Clock_divider:inst3|counter[10]                              ; Clock_divider:inst3|counter[10]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; Clock_divider:inst3|counter[16]                              ; Clock_divider:inst3|counter[16]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; Clock_divider:inst3|counter[6]                               ; Clock_divider:inst3|counter[6]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; Clock_divider:inst3|counter[8]                               ; Clock_divider:inst3|counter[8]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; Clock_divider:inst3|counter[18]                              ; Clock_divider:inst3|counter[18]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.836      ;
; 0.596 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.837      ;
; 0.596 ; Clock_divider:inst3|counter[1]                               ; Clock_divider:inst3|counter[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.840      ;
; 0.597 ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.597 ; Clock_divider:inst3|counter[3]                               ; Clock_divider:inst3|counter[3]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; Clock_divider:inst3|counter[13]                              ; Clock_divider:inst3|counter[13]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.600 ; Clock_divider:inst3|counter[20]                              ; Clock_divider:inst3|counter[20]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Clock_divider:inst3|counter[15]                              ; Clock_divider:inst3|counter[15]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Clock_divider:inst3|counter[27]                              ; Clock_divider:inst3|counter[27]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Clock_divider:inst3|counter[0]                               ; Clock_divider:inst3|counter[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Clock_divider:inst3|counter[2]                               ; Clock_divider:inst3|counter[2]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Clock_divider:inst3|counter[12]                              ; Clock_divider:inst3|counter[12]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Clock_divider:inst3|counter[21]                              ; Clock_divider:inst3|counter[21]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; Clock_divider:inst3|counter[14]                              ; Clock_divider:inst3|counter[14]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Clock_divider:inst3|counter[23]                              ; Clock_divider:inst3|counter[23]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; Clock_divider:inst3|counter[26]                              ; Clock_divider:inst3|counter[26]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Clock_divider:inst3|counter[22]                              ; Clock_divider:inst3|counter[22]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; Clock_divider:inst3|counter[24]                              ; Clock_divider:inst3|counter[24]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.849      ;
; 0.614 ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.856      ;
; 0.622 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.861      ;
; 0.625 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_byte[2]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.864      ;
; 0.625 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_byte[1]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.864      ;
; 0.634 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|r_byte[0]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.873      ;
; 0.638 ; datadriver:inst9|r_dv                                        ; MasterDriver:inst|r_CS                                       ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.879      ;
; 0.662 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_n                                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.903      ;
; 0.669 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|o_MOSIdv                                   ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.910      ;
; 0.680 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.702 ; MasterDriver:inst|r_DAC_Byte[15]                             ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.941      ;
; 0.716 ; MasterDriver:inst|r_byte[0]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[0]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.956      ;
; 0.716 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.957      ;
; 0.719 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[23]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.960      ;
; 0.720 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[20]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.961      ;
; 0.733 ; datadriver:inst9|r_data[11]                                  ; MasterDriver:inst|r_DAC_Byte[11]                             ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.738 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.744 ; MasterDriver:inst|r_byte[5]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[5]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.980      ;
; 0.745 ; Clock_divider:inst3|counter[25]                              ; Clock_divider:inst3|counter[25]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.749 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.990      ;
; 0.751 ; datadriver:inst9|r_data[20]                                  ; MasterDriver:inst|r_byte[6]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.997      ;
; 0.752 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.993      ;
; 0.753 ; datadriver:inst9|r_data[20]                                  ; MasterDriver:inst|r_byte[4]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.999      ;
; 0.760 ; datadriver:inst9|r_data[11]                                  ; MasterDriver:inst|r_byte[3]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.006      ;
; 0.764 ; MasterDriver:inst|r_DAC_Byte[11]                             ; MasterDriver:inst|r_byte[0]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.003      ;
; 0.766 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.007      ;
; 0.767 ; datadriver:inst9|r_data[21]                                  ; MasterDriver:inst|r_byte[5]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.013      ;
; 0.779 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.020      ;
; 0.783 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.024      ;
; 0.789 ; Clock_divider:inst3|counter[1]                               ; Clock_divider:inst3|r_clock_out                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.034      ;
; 0.790 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.033      ;
; 0.793 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.033      ;
; 0.797 ; datadriver:inst9|r_data[23]                                  ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.038      ;
; 0.813 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.053      ;
; 0.814 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[31]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.055      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[0]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[1]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[2]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[3]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[4]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[5]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[6]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[7]         ;
; 9.629 ; 9.847        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|bytecount[0]                               ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|bytecount[1]                               ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|o_MOSIdv                                   ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_CS                                       ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_DAC_Byte[11]                             ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_DAC_Byte[15]                             ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[0]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[1]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[2]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[3]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[4]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[5]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[6]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[7]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_ready                                    ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_MOSI_ready      ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_clk         ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[2] ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_n                                     ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|bytecount[0]                                ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[11]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[20]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[21]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[23]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[31]                                  ;
; 9.630 ; 9.848        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_dv                                        ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[0]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[10]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[11]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[12]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[13]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[14]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[15]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[16]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[17]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[18]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[19]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[1]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[20]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[21]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[22]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[23]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[24]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[25]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[26]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[27]                              ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[2]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[3]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[4]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[5]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[6]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[7]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[8]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[9]                               ;
; 9.705 ; 9.923        ; 0.218          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|r_clock_out                              ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[0]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[10]                              ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[11]                              ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[12]                              ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[13]                              ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[1]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[2]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[3]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[4]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[5]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[6]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[7]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[8]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[9]                               ;
; 9.886 ; 10.072       ; 0.186          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|r_clock_out                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'osc_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.868  ; 9.868        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.868  ; 9.868        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.893  ; 9.893        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; OSC_CLK~input|o                                             ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; OSC_CLK~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; OSC_CLK~input|i                                             ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; OSC_CLK~input|o                                             ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; OSC_CLK                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; 2.444 ; 2.750 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; 2.679 ; 2.957 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; -1.235 ; -1.532 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; -1.661 ; -1.925 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 7.899  ; 7.896  ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 10.694 ; 10.679 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 9.971  ; 9.902  ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 7.265 ; 7.261 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 9.343 ; 9.223 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 9.252 ; 9.185 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 17.720 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.183 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; osc_clk                                           ; 9.571 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 9.772 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.720 ; Clock_divider:inst3|counter[6]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.215      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[13] ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.722 ; Clock_divider:inst3|counter[4]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.213      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.744 ; Clock_divider:inst3|counter[12] ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.191      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[9]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.752 ; Clock_divider:inst3|counter[8]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.183      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[5]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[6]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[7]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[8]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[9]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[10] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[11] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[12] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[13] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.809 ; Clock_divider:inst3|counter[5]  ; Clock_divider:inst3|counter[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.126      ;
; 17.830 ; Clock_divider:inst3|counter[16] ; Clock_divider:inst3|counter[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.104      ;
; 17.830 ; Clock_divider:inst3|counter[16] ; Clock_divider:inst3|counter[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.104      ;
+--------+---------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.183 ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MasterDriver:inst|r_CS                                       ; MasterDriver:inst|r_CS                                       ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MasterDriver:inst|r_ready                                    ; MasterDriver:inst|r_ready                                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|bytecount[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|bytecount[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|bytecount[0]                                ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; datadriver:inst9|r_dv                                        ; datadriver:inst9|r_dv                                        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.194 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; MasterDriver:inst|r_ready                                    ; datadriver:inst9|r_dv                                        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.320      ;
; 0.209 ; datadriver:inst9|r_dv                                        ; MasterDriver:inst|bytecount[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.217 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.341      ;
; 0.217 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.341      ;
; 0.222 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_MOSI_ready      ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.346      ;
; 0.222 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|o_MOSIdv                                   ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.346      ;
; 0.225 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_ready                                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.349      ;
; 0.227 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|bytecount[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.351      ;
; 0.255 ; MasterDriver:inst|r_byte[1]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[1]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.378      ;
; 0.261 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_clk         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.385      ;
; 0.263 ; MasterDriver:inst|r_byte[2]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[2]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.386      ;
; 0.276 ; datadriver:inst9|bytecount[0]                                ; MasterDriver:inst|r_DAC_Byte[15]                             ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.402      ;
; 0.278 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.403      ;
; 0.291 ; Clock_divider:inst3|counter[11]                              ; Clock_divider:inst3|counter[11]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; Clock_divider:inst3|counter[17]                              ; Clock_divider:inst3|counter[17]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Clock_divider:inst3|counter[7]                               ; Clock_divider:inst3|counter[7]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Clock_divider:inst3|counter[9]                               ; Clock_divider:inst3|counter[9]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Clock_divider:inst3|counter[19]                              ; Clock_divider:inst3|counter[19]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Clock_divider:inst3|counter[4]                               ; Clock_divider:inst3|counter[4]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Clock_divider:inst3|counter[5]                               ; Clock_divider:inst3|counter[5]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Clock_divider:inst3|counter[6]                               ; Clock_divider:inst3|counter[6]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Clock_divider:inst3|counter[10]                              ; Clock_divider:inst3|counter[10]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Clock_divider:inst3|counter[16]                              ; Clock_divider:inst3|counter[16]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Clock_divider:inst3|counter[8]                               ; Clock_divider:inst3|counter[8]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Clock_divider:inst3|counter[18]                              ; Clock_divider:inst3|counter[18]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_byte[2]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; MasterDriver:inst|bytecount[1]                               ; MasterDriver:inst|r_byte[1]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.298 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.421      ;
; 0.298 ; Clock_divider:inst3|counter[3]                               ; Clock_divider:inst3|counter[3]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Clock_divider:inst3|counter[13]                              ; Clock_divider:inst3|counter[13]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Clock_divider:inst3|counter[27]                              ; Clock_divider:inst3|counter[27]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Clock_divider:inst3|counter[1]                               ; Clock_divider:inst3|counter[1]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; Clock_divider:inst3|counter[15]                              ; Clock_divider:inst3|counter[15]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Clock_divider:inst3|counter[0]                               ; Clock_divider:inst3|counter[0]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Clock_divider:inst3|counter[12]                              ; Clock_divider:inst3|counter[12]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Clock_divider:inst3|counter[14]                              ; Clock_divider:inst3|counter[14]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Clock_divider:inst3|counter[20]                              ; Clock_divider:inst3|counter[20]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Clock_divider:inst3|counter[21]                              ; Clock_divider:inst3|counter[21]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|r_byte[0]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; Clock_divider:inst3|counter[2]                               ; Clock_divider:inst3|counter[2]                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Clock_divider:inst3|counter[22]                              ; Clock_divider:inst3|counter[22]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Clock_divider:inst3|counter[23]                              ; Clock_divider:inst3|counter[23]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Clock_divider:inst3|counter[26]                              ; Clock_divider:inst3|counter[26]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; Clock_divider:inst3|counter[24]                              ; Clock_divider:inst3|counter[24]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.304 ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.308 ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.432      ;
; 0.320 ; datadriver:inst9|r_dv                                        ; MasterDriver:inst|r_CS                                       ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.444      ;
; 0.329 ; MasterDriver:inst|r_DAC_Byte[15]                             ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.452      ;
; 0.331 ; MasterDriver:inst|r_byte[0]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[0]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.454      ;
; 0.336 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_n                                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.460      ;
; 0.340 ; MasterDriver:inst|bytecount[0]                               ; MasterDriver:inst|o_MOSIdv                                   ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.464      ;
; 0.341 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[20]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.466      ;
; 0.342 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.466      ;
; 0.343 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[23]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.468      ;
; 0.357 ; datadriver:inst9|r_data[11]                                  ; MasterDriver:inst|r_DAC_Byte[11]                             ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.483      ;
; 0.360 ; Clock_divider:inst3|counter[25]                              ; Clock_divider:inst3|counter[25]                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.486      ;
; 0.365 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.489      ;
; 0.367 ; MasterDriver:inst|r_DAC_Byte[11]                             ; MasterDriver:inst|r_byte[0]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.490      ;
; 0.368 ; datadriver:inst9|r_data[20]                                  ; MasterDriver:inst|r_byte[6]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.497      ;
; 0.369 ; datadriver:inst9|r_data[20]                                  ; MasterDriver:inst|r_byte[4]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.498      ;
; 0.369 ; MasterDriver:inst|r_byte[5]                                  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[5]         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.488      ;
; 0.371 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.495      ;
; 0.373 ; datadriver:inst9|r_data[11]                                  ; MasterDriver:inst|r_byte[3]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.502      ;
; 0.373 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.373 ; SPIMasterCS:inst2|r_CS_n                                     ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.379 ; datadriver:inst9|r_data[21]                                  ; MasterDriver:inst|r_byte[5]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.508      ;
; 0.379 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.504      ;
; 0.380 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.504      ;
; 0.382 ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.506      ;
; 0.383 ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.507      ;
; 0.383 ; datadriver:inst9|r_data[23]                                  ; MasterDriver:inst|r_byte[7]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.508      ;
; 0.384 ; Clock_divider:inst3|counter[1]                               ; Clock_divider:inst3|r_clock_out                              ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.511      ;
; 0.393 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.516      ;
; 0.394 ; datadriver:inst9|bytecount[0]                                ; datadriver:inst9|r_data[31]                                  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.519      ;
; 0.396 ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.519      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'osc_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.571  ; 9.571        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.571  ; 9.571        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.617  ; 9.617        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; OSC_CLK~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; OSC_CLK~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; OSC_CLK~input|i                                             ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; OSC_CLK~input|o                                             ;
; 10.428 ; 10.428       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.428 ; 10.428       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst7|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; OSC_CLK                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|bytecount[0]                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|bytecount[1]                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|o_MOSIdv                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_CS                                       ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_DAC_Byte[11]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_DAC_Byte[15]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_ready                                    ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_MOSI        ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[0]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[1]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[2]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[3]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[4]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[5]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[6]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSI[7]         ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIdv          ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_dv                                        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[0]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[1]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[2]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[3]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[4]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[5]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[6]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MasterDriver:inst|r_byte[7]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_MOSI_ready      ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|o_SPI_clk         ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[0] ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[1] ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_MOSIbitCount[2] ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclk          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkCount[0]  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[0]  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[1]  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[2]  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[3]  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_SPIclkEdges[4]  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|SPIMaster:SPIMaster_inst|r_TrailingEdge    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_Inactive_Count[-1]                    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_Inactive_Count[0]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_CS_n                                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[0]                            ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[1]                            ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[2]                            ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[3]                            ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_MOSI_Count[4]                            ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.CSINACTIVE                         ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.IDLE                               ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPIMasterCS:inst2|r_SM_CS.TRANSFER                           ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|bytecount[0]                                ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[11]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[20]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[21]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[23]                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datadriver:inst9|r_data[31]                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[14]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[15]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[16]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[17]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[18]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[19]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[20]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[21]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[22]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[23]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[24]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[25]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[26]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[27]                              ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[0]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[10]                              ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[11]                              ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[12]                              ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[13]                              ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[1]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[2]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[3]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[4]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[5]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[6]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[7]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[8]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[9]                               ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|r_clock_out                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[0]                               ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[10]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[11]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[12]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[13]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[14]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[15]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[16]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[17]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[18]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[19]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[1]                               ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[20]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[21]                              ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Clock_divider:inst3|counter[22]                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; 1.520 ; 2.215 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; 1.624 ; 2.337 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; -0.854 ; -1.533 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; -1.040 ; -1.726 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 4.310 ; 4.539 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 5.843 ; 6.087 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 5.387 ; 5.726 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 3.941 ; 4.162 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 5.045 ; 5.313 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 4.974 ; 5.301 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 15.163 ; 0.183 ; N/A      ; N/A     ; 9.571               ;
;  inst7|altpll_component|auto_generated|pll1|clk[0] ; 15.163 ; 0.183 ; N/A      ; N/A     ; 9.629               ;
;  osc_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 9.571               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  osc_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; 2.846 ; 3.288 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; 3.086 ; 3.528 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; MODE      ; osc_clk    ; -0.854 ; -1.532 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MISO    ; osc_clk    ; -1.040 ; -1.726 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 8.281  ; 8.371  ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 11.321 ; 11.385 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 10.475 ; 10.537 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M_CLK     ; osc_clk    ; 3.941 ; 4.162 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_CS      ; osc_clk    ; 5.045 ; 5.313 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
; M_MOSI    ; osc_clk    ; 4.974 ; 5.301 ; Rise       ; inst7|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; M_CS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M_MOSI        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; M_MISO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; M_MOSI        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; M_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M_MOSI        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 1715     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 1715     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Aug 04 15:50:29 2021
Info: Command: quartus_sta SPI -c SPIDAC
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SPIDAC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst7|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst7|altpll_component|auto_generated|pll1|clk[0]} {inst7|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.163
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.163         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.404         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.664         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.893         0.000 osc_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.576
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.576         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.629
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.629         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.868         0.000 osc_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.720         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.183         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.571         0.000 osc_clk 
    Info (332119):     9.772         0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Wed Aug 04 15:50:31 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


