TimeQuest Timing Analyzer report for NeonFox_DE1
Tue May 17 09:12:54 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'mem_clk'
 14. Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[1]'
 17. Slow Model Hold: 'mem_clk'
 18. Slow Model Recovery: 'PLL_inst|altpll_component|pll|clk[1]'
 19. Slow Model Removal: 'PLL_inst|altpll_component|pll|clk[1]'
 20. Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[1]'
 21. Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[2]'
 22. Slow Model Minimum Pulse Width: 'clk'
 23. Slow Model Minimum Pulse Width: 'mem_clk'
 24. Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[1]'
 39. Fast Model Setup: 'mem_clk'
 40. Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 41. Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[1]'
 43. Fast Model Hold: 'mem_clk'
 44. Fast Model Recovery: 'PLL_inst|altpll_component|pll|clk[1]'
 45. Fast Model Removal: 'PLL_inst|altpll_component|pll|clk[1]'
 46. Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[1]'
 47. Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[2]'
 48. Fast Model Minimum Pulse Width: 'clk'
 49. Fast Model Minimum Pulse Width: 'mem_clk'
 50. Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; NeonFox_DE1                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Tue May 17 09:12:51 2022 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                               ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------+----------------------------------------+------------------------------------------+
; clk                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                      ;                                        ; { clk }                                  ;
; mem_clk                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|pll|clk[2] ; PLL_inst|altpll_component|pll|clk[2]   ; { sdram_clk }                            ;
; PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                  ; PLL_inst|altpll_component|pll|inclk[0] ; { PLL_inst|altpll_component|pll|clk[0] } ;
; PLL_inst|altpll_component|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                  ; PLL_inst|altpll_component|pll|inclk[0] ; { PLL_inst|altpll_component|pll|clk[1] } ;
; PLL_inst|altpll_component|pll|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                  ; PLL_inst|altpll_component|pll|inclk[0] ; { PLL_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                    ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 65.85 MHz  ; 65.85 MHz       ; PLL_inst|altpll_component|pll|clk[1] ;      ;
; 139.65 MHz ; 139.65 MHz      ; PLL_inst|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 4.814  ; 0.000         ;
; mem_clk                              ; 13.550 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 13.718 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.445 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[1] ; 0.445 ; 0.000         ;
; mem_clk                              ; 2.725 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow Model Recovery Summary                                   ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 15.349 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Removal Summary                                   ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 4.386 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 7.436  ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[2] ; 10.000 ; 0.000         ;
; clk                                  ; 10.000 ; 0.000         ;
; mem_clk                              ; 15.259 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 17.686 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.814 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 15.116     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 4.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.957     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg1  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg2  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg3  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg4  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg5  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg6  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg7  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.051 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg8  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.864     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.173 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.757     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.185 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.745     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.190 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.740     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg1  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg2  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg3  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg4  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg5  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg6  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg7  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.210 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg8  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.123     ; 14.705     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.236 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.692     ;
; 5.270 ; NeonFox:CPU_inst|I_field1[6]                                                                                                                  ; NeonFox:CPU_inst|ALU:ALU_inst|p        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 14.761     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.275 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.110     ; 14.653     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg1  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg2  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg3  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg4  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg5  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg6  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg7  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.290 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a8~portb_address_reg8  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.121     ; 14.627     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
; 5.298 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.108     ; 14.632     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mem_clk'                                                                                                                                      ;
+--------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; 13.550 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.078      ; 6.028      ;
; 13.677 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.079      ; 5.902      ;
; 13.698 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.078      ; 5.880      ;
; 13.781 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.077      ; 5.796      ;
; 13.793 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.088      ; 5.795      ;
; 13.796 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.073      ; 5.777      ;
; 13.922 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.078      ; 5.656      ;
; 13.931 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.637      ;
; 13.931 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.637      ;
; 13.950 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.078      ; 5.628      ;
; 13.984 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.079      ; 5.595      ;
; 14.023 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.071      ; 5.548      ;
; 14.035 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.097      ; 5.562      ;
; 14.035 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.097      ; 5.562      ;
; 14.042 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.096      ; 5.554      ;
; 14.046 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.079      ; 5.533      ;
; 14.068 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.097      ; 5.529      ;
; 14.114 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.071      ; 5.457      ;
; 14.189 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.078      ; 5.389      ;
; 14.209 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.077      ; 5.368      ;
; 14.254 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.078      ; 5.324      ;
; 14.256 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.312      ;
; 14.256 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.312      ;
; 14.259 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.309      ;
; 14.259 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.309      ;
; 14.269 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.299      ;
; 14.289 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.095      ; 5.306      ;
; 14.292 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.276      ;
; 14.292 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.276      ;
; 14.293 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.275      ;
; 14.293 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.275      ;
; 14.293 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.275      ;
; 14.293 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.275      ;
; 14.299 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.269      ;
; 14.317 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.095      ; 5.278      ;
; 14.327 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.094      ; 5.267      ;
; 14.344 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.094      ; 5.250      ;
; 14.360 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.095      ; 5.235      ;
; 14.384 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.096      ; 5.212      ;
; 14.405 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.071      ; 5.166      ;
; 14.407 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.096      ; 5.189      ;
; 14.414 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.154      ;
; 14.414 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.068      ; 5.154      ;
; 14.519 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.077      ; 5.058      ;
; 14.521 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.079      ; 5.058      ;
; 14.606 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.097      ; 4.991      ;
; 14.615 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.097      ; 4.982      ;
; 14.667 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.088      ; 4.921      ;
; 14.673 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.094      ; 4.921      ;
; 14.688 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.094      ; 4.906      ;
; 14.975 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 1.097      ; 4.622      ;
+--------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.718 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg3 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.095      ; 6.337      ;
; 14.102 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg4 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.095      ; 5.953      ;
; 14.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.675      ;
; 14.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.675      ;
; 14.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.675      ;
; 14.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.675      ;
; 14.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.675      ;
; 14.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.675      ;
; 14.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.675      ;
; 14.395 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.646      ;
; 14.395 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.646      ;
; 14.395 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.646      ;
; 14.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg4 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.089      ; 5.646      ;
; 14.485 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg2 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.089      ; 5.564      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.400      ;
; 14.604 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg1 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.095      ; 5.451      ;
; 14.725 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg6 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.089      ; 5.324      ;
; 14.729 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg3 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.089      ; 5.320      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.749 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.160      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.801 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 5.114      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.807 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.124     ; 5.107      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 5.049      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.856 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 5.068      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.908 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 5.001      ;
; 14.924 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg5 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.095      ; 5.131      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.083      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.083      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.083      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.083      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.083      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.083      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.083      ;
; 14.987 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.054      ;
; 14.987 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.054      ;
; 14.987 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 5.054      ;
; 15.014 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 4.891      ;
; 15.014 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 4.891      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.445 ; XenonGecko_gen2:XG_inst|active_render_area                 ; XenonGecko_gen2:XG_inst|active_render_area                             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|active_render_rows                 ; XenonGecko_gen2:XG_inst|active_render_rows                             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|active_draw_area                   ; XenonGecko_gen2:XG_inst|active_draw_area                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|draw_hsync                         ; XenonGecko_gen2:XG_inst|draw_hsync                                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|draw_vsync                         ; XenonGecko_gen2:XG_inst|draw_vsync                                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.616 ; XenonGecko_gen2:XG_inst|bg_shift5[8]                       ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.618 ; XenonGecko_gen2:XG_inst|bg_shift6[7]                       ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                      ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; XenonGecko_gen2:XG_inst|draw_hsync                         ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_hsync_q ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; XenonGecko_gen2:XG_inst|draw_vsync                         ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_vsync_q ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.622 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                      ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                       ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; XenonGecko_gen2:XG_inst|bg_shift3[3]                       ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                       ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                       ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; XenonGecko_gen2:XG_inst|bg_shift0[7]                       ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.625 ; XenonGecko_gen2:XG_inst|bg_shift1[7]                       ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3] ; XenonGecko_gen2:XG_inst|next_row_base[5]                               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.628 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                       ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                      ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                       ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                       ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4] ; XenonGecko_gen2:XG_inst|next_row_base[6]                               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                       ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                       ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                       ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                       ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                       ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.637 ; XenonGecko_gen2:XG_inst|vesa_col[9]                        ; XenonGecko_gen2:XG_inst|vesa_col[9]                                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.943      ;
; 0.658 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.661 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.947      ;
; 0.664 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.664 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.664 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.664 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.687 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.687 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.688 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.688 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.689 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.975      ;
; 0.689 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.975      ;
; 0.689 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.975      ;
; 0.690 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.976      ;
; 0.690 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.976      ;
; 0.690 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.976      ;
; 0.690 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.976      ;
; 0.694 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.980      ;
; 0.694 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.980      ;
; 0.695 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.981      ;
; 0.695 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.981      ;
; 0.696 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.982      ;
; 0.696 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.982      ;
; 0.697 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.983      ;
; 0.697 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.983      ;
; 0.697 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.983      ;
; 0.697 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.983      ;
; 0.766 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                      ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                       ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                       ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.772 ; XenonGecko_gen2:XG_inst|bg_shift7[4]                       ; XenonGecko_gen2:XG_inst|bg_shift7[3]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.772 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                      ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.775 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                       ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                       ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                       ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                       ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.776 ; XenonGecko_gen2:XG_inst|bg_shift4[5]                       ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                       ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; XenonGecko_gen2:XG_inst|bg_shift0[1]                       ; XenonGecko_gen2:XG_inst|bg_shift0[0]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.778 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                       ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.778 ; XenonGecko_gen2:XG_inst|bg_shift4[2]                       ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.778 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                       ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; XenonGecko_gen2:XG_inst|bg_shift3[5]                       ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; XenonGecko_gen2:XG_inst|bg_shift2[1]                       ; XenonGecko_gen2:XG_inst|bg_shift2[0]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; XenonGecko_gen2:XG_inst|bg_shift0[5]                       ; XenonGecko_gen2:XG_inst|bg_shift0[4]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.780 ; XenonGecko_gen2:XG_inst|bg_shift1[5]                       ; XenonGecko_gen2:XG_inst|bg_shift1[4]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.782 ; XenonGecko_gen2:XG_inst|bg_shift4[1]                       ; XenonGecko_gen2:XG_inst|bg_shift4[0]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.783 ; XenonGecko_gen2:XG_inst|bg_shift4[6]                       ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.799 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                       ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.085      ;
; 0.807 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.808 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.809 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.809 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.810 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.810 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.810 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.810 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.811 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.811 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.813 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.815 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.816 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.816 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.445 ; MSC:MSC_inst|p2_active                                                          ; MSC:MSC_inst|p2_active                                                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; DE1_flash_controller:flash_inst|reset_timer[0]                                  ; DE1_flash_controller:flash_inst|reset_timer[0]                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; DE1_flash_controller:flash_inst|fsm_reset                                       ; DE1_flash_controller:flash_inst|fsm_reset                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; DE1_flash_controller:flash_inst|clk_count[1]                                    ; DE1_flash_controller:flash_inst|clk_count[1]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; DE1_flash_controller:flash_inst|clk_count[2]                                    ; DE1_flash_controller:flash_inst|clk_count[2]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; DE1_flash_controller:flash_inst|clk_count[0]                                    ; DE1_flash_controller:flash_inst|clk_count[0]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|start_delay[0]                                    ; SDRAM_TP16_I:SDRAM_controller|start_delay[0]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|p3_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p3_offset[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[0]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[0]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[0]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[0]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|p2_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p2_offset[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                     ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|UART:UART_inst|rx_active                                     ; serial:serial_inst|UART:UART_inst|rx_active                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[0]                          ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[0]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                          ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                   ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                           ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|tx_active                                                ; keyboard:keyboard_inst|tx_active                                                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                        ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                          ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                          ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                          ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|gate_out                                          ; SDRAM_TP16_I:SDRAM_controller|gate_out                                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                                  ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full              ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                  ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|rx_overwrite                                             ; keyboard:keyboard_inst|rx_overwrite                                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:rx_queue|full                                      ; serial:serial_inst|queue_8_8:rx_queue|full                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|rx_overwrite                                                 ; serial:serial_inst|rx_overwrite                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; interrupt_controller:intcon_inst|status[1]                                      ; interrupt_controller:intcon_inst|status[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; interrupt_controller:intcon_inst|status[4]                                      ; interrupt_controller:intcon_inst|status[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; interrupt_controller:intcon_inst|status[6]                                      ; interrupt_controller:intcon_inst|status[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; interrupt_controller:intcon_inst|status[2]                                      ; interrupt_controller:intcon_inst|status[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; interrupt_controller:intcon_inst|status[5]                                      ; interrupt_controller:intcon_inst|status[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; keyboard:keyboard_inst|tx_overwrite                                             ; keyboard:keyboard_inst|tx_overwrite                                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial:serial_inst|tx_overwrite                                                 ; serial:serial_inst|tx_overwrite                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; interrupt_controller:intcon_inst|status[0]                                      ; interrupt_controller:intcon_inst|status[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; interrupt_controller:intcon_inst|status[3]                                      ; interrupt_controller:intcon_inst|status[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MSC:MSC_inst|p1_reset_req                                                       ; MSC:MSC_inst|p1_reset_req                                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                    ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                       ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MSC:MSC_inst|p2_reset_req                                                       ; MSC:MSC_inst|p2_reset_req                                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|precharge_timer[0]                                ; SDRAM_TP16_I:SDRAM_controller|precharge_timer[0]                                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                             ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mem_clk'                                                                                                                                      ;
+-------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; 2.725 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.097      ; 4.622      ;
; 3.012 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.094      ; 4.906      ;
; 3.027 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.094      ; 4.921      ;
; 3.033 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.088      ; 4.921      ;
; 3.085 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.097      ; 4.982      ;
; 3.094 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.097      ; 4.991      ;
; 3.179 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.079      ; 5.058      ;
; 3.181 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.077      ; 5.058      ;
; 3.286 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.154      ;
; 3.286 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.154      ;
; 3.293 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.096      ; 5.189      ;
; 3.295 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.071      ; 5.166      ;
; 3.316 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.096      ; 5.212      ;
; 3.340 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.095      ; 5.235      ;
; 3.356 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.094      ; 5.250      ;
; 3.373 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.094      ; 5.267      ;
; 3.383 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.095      ; 5.278      ;
; 3.401 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.269      ;
; 3.407 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.275      ;
; 3.407 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.275      ;
; 3.407 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.275      ;
; 3.407 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.275      ;
; 3.408 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.276      ;
; 3.408 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.276      ;
; 3.411 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.095      ; 5.306      ;
; 3.431 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.299      ;
; 3.441 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.309      ;
; 3.441 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.309      ;
; 3.444 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.312      ;
; 3.444 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.312      ;
; 3.446 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.078      ; 5.324      ;
; 3.491 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.077      ; 5.368      ;
; 3.511 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.078      ; 5.389      ;
; 3.586 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.071      ; 5.457      ;
; 3.632 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.097      ; 5.529      ;
; 3.654 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.079      ; 5.533      ;
; 3.658 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.096      ; 5.554      ;
; 3.665 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.097      ; 5.562      ;
; 3.665 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.097      ; 5.562      ;
; 3.677 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.071      ; 5.548      ;
; 3.716 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.079      ; 5.595      ;
; 3.750 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.078      ; 5.628      ;
; 3.769 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.637      ;
; 3.769 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.068      ; 5.637      ;
; 3.778 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.078      ; 5.656      ;
; 3.904 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.073      ; 5.777      ;
; 3.907 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.088      ; 5.795      ;
; 3.919 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.077      ; 5.796      ;
; 4.002 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.078      ; 5.880      ;
; 4.023 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.079      ; 5.902      ;
; 4.150 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 1.078      ; 6.028      ;
+-------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                            ;
+--------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[2]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[5]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[6]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[7]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; DE1_flash_controller:flash_inst|fsm_reset                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 4.690      ;
; 15.349 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.021     ; 4.668      ;
; 15.349 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 4.674      ;
; 15.349 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.021     ; 4.668      ;
; 15.350 ; rst       ; DE1_flash_controller:flash_inst|clk_count[1]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.688      ;
; 15.350 ; rst       ; DE1_flash_controller:flash_inst|clk_count[2]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.688      ;
; 15.350 ; rst       ; DE1_flash_controller:flash_inst|clk_count[0]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.688      ;
; 15.350 ; rst       ; DE1_flash_controller:flash_inst|fsm_clk                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.688      ;
; 15.350 ; rst       ; DE1_flash_controller:flash_inst|req_flag                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.688      ;
; 15.350 ; rst       ; DE1_flash_controller:flash_inst|ready_flag                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.688      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.674      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_hazard2                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.674      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.674      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.666      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.666      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[17]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[9]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.664      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|regf_wren1                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|regf_wren2                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.668      ;
; 15.363 ; rst       ; NeonFox:CPU_inst|take_brx1                                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.674      ;
; 15.364 ; rst       ; MSC:MSC_inst|prev_p2_ready                                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 4.657      ;
; 15.364 ; rst       ; MSC:MSC_inst|prev_p2_req                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.671      ;
; 15.364 ; rst       ; MSC:MSC_inst|p2_active                                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.671      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.665      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.671      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.672      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.672      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 4.668      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 4.668      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.674      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.665      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.665      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.665      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.667      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.667      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 4.667      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.665      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[6]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.665      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.672      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 4.668      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 4.668      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 4.668      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.672      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 4.665      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 4.668      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.672      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.672      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.672      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 4.673      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|data_wren1                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.674      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|data_wren2                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.671      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 4.663      ;
; 15.364 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 4.668      ;
; 15.364 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[2]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.010     ; 4.664      ;
; 15.364 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[3]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.010     ; 4.664      ;
; 15.364 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.010     ; 4.664      ;
; 15.364 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[5]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.010     ; 4.664      ;
; 15.364 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[6]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.010     ; 4.664      ;
; 15.364 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[7]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.010     ; 4.664      ;
; 15.364 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[0]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 4.670      ;
+--------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                            ;
+-------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 4.386 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_p_pop     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 4.653      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_hazard1                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 4.655      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 4.655      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 4.655      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[12]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[23]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; serial:serial_inst|busy                                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; serial:serial_inst|to_CPU[7]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_a_pop     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 4.660      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|tx_active                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 4.652      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[13]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[13]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[15]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|rx_overwrite                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 4.653      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 4.653      ;
; 4.387 ; rst       ; serial:serial_inst|rx_overwrite                            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; serial:serial_inst|to_CPU[1]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|tx_overwrite                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 4.652      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[0]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 4.652      ;
; 4.387 ; rst       ; serial:serial_inst|tx_overwrite                            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; serial:serial_inst|to_CPU[0]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; serial:serial_inst|to_CPU[2]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 4.652      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 4.652      ;
; 4.387 ; rst       ; serial:serial_inst|to_CPU[5]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 4.653      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[5]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|data_select1                              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 4.669      ;
; 4.387 ; rst       ; serial:serial_inst|to_CPU[6]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; serial:serial_inst|to_CPU[3]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 4.666      ;
; 4.387 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 4.665      ;
; 4.387 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 4.661      ;
; 4.387 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 4.661      ;
; 4.387 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 4.661      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|IO_wren1                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|IO_select1                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; NeonFox:CPU_inst|IO_wren2                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.670      ;
; 4.387 ; rst       ; serial:serial_inst|tx_active                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 4.668      ;
; 4.388 ; rst       ; MSC:MSC_inst|prev_p2_ready                                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 4.657      ;
; 4.388 ; rst       ; MSC:MSC_inst|prev_p2_req                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.671      ;
; 4.388 ; rst       ; MSC:MSC_inst|p2_active                                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.671      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 4.665      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 4.671      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 4.673      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 4.673      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 4.672      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 4.673      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 4.673      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 4.673      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 4.673      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 4.672      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 4.668      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 4.668      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 4.674      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 4.663      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 4.663      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 4.665      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 4.665      ;
; 4.388 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 4.665      ;
+-------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg9 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg9 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[2]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk|datain                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk|datain                                             ;
; 15.259 ; 20.000       ; 4.741          ; Port Rate        ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                            ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mem_clk'                                             ;
+--------+--------------+----------------+-----------+---------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+---------+------------+-----------+
; 15.259 ; 20.000       ; 4.741          ; Port Rate ; mem_clk ; Rise       ; sdram_clk ;
+--------+--------------+----------------+-----------+---------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg0 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg0 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg1 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg1 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg2 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg2 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg3 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg3 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg4 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg4 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg5 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg5 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg6 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg6 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg7 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg7 ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[0]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[1]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[2]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[3]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[4]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[5]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[6]                                                                                                         ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[0]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[0]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[1]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[1]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[2]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[2]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[3]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[3]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[0]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[0]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[1]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[1]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[2]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[2]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[3]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[3]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_hsync_q                                                                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_hsync_q                                                                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[0]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[0]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[1]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[1]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[2]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[2]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[3]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[3]                                                                     ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_vsync_q                                                                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_vsync_q                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_d[*]    ; clk        ; 7.269 ; 7.269 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[0]   ; clk        ; 6.280 ; 6.280 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[1]   ; clk        ; 6.273 ; 6.273 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[2]   ; clk        ; 6.539 ; 6.539 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[3]   ; clk        ; 6.548 ; 6.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[4]   ; clk        ; 6.853 ; 6.853 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[5]   ; clk        ; 7.129 ; 7.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[6]   ; clk        ; 7.269 ; 7.269 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[7]   ; clk        ; 7.081 ; 7.081 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 6.785 ; 6.785 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 6.611 ; 6.611 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 6.605 ; 6.605 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 6.785 ; 6.785 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 6.552 ; 6.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 6.757 ; 6.757 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 6.619 ; 6.619 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 6.633 ; 6.633 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 6.774 ; 6.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 6.733 ; 6.733 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 6.745 ; 6.745 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 6.653 ; 6.653 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 6.593 ; 6.593 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 6.385 ; 6.385 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 6.382 ; 6.382 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 6.524 ; 6.524 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 6.378 ; 6.378 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+---------------+------------+--------+--------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------+------------+--------+--------+------------+--------------------------------------+
; flash_d[*]    ; clk        ; -6.022 ; -6.022 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[0]   ; clk        ; -6.032 ; -6.032 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[1]   ; clk        ; -6.022 ; -6.022 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[2]   ; clk        ; -6.287 ; -6.287 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[3]   ; clk        ; -6.300 ; -6.300 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[4]   ; clk        ; -6.604 ; -6.604 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[5]   ; clk        ; -6.878 ; -6.878 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[6]   ; clk        ; -7.020 ; -7.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[7]   ; clk        ; -6.832 ; -6.832 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; -6.130 ; -6.130 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; -6.363 ; -6.363 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; -6.357 ; -6.357 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; -6.537 ; -6.537 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; -6.304 ; -6.304 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; -6.509 ; -6.509 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; -6.371 ; -6.371 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; -6.385 ; -6.385 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; -6.526 ; -6.526 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; -6.485 ; -6.485 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; -6.497 ; -6.497 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; -6.405 ; -6.405 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; -6.345 ; -6.345 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; -6.137 ; -6.137 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; -6.134 ; -6.134 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; -6.276 ; -6.276 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; -6.130 ; -6.130 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_a[*]    ; clk        ; 6.468 ; 6.468 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[0]   ; clk        ; 5.467 ; 5.467 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[1]   ; clk        ; 4.871 ; 4.871 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[2]   ; clk        ; 5.482 ; 5.482 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[3]   ; clk        ; 5.296 ; 5.296 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[4]   ; clk        ; 5.959 ; 5.959 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[5]   ; clk        ; 6.119 ; 6.119 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[6]   ; clk        ; 6.468 ; 6.468 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[7]   ; clk        ; 5.893 ; 5.893 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[8]   ; clk        ; 6.220 ; 6.220 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[9]   ; clk        ; 5.337 ; 5.337 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[10]  ; clk        ; 5.459 ; 5.459 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[11]  ; clk        ; 5.270 ; 5.270 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[12]  ; clk        ; 5.371 ; 5.371 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_oe_n    ; clk        ; 4.606 ; 4.606 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_reset_n ; clk        ; 4.322 ; 4.322 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_a[*]    ; clk        ; 6.001 ; 6.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[0]   ; clk        ; 5.159 ; 5.159 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[1]   ; clk        ; 5.469 ; 5.469 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[2]   ; clk        ; 6.001 ; 6.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[3]   ; clk        ; 5.157 ; 5.157 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[4]   ; clk        ; 5.882 ; 5.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[5]   ; clk        ; 5.632 ; 5.632 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[6]   ; clk        ; 5.694 ; 5.694 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[7]   ; clk        ; 5.489 ; 5.489 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[8]   ; clk        ; 5.564 ; 5.564 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[9]   ; clk        ; 5.655 ; 5.655 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[10]  ; clk        ; 5.424 ; 5.424 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[11]  ; clk        ; 5.273 ; 5.273 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ba[*]   ; clk        ; 5.885 ; 5.885 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[0]  ; clk        ; 5.011 ; 5.011 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[1]  ; clk        ; 5.885 ; 5.885 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_cas_n   ; clk        ; 5.980 ; 5.980 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 4.703 ; 4.703 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 5.318 ; 5.318 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 5.351 ; 5.351 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 5.334 ; 5.334 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 5.610 ; 5.610 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 5.389 ; 5.389 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 5.063 ; 5.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 5.361 ; 5.361 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 5.072 ; 5.072 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 5.294 ; 5.294 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 5.005 ; 5.005 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 5.636 ; 5.636 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 4.990 ; 4.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 5.271 ; 5.271 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dqm[*]  ; clk        ; 6.128 ; 6.128 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[0] ; clk        ; 6.128 ; 6.128 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[1] ; clk        ; 5.728 ; 5.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ras_n   ; clk        ; 5.897 ; 5.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_wre_n   ; clk        ; 5.756 ; 5.756 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_clk     ; clk        ; 1.178 ;       ; Rise       ; PLL_inst|altpll_component|pll|clk[2] ;
; sdram_clk     ; clk        ;       ; 1.178 ; Fall       ; PLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_a[*]    ; clk        ; 4.871 ; 4.871 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[0]   ; clk        ; 5.467 ; 5.467 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[1]   ; clk        ; 4.871 ; 4.871 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[2]   ; clk        ; 5.482 ; 5.482 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[3]   ; clk        ; 5.296 ; 5.296 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[4]   ; clk        ; 5.959 ; 5.959 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[5]   ; clk        ; 6.119 ; 6.119 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[6]   ; clk        ; 6.468 ; 6.468 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[7]   ; clk        ; 5.893 ; 5.893 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[8]   ; clk        ; 6.220 ; 6.220 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[9]   ; clk        ; 5.337 ; 5.337 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[10]  ; clk        ; 5.459 ; 5.459 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[11]  ; clk        ; 5.270 ; 5.270 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[12]  ; clk        ; 5.371 ; 5.371 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_oe_n    ; clk        ; 4.606 ; 4.606 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_reset_n ; clk        ; 4.322 ; 4.322 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_a[*]    ; clk        ; 5.157 ; 5.157 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[0]   ; clk        ; 5.159 ; 5.159 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[1]   ; clk        ; 5.469 ; 5.469 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[2]   ; clk        ; 6.001 ; 6.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[3]   ; clk        ; 5.157 ; 5.157 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[4]   ; clk        ; 5.882 ; 5.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[5]   ; clk        ; 5.632 ; 5.632 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[6]   ; clk        ; 5.694 ; 5.694 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[7]   ; clk        ; 5.489 ; 5.489 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[8]   ; clk        ; 5.564 ; 5.564 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[9]   ; clk        ; 5.655 ; 5.655 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[10]  ; clk        ; 5.424 ; 5.424 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[11]  ; clk        ; 5.273 ; 5.273 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ba[*]   ; clk        ; 5.011 ; 5.011 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[0]  ; clk        ; 5.011 ; 5.011 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[1]  ; clk        ; 5.885 ; 5.885 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_cas_n   ; clk        ; 5.980 ; 5.980 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 4.703 ; 4.703 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 4.703 ; 4.703 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 5.318 ; 5.318 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 5.351 ; 5.351 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 5.334 ; 5.334 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 5.610 ; 5.610 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 5.389 ; 5.389 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 5.063 ; 5.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 5.361 ; 5.361 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 5.072 ; 5.072 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 5.294 ; 5.294 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 5.005 ; 5.005 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 5.636 ; 5.636 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 4.990 ; 4.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 5.271 ; 5.271 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dqm[*]  ; clk        ; 5.728 ; 5.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[0] ; clk        ; 6.128 ; 6.128 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[1] ; clk        ; 5.728 ; 5.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ras_n   ; clk        ; 5.897 ; 5.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_wre_n   ; clk        ; 5.756 ; 5.756 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_clk     ; clk        ; 1.178 ;       ; Rise       ; PLL_inst|altpll_component|pll|clk[2] ;
; sdram_clk     ; clk        ;       ; 1.178 ; Fall       ; PLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Output Enable Times                                                                           ;
+---------------+------------+-------+------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 5.264 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 5.264 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 5.264 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 5.386 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 5.386 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 5.409 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 5.379 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 5.419 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 5.419 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 5.747 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 5.747 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 5.422 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 5.422 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-------+------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                   ;
+---------------+------------+-------+------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 5.264 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 5.264 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 5.264 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 5.386 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 5.386 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 5.409 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 5.379 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 5.419 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 5.419 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 5.747 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 5.747 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 5.422 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 5.422 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 5.385 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-------+------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 5.264     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 5.264     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 5.264     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 5.386     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 5.386     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 5.409     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 5.379     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 5.419     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 5.419     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 5.747     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 5.747     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 5.422     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 5.422     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 5.264     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 5.264     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 5.264     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 5.386     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 5.386     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 5.409     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 5.379     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 5.419     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 5.419     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 5.747     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 5.747     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 5.422     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 5.422     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 5.385     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+


+---------------------------------------------------------------+
; Fast Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 10.058 ; 0.000         ;
; mem_clk                              ; 15.956 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 17.245 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; mem_clk                              ; 1.193 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast Model Recovery Summary                                   ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 17.549 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Removal Summary                                   ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 2.316 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[2] ; 10.000 ; 0.000         ;
; clk                                  ; 10.000 ; 0.000         ;
; mem_clk                              ; 16.043 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 18.077 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 10.058 ; sdram_dq[7]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.696      ;
; 10.059 ; sdram_dq[9]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.695      ;
; 10.060 ; sdram_dq[2]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.694      ;
; 10.073 ; sdram_dq[4]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.681      ;
; 10.093 ; sdram_dq[8]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.661      ;
; 10.141 ; sdram_dq[10]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]    ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.613      ;
; 10.142 ; sdram_dq[6]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.612      ;
; 10.167 ; sdram_dq[0]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.587      ;
; 10.168 ; sdram_dq[5]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.586      ;
; 10.173 ; sdram_dq[1]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.581      ;
; 10.177 ; sdram_dq[3]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]     ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.577      ;
; 10.177 ; sdram_dq[11]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]    ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.577      ;
; 10.201 ; sdram_dq[14]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]    ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.553      ;
; 10.284 ; sdram_dq[12]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]    ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.470      ;
; 10.286 ; sdram_dq[13]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]    ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.468      ;
; 10.288 ; sdram_dq[15]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]    ; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.278     ; 3.466      ;
; 10.368 ; SDRAM_TP16_I:SDRAM_controller|init_base[3]                                                                                                    ; flash_a[6]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.957      ;
; 10.449 ; SDRAM_TP16_I:SDRAM_controller|init_base[5]                                                                                                    ; flash_a[8]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.876      ;
; 10.465 ; SDRAM_TP16_I:SDRAM_controller|init_base[2]                                                                                                    ; flash_a[5]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.860      ;
; 10.547 ; SDRAM_TP16_I:SDRAM_controller|init_base[1]                                                                                                    ; flash_a[4]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.778      ;
; 10.587 ; SDRAM_TP16_I:SDRAM_controller|init_base[4]                                                                                                    ; flash_a[7]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.738      ;
; 10.721 ; SDRAM_TP16_I:SDRAM_controller|init_base[7]                                                                                                    ; flash_a[10]                                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.604      ;
; 10.754 ; DE1_flash_controller:flash_inst|state.S_READ_HIGH                                                                                             ; flash_a[0]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.684     ; 2.562      ;
; 10.755 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                  ; flash_a[2]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.679     ; 2.566      ;
; 10.762 ; SDRAM_TP16_I:SDRAM_controller|init_base[0]                                                                                                    ; flash_a[3]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.563      ;
; 10.768 ; SDRAM_TP16_I:SDRAM_controller|init_base[9]                                                                                                    ; flash_a[12]                                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.557      ;
; 10.797 ; SDRAM_TP16_I:SDRAM_controller|init_base[6]                                                                                                    ; flash_a[9]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.528      ;
; 10.839 ; SDRAM_TP16_I:SDRAM_controller|init_base[8]                                                                                                    ; flash_a[11]                                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.675     ; 2.486      ;
; 10.993 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                  ; flash_a[1]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.679     ; 2.328      ;
; 11.087 ; DE1_flash_controller:flash_inst|state.S_IDLE                                                                                                  ; flash_oe_n                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.684     ; 2.229      ;
; 11.200 ; DE1_flash_controller:flash_inst|fsm_reset                                                                                                     ; flash_reset_n                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -1.685     ; 2.115      ;
; 12.823 ; flash_d[6]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[14] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.891      ;
; 12.824 ; flash_d[6]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[6]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.890      ;
; 12.912 ; flash_d[5]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[13] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.802      ;
; 12.915 ; flash_d[5]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[5]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.799      ;
; 12.930 ; flash_d[7]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[7]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.784      ;
; 12.932 ; flash_d[7]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[15] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.782      ;
; 13.055 ; flash_d[4]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[4]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.659      ;
; 13.057 ; flash_d[4]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[12] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.657      ;
; 13.175 ; flash_d[3]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[3]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.539      ;
; 13.175 ; flash_d[3]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.539      ;
; 13.181 ; flash_d[2]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.533      ;
; 13.184 ; flash_d[2]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[2]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.530      ;
; 13.272 ; flash_d[0]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[8]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.442      ;
; 13.272 ; flash_d[0]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[0]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.442      ;
; 13.277 ; flash_d[1]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[1]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.437      ;
; 13.279 ; flash_d[1]                                                                                                                                    ; DE1_flash_controller:flash_inst|data_hold[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 1.682      ; 3.435      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.685 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.283      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg1  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg2  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg3  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg4  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg5  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg6  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg7  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg8  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.212      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.768 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.200      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg1  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg2  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg3  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg4  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg5  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg6  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg7  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a0~portb_address_reg8  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.129      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.827 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg8 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.141      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg1 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg2 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg3 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg4 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg5 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg6 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
; 13.829 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ram_block1a39~portb_address_reg7 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.064     ; 6.139      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mem_clk'                                                                                                                                      ;
+--------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; 15.956 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.273      ; 2.817      ;
; 16.026 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.274      ; 2.748      ;
; 16.029 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.282      ; 2.753      ;
; 16.049 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.273      ; 2.724      ;
; 16.060 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.268      ; 2.708      ;
; 16.090 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.272      ; 2.682      ;
; 16.118 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.273      ; 2.655      ;
; 16.140 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.273      ; 2.633      ;
; 16.152 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.615      ;
; 16.152 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.615      ;
; 16.162 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.274      ; 2.612      ;
; 16.180 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.587      ;
; 16.180 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.609      ;
; 16.184 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.583      ;
; 16.185 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.604      ;
; 16.190 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.272      ; 2.582      ;
; 16.193 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.274      ; 2.581      ;
; 16.198 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.287      ; 2.589      ;
; 16.207 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.273      ; 2.566      ;
; 16.210 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.579      ;
; 16.242 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.273      ; 2.531      ;
; 16.269 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.498      ;
; 16.269 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.498      ;
; 16.272 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.517      ;
; 16.273 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.494      ;
; 16.273 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.494      ;
; 16.279 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.488      ;
; 16.289 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.287      ; 2.498      ;
; 16.295 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.274      ; 2.479      ;
; 16.295 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.494      ;
; 16.297 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.272      ; 2.475      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.467      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.287      ; 2.487      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.467      ;
; 16.305 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.287      ; 2.482      ;
; 16.305 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.462      ;
; 16.305 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.462      ;
; 16.305 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.462      ;
; 16.305 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.462      ;
; 16.308 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.459      ;
; 16.309 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.458      ;
; 16.309 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.287      ; 2.478      ;
; 16.322 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.467      ;
; 16.351 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.438      ;
; 16.357 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.410      ;
; 16.357 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.267      ; 2.410      ;
; 16.358 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.431      ;
; 16.396 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.282      ; 2.386      ;
; 16.441 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.287      ; 2.346      ;
; 16.449 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.287      ; 2.338      ;
; 16.507 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 20.000       ; 0.289      ; 2.282      ;
+--------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.245 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift0[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.702      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.303 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift0[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.648      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.354 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift3[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.593      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift1[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.079     ; 2.595      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.369 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift1[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 2.587      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.381 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift2[11] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.582      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.390 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift0[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 2.561      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.420 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a3~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift3[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 2.527      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.435 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift2[10] ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 2.523      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg1 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg2 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg3 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg4 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg5 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg6 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg7 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg8 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a1~portb_address_reg9 ; XenonGecko_gen2:XG_inst|bg_shift2[9]  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.514      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; XenonGecko_gen2:XG_inst|active_render_area                 ; XenonGecko_gen2:XG_inst|active_render_area                             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|active_render_rows                 ; XenonGecko_gen2:XG_inst|active_render_rows                             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|active_draw_area                   ; XenonGecko_gen2:XG_inst|active_draw_area                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|draw_hsync                         ; XenonGecko_gen2:XG_inst|draw_hsync                                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|draw_vsync                         ; XenonGecko_gen2:XG_inst|draw_vsync                                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; XenonGecko_gen2:XG_inst|bg_shift5[8]                       ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; XenonGecko_gen2:XG_inst|bg_shift6[7]                       ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                      ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; XenonGecko_gen2:XG_inst|draw_hsync                         ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_hsync_q ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                      ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; XenonGecko_gen2:XG_inst|draw_vsync                         ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_vsync_q ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                       ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; XenonGecko_gen2:XG_inst|bg_shift3[3]                       ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                       ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                       ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; XenonGecko_gen2:XG_inst|bg_shift1[7]                       ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; XenonGecko_gen2:XG_inst|bg_shift0[7]                       ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3] ; XenonGecko_gen2:XG_inst|next_row_base[5]                               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.396      ;
; 0.243 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4] ; XenonGecko_gen2:XG_inst|next_row_base[6]                               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.396      ;
; 0.245 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                       ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                       ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                       ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                      ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; XenonGecko_gen2:XG_inst|vesa_col[9]                        ; XenonGecko_gen2:XG_inst|vesa_col[9]                                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                       ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                       ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                       ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                       ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                       ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.258 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.411      ;
; 0.259 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.412      ;
; 0.262 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.415      ;
; 0.265 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.418      ;
; 0.265 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.418      ;
; 0.265 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.418      ;
; 0.265 ; hex_indicators[7]                                          ; DE1_hex_driver:hex_inst|hex1_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.418      ;
; 0.274 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.427      ;
; 0.275 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.428      ;
; 0.275 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.428      ;
; 0.276 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.429      ;
; 0.276 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.429      ;
; 0.276 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.429      ;
; 0.276 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.429      ;
; 0.276 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.429      ;
; 0.277 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.430      ;
; 0.277 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.430      ;
; 0.277 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.430      ;
; 0.280 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.433      ;
; 0.281 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.434      ;
; 0.281 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.434      ;
; 0.282 ; hex_indicators[8]                                          ; DE1_hex_driver:hex_inst|hex2_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.435      ;
; 0.282 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.435      ;
; 0.282 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.435      ;
; 0.283 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.436      ;
; 0.283 ; hex_indicators[2]                                          ; DE1_hex_driver:hex_inst|hex0_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.436      ;
; 0.283 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.436      ;
; 0.284 ; hex_indicators[12]                                         ; DE1_hex_driver:hex_inst|hex3_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.437      ;
; 0.290 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                      ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.292 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                      ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.310 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.463      ;
; 0.311 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.464      ;
; 0.312 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.465      ;
; 0.312 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.465      ;
; 0.312 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.465      ;
; 0.313 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                       ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.465      ;
; 0.313 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.466      ;
; 0.313 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.466      ;
; 0.314 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.467      ;
; 0.315 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.468      ;
; 0.317 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.470      ;
; 0.319 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.472      ;
; 0.319 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.472      ;
; 0.319 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.472      ;
; 0.319 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.472      ;
; 0.319 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.472      ;
; 0.320 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; hex_indicators[13]                                         ; DE1_hex_driver:hex_inst|hex3_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.474      ;
; 0.321 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.474      ;
; 0.321 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.474      ;
; 0.321 ; hex_indicators[1]                                          ; DE1_hex_driver:hex_inst|hex0_q[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.474      ;
; 0.322 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.475      ;
; 0.323 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.476      ;
; 0.323 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.476      ;
; 0.323 ; hex_indicators[9]                                          ; DE1_hex_driver:hex_inst|hex2_q[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.476      ;
; 0.324 ; XenonGecko_gen2:XG_inst|bg_shift7[5]                       ; XenonGecko_gen2:XG_inst|bg_shift7[4]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; hex_indicators[5]                                          ; DE1_hex_driver:hex_inst|hex1_q[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.478      ;
; 0.327 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                       ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                       ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; XenonGecko_gen2:XG_inst|bg_shift7[4]                       ; XenonGecko_gen2:XG_inst|bg_shift7[3]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                       ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                       ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                       ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                       ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                       ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                       ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                       ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; XenonGecko_gen2:XG_inst|bg_shift0[1]                       ; XenonGecko_gen2:XG_inst|bg_shift0[0]                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; MSC:MSC_inst|p2_active                                                          ; MSC:MSC_inst|p2_active                                                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DE1_flash_controller:flash_inst|reset_timer[0]                                  ; DE1_flash_controller:flash_inst|reset_timer[0]                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DE1_flash_controller:flash_inst|fsm_reset                                       ; DE1_flash_controller:flash_inst|fsm_reset                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DE1_flash_controller:flash_inst|clk_count[1]                                    ; DE1_flash_controller:flash_inst|clk_count[1]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DE1_flash_controller:flash_inst|clk_count[2]                                    ; DE1_flash_controller:flash_inst|clk_count[2]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DE1_flash_controller:flash_inst|clk_count[0]                                    ; DE1_flash_controller:flash_inst|clk_count[0]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|start_delay[0]                                    ; SDRAM_TP16_I:SDRAM_controller|start_delay[0]                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|p3_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p3_offset[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[0]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[0]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[0]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[0]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3]    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|p2_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p2_offset[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                     ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|UART:UART_inst|rx_active                                     ; serial:serial_inst|UART:UART_inst|rx_active                                     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[0]                          ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[0]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                          ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                   ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                           ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|tx_active                                                ; keyboard:keyboard_inst|tx_active                                                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                        ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                        ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                         ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                          ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                          ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                          ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|gate_out                                          ; SDRAM_TP16_I:SDRAM_controller|gate_out                                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                                  ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full              ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                  ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|rx_overwrite                                             ; keyboard:keyboard_inst|rx_overwrite                                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:rx_queue|full                                      ; serial:serial_inst|queue_8_8:rx_queue|full                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|rx_overwrite                                                 ; serial:serial_inst|rx_overwrite                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interrupt_controller:intcon_inst|status[1]                                      ; interrupt_controller:intcon_inst|status[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interrupt_controller:intcon_inst|status[4]                                      ; interrupt_controller:intcon_inst|status[4]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interrupt_controller:intcon_inst|status[6]                                      ; interrupt_controller:intcon_inst|status[6]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interrupt_controller:intcon_inst|status[2]                                      ; interrupt_controller:intcon_inst|status[2]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interrupt_controller:intcon_inst|status[5]                                      ; interrupt_controller:intcon_inst|status[5]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                  ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:keyboard_inst|tx_overwrite                                             ; keyboard:keyboard_inst|tx_overwrite                                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial:serial_inst|tx_overwrite                                                 ; serial:serial_inst|tx_overwrite                                                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interrupt_controller:intcon_inst|status[0]                                      ; interrupt_controller:intcon_inst|status[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interrupt_controller:intcon_inst|status[3]                                      ; interrupt_controller:intcon_inst|status[3]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MSC:MSC_inst|p1_reset_req                                                       ; MSC:MSC_inst|p1_reset_req                                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                    ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                    ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                       ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MSC:MSC_inst|p2_reset_req                                                       ; MSC:MSC_inst|p2_reset_req                                                       ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|precharge_timer[0]                                ; SDRAM_TP16_I:SDRAM_controller|precharge_timer[0]                                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                             ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                             ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                           ; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mem_clk'                                                                                                                                      ;
+-------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.193 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.282      ;
; 1.251 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.287      ; 2.338      ;
; 1.259 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.287      ; 2.346      ;
; 1.304 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.282      ; 2.386      ;
; 1.342 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.431      ;
; 1.343 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.410      ;
; 1.343 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.410      ;
; 1.349 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.438      ;
; 1.378 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.467      ;
; 1.391 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.458      ;
; 1.391 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.287      ; 2.478      ;
; 1.392 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.459      ;
; 1.395 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.287      ; 2.482      ;
; 1.395 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.462      ;
; 1.395 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.462      ;
; 1.395 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.462      ;
; 1.395 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.462      ;
; 1.400 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.467      ;
; 1.400 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.287      ; 2.487      ;
; 1.400 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.467      ;
; 1.403 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.272      ; 2.475      ;
; 1.405 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.274      ; 2.479      ;
; 1.405 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.494      ;
; 1.411 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.287      ; 2.498      ;
; 1.421 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.488      ;
; 1.427 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.494      ;
; 1.427 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.494      ;
; 1.428 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.517      ;
; 1.431 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.498      ;
; 1.431 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.498      ;
; 1.458 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.273      ; 2.531      ;
; 1.490 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.579      ;
; 1.493 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.273      ; 2.566      ;
; 1.502 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.287      ; 2.589      ;
; 1.507 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.274      ; 2.581      ;
; 1.510 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.272      ; 2.582      ;
; 1.515 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.604      ;
; 1.516 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.583      ;
; 1.520 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.587      ;
; 1.520 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.289      ; 2.609      ;
; 1.538 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.274      ; 2.612      ;
; 1.548 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.615      ;
; 1.548 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.267      ; 2.615      ;
; 1.560 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.273      ; 2.633      ;
; 1.582 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.273      ; 2.655      ;
; 1.610 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.272      ; 2.682      ;
; 1.640 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.268      ; 2.708      ;
; 1.651 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.273      ; 2.724      ;
; 1.671 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.282      ; 2.753      ;
; 1.674 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.274      ; 2.748      ;
; 1.744 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|pll|clk[1] ; mem_clk     ; 0.000        ; 0.273      ; 2.817      ;
+-------+--------------------------------------------+--------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                            ;
+--------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 17.549 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 2.464      ;
; 17.549 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 2.464      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[2]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[5]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[6]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[7]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|reset_timer[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|fsm_reset                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.482      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|clk_count[1]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.481      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|clk_count[2]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.481      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|clk_count[0]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.481      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|fsm_clk                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.481      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|req_flag                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.481      ;
; 17.550 ; rst       ; DE1_flash_controller:flash_inst|ready_flag                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.481      ;
; 17.550 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 2.468      ;
; 17.562 ; rst       ; MSC:MSC_inst|prev_p2_req                                   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.465      ;
; 17.562 ; rst       ; MSC:MSC_inst|p2_active                                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.465      ;
; 17.562 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.468      ;
; 17.562 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_hazard2                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.468      ;
; 17.562 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.468      ;
; 17.562 ; rst       ; serial:serial_inst|busy                                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; serial:serial_inst|to_CPU[7]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; serial:serial_inst|rx_overwrite                            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; serial:serial_inst|to_CPU[1]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; serial:serial_inst|tx_overwrite                            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; serial:serial_inst|to_CPU[0]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; serial:serial_inst|to_CPU[2]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; serial:serial_inst|to_CPU[4]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.465      ;
; 17.562 ; rst       ; serial:serial_inst|to_CPU[5]                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.466      ;
; 17.562 ; rst       ; NeonFox:CPU_inst|data_select2                              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.465      ;
; 17.562 ; rst       ; NeonFox:CPU_inst|take_brx1                                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.468      ;
; 17.562 ; rst       ; serial:serial_inst|tx_active                               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.465      ;
; 17.563 ; rst       ; MSC:MSC_inst|prev_p2_ready                                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.016     ; 2.453      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_hazard1                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.452      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.452      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.452      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.467      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.467      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.466      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.467      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.467      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.468      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.468      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.466      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.462      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.462      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.468      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[12]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.463      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.463      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.463      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.461      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.461      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.461      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[6]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.466      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.462      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.462      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.468      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.468      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.462      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.466      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.467      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.467      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.465      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.463      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.460      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.458      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.462      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.463      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.463      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.463      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.468      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.001     ; 2.468      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.466      ;
; 17.563 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.466      ;
+--------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                            ;
+-------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.316 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.460      ;
; 2.316 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.460      ;
; 2.316 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.460      ;
; 2.316 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.460      ;
; 2.316 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.460      ;
; 2.316 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.460      ;
; 2.316 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.460      ;
; 2.317 ; rst       ; MSC:MSC_inst|prev_p2_ready                                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.453      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_hazard1                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.452      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.452      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.452      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.467      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.467      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.466      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.467      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.467      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.466      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 2.462      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 2.462      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[12]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.463      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.463      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.463      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.461      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.461      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.461      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[6]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.466      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 2.462      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 2.462      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 2.462      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.466      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.467      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.467      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.463      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 2.462      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.463      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.463      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.463      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.466      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.466      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.466      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|data_wren1                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.468      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|data_wren2                                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.458      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 2.462      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[23]                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_a_pop     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.457      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[2]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[3]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[5]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[6]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[7]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.460      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_p_pop     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.451      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[0]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[1]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[2]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[3]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[5]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[6]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
; 2.317 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[7]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.465      ;
+-------+-----------+------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[1] ; Rise       ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ram_block1a12~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[2]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; PLL_inst|altpll_component|_clk2~clkctrl_e_sdram_clk|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk|datain                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk|datain                                             ;
; 16.043 ; 20.000       ; 3.957          ; Port Rate        ; PLL_inst|altpll_component|pll|clk[2] ; Rise       ; sdram_clk                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                            ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mem_clk'                                             ;
+--------+--------------+----------------+-----------+---------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+---------+------------+-----------+
; 16.043 ; 20.000       ; 3.957          ; Port Rate ; mem_clk ; Rise       ; sdram_clk ;
+--------+--------------+----------------+-----------+---------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg0 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg0 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg1 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg1 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg2 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg2 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg3 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg3 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg4 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg4 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg5 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg5 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg6 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg6 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg7 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ram_block1a4~porta_address_reg7 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex0_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex1_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex2_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[0]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[1]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[2]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[3]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[4]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[5]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DE1_hex_driver:hex_inst|hex3_q[6]                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[0]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[0]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[1]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[1]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[2]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[2]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[3]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_b_q[3]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[0]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[0]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[1]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[1]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[2]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[2]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[3]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_g_q[3]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_hsync_q                                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_hsync_q                                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[0]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[0]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[1]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[1]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[2]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[2]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[3]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_r_q[3]                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_vsync_q                                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst|vga_vsync_q                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_d[*]    ; clk        ; 4.121 ; 4.121 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[0]   ; clk        ; 3.672 ; 3.672 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[1]   ; clk        ; 3.667 ; 3.667 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[2]   ; clk        ; 3.763 ; 3.763 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[3]   ; clk        ; 3.769 ; 3.769 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[4]   ; clk        ; 3.889 ; 3.889 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[5]   ; clk        ; 4.032 ; 4.032 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[6]   ; clk        ; 4.121 ; 4.121 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[7]   ; clk        ; 4.014 ; 4.014 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 3.937 ; 3.937 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 3.828 ; 3.828 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 3.822 ; 3.822 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 3.935 ; 3.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 3.818 ; 3.818 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 3.922 ; 3.922 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 3.827 ; 3.827 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 3.853 ; 3.853 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 3.937 ; 3.937 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 3.902 ; 3.902 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 3.936 ; 3.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 3.854 ; 3.854 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 3.818 ; 3.818 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 3.711 ; 3.711 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 3.709 ; 3.709 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 3.794 ; 3.794 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 3.707 ; 3.707 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+---------------+------------+--------+--------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------+------------+--------+--------+------------+--------------------------------------+
; flash_d[*]    ; clk        ; -3.545 ; -3.545 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[0]   ; clk        ; -3.552 ; -3.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[1]   ; clk        ; -3.545 ; -3.545 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[2]   ; clk        ; -3.640 ; -3.640 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[3]   ; clk        ; -3.649 ; -3.649 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[4]   ; clk        ; -3.767 ; -3.767 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[5]   ; clk        ; -3.909 ; -3.909 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[6]   ; clk        ; -4.000 ; -4.000 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[7]   ; clk        ; -3.892 ; -3.892 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; -3.587 ; -3.587 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; -3.708 ; -3.708 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; -3.702 ; -3.702 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; -3.815 ; -3.815 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; -3.698 ; -3.698 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; -3.802 ; -3.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; -3.707 ; -3.707 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; -3.733 ; -3.733 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; -3.817 ; -3.817 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; -3.782 ; -3.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; -3.816 ; -3.816 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; -3.734 ; -3.734 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; -3.698 ; -3.698 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; -3.591 ; -3.591 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; -3.589 ; -3.589 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; -3.674 ; -3.674 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; -3.587 ; -3.587 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_a[*]    ; clk        ; 2.688 ; 2.688 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[0]   ; clk        ; 2.302 ; 2.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[1]   ; clk        ; 2.063 ; 2.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[2]   ; clk        ; 2.301 ; 2.301 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[3]   ; clk        ; 2.294 ; 2.294 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[4]   ; clk        ; 2.509 ; 2.509 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[5]   ; clk        ; 2.591 ; 2.591 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[6]   ; clk        ; 2.688 ; 2.688 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[7]   ; clk        ; 2.469 ; 2.469 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[8]   ; clk        ; 2.607 ; 2.607 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[9]   ; clk        ; 2.259 ; 2.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[10]  ; clk        ; 2.335 ; 2.335 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[11]  ; clk        ; 2.217 ; 2.217 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[12]  ; clk        ; 2.288 ; 2.288 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_oe_n    ; clk        ; 1.969 ; 1.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_reset_n ; clk        ; 1.856 ; 1.856 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_a[*]    ; clk        ; 2.479 ; 2.479 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[0]   ; clk        ; 2.208 ; 2.208 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[1]   ; clk        ; 2.315 ; 2.315 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[2]   ; clk        ; 2.479 ; 2.479 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[3]   ; clk        ; 2.210 ; 2.210 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[4]   ; clk        ; 2.445 ; 2.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[5]   ; clk        ; 2.312 ; 2.312 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[6]   ; clk        ; 2.343 ; 2.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[7]   ; clk        ; 2.263 ; 2.263 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[8]   ; clk        ; 2.321 ; 2.321 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[9]   ; clk        ; 2.325 ; 2.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[10]  ; clk        ; 2.298 ; 2.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[11]  ; clk        ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ba[*]   ; clk        ; 2.476 ; 2.476 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[0]  ; clk        ; 2.109 ; 2.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[1]  ; clk        ; 2.476 ; 2.476 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_cas_n   ; clk        ; 2.456 ; 2.456 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 2.325 ; 2.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 1.998 ; 1.998 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 2.183 ; 2.183 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 2.205 ; 2.205 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 2.200 ; 2.200 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 2.325 ; 2.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 2.295 ; 2.295 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 2.233 ; 2.233 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 2.154 ; 2.154 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 2.210 ; 2.210 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 2.320 ; 2.320 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 2.147 ; 2.147 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 2.216 ; 2.216 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 2.064 ; 2.064 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 2.307 ; 2.307 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 2.056 ; 2.056 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 2.196 ; 2.196 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dqm[*]  ; clk        ; 2.549 ; 2.549 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[0] ; clk        ; 2.549 ; 2.549 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[1] ; clk        ; 2.365 ; 2.365 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ras_n   ; clk        ; 2.415 ; 2.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_wre_n   ; clk        ; 2.387 ; 2.387 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_clk     ; clk        ; 0.005 ;       ; Rise       ; PLL_inst|altpll_component|pll|clk[2] ;
; sdram_clk     ; clk        ;       ; 0.005 ; Fall       ; PLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_a[*]    ; clk        ; 2.063 ; 2.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[0]   ; clk        ; 2.302 ; 2.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[1]   ; clk        ; 2.063 ; 2.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[2]   ; clk        ; 2.301 ; 2.301 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[3]   ; clk        ; 2.294 ; 2.294 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[4]   ; clk        ; 2.509 ; 2.509 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[5]   ; clk        ; 2.591 ; 2.591 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[6]   ; clk        ; 2.688 ; 2.688 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[7]   ; clk        ; 2.469 ; 2.469 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[8]   ; clk        ; 2.607 ; 2.607 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[9]   ; clk        ; 2.259 ; 2.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[10]  ; clk        ; 2.335 ; 2.335 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[11]  ; clk        ; 2.217 ; 2.217 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[12]  ; clk        ; 2.288 ; 2.288 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_oe_n    ; clk        ; 1.969 ; 1.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_reset_n ; clk        ; 1.856 ; 1.856 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_a[*]    ; clk        ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[0]   ; clk        ; 2.208 ; 2.208 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[1]   ; clk        ; 2.315 ; 2.315 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[2]   ; clk        ; 2.479 ; 2.479 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[3]   ; clk        ; 2.210 ; 2.210 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[4]   ; clk        ; 2.445 ; 2.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[5]   ; clk        ; 2.312 ; 2.312 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[6]   ; clk        ; 2.343 ; 2.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[7]   ; clk        ; 2.263 ; 2.263 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[8]   ; clk        ; 2.321 ; 2.321 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[9]   ; clk        ; 2.325 ; 2.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[10]  ; clk        ; 2.298 ; 2.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[11]  ; clk        ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ba[*]   ; clk        ; 2.109 ; 2.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[0]  ; clk        ; 2.109 ; 2.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[1]  ; clk        ; 2.476 ; 2.476 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_cas_n   ; clk        ; 2.456 ; 2.456 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 1.998 ; 1.998 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 1.998 ; 1.998 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 2.183 ; 2.183 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 2.205 ; 2.205 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 2.200 ; 2.200 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 2.325 ; 2.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 2.295 ; 2.295 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 2.233 ; 2.233 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 2.154 ; 2.154 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 2.210 ; 2.210 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 2.320 ; 2.320 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 2.147 ; 2.147 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 2.216 ; 2.216 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 2.064 ; 2.064 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 2.307 ; 2.307 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 2.056 ; 2.056 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 2.196 ; 2.196 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dqm[*]  ; clk        ; 2.365 ; 2.365 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[0] ; clk        ; 2.549 ; 2.549 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[1] ; clk        ; 2.365 ; 2.365 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ras_n   ; clk        ; 2.415 ; 2.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_wre_n   ; clk        ; 2.387 ; 2.387 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_clk     ; clk        ; 0.005 ;       ; Rise       ; PLL_inst|altpll_component|pll|clk[2] ;
; sdram_clk     ; clk        ;       ; 0.005 ; Fall       ; PLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Output Enable Times                                                                           ;
+---------------+------------+-------+------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 2.148 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 2.148 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 2.148 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 2.205 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 2.205 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 2.226 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 2.196 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 2.236 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 2.236 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 2.353 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 2.353 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 2.232 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 2.232 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-------+------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                   ;
+---------------+------------+-------+------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 2.148 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 2.148 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 2.148 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 2.205 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 2.205 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 2.226 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 2.196 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 2.236 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 2.236 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 2.353 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 2.353 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 2.232 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 2.232 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 2.200 ;      ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-------+------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 2.148     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 2.148     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 2.148     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 2.205     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 2.205     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 2.226     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 2.196     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 2.236     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 2.236     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 2.353     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 2.353     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 2.232     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 2.232     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+
; sdram_dq[*]   ; clk        ; 2.148     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 2.148     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 2.148     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 2.205     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 2.205     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 2.226     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 2.196     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 2.236     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 2.236     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 2.353     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 2.353     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 2.232     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 2.232     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 2.200     ;           ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 4.814  ; 0.215 ; 15.349   ; 2.316   ; 7.436               ;
;  PLL_inst|altpll_component|pll|clk[0] ; 13.718 ; 0.215 ; N/A      ; N/A     ; 17.686              ;
;  PLL_inst|altpll_component|pll|clk[1] ; 4.814  ; 0.215 ; 15.349   ; 2.316   ; 7.436               ;
;  PLL_inst|altpll_component|pll|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  clk                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  mem_clk                              ; 13.550 ; 1.193 ; N/A      ; N/A     ; 15.259              ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|pll|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_d[*]    ; clk        ; 7.269 ; 7.269 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[0]   ; clk        ; 6.280 ; 6.280 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[1]   ; clk        ; 6.273 ; 6.273 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[2]   ; clk        ; 6.539 ; 6.539 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[3]   ; clk        ; 6.548 ; 6.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[4]   ; clk        ; 6.853 ; 6.853 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[5]   ; clk        ; 7.129 ; 7.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[6]   ; clk        ; 7.269 ; 7.269 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[7]   ; clk        ; 7.081 ; 7.081 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 6.785 ; 6.785 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 6.611 ; 6.611 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 6.605 ; 6.605 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 6.785 ; 6.785 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 6.552 ; 6.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 6.757 ; 6.757 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 6.619 ; 6.619 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 6.633 ; 6.633 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 6.774 ; 6.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 6.733 ; 6.733 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 6.745 ; 6.745 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 6.653 ; 6.653 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 6.593 ; 6.593 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 6.385 ; 6.385 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 6.382 ; 6.382 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 6.524 ; 6.524 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 6.378 ; 6.378 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+---------------+------------+--------+--------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------+------------+--------+--------+------------+--------------------------------------+
; flash_d[*]    ; clk        ; -3.545 ; -3.545 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[0]   ; clk        ; -3.552 ; -3.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[1]   ; clk        ; -3.545 ; -3.545 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[2]   ; clk        ; -3.640 ; -3.640 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[3]   ; clk        ; -3.649 ; -3.649 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[4]   ; clk        ; -3.767 ; -3.767 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[5]   ; clk        ; -3.909 ; -3.909 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[6]   ; clk        ; -4.000 ; -4.000 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_d[7]   ; clk        ; -3.892 ; -3.892 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; -3.587 ; -3.587 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; -3.708 ; -3.708 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; -3.702 ; -3.702 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; -3.815 ; -3.815 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; -3.698 ; -3.698 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; -3.802 ; -3.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; -3.707 ; -3.707 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; -3.733 ; -3.733 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; -3.817 ; -3.817 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; -3.782 ; -3.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; -3.816 ; -3.816 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; -3.734 ; -3.734 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; -3.698 ; -3.698 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; -3.591 ; -3.591 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; -3.589 ; -3.589 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; -3.674 ; -3.674 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; -3.587 ; -3.587 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
+---------------+------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_a[*]    ; clk        ; 6.468 ; 6.468 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[0]   ; clk        ; 5.467 ; 5.467 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[1]   ; clk        ; 4.871 ; 4.871 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[2]   ; clk        ; 5.482 ; 5.482 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[3]   ; clk        ; 5.296 ; 5.296 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[4]   ; clk        ; 5.959 ; 5.959 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[5]   ; clk        ; 6.119 ; 6.119 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[6]   ; clk        ; 6.468 ; 6.468 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[7]   ; clk        ; 5.893 ; 5.893 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[8]   ; clk        ; 6.220 ; 6.220 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[9]   ; clk        ; 5.337 ; 5.337 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[10]  ; clk        ; 5.459 ; 5.459 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[11]  ; clk        ; 5.270 ; 5.270 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[12]  ; clk        ; 5.371 ; 5.371 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_oe_n    ; clk        ; 4.606 ; 4.606 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_reset_n ; clk        ; 4.322 ; 4.322 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_a[*]    ; clk        ; 6.001 ; 6.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[0]   ; clk        ; 5.159 ; 5.159 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[1]   ; clk        ; 5.469 ; 5.469 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[2]   ; clk        ; 6.001 ; 6.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[3]   ; clk        ; 5.157 ; 5.157 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[4]   ; clk        ; 5.882 ; 5.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[5]   ; clk        ; 5.632 ; 5.632 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[6]   ; clk        ; 5.694 ; 5.694 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[7]   ; clk        ; 5.489 ; 5.489 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[8]   ; clk        ; 5.564 ; 5.564 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[9]   ; clk        ; 5.655 ; 5.655 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[10]  ; clk        ; 5.424 ; 5.424 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[11]  ; clk        ; 5.273 ; 5.273 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ba[*]   ; clk        ; 5.885 ; 5.885 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[0]  ; clk        ; 5.011 ; 5.011 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[1]  ; clk        ; 5.885 ; 5.885 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_cas_n   ; clk        ; 5.980 ; 5.980 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 4.703 ; 4.703 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 5.318 ; 5.318 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 5.351 ; 5.351 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 5.334 ; 5.334 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 5.610 ; 5.610 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 5.389 ; 5.389 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 5.063 ; 5.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 5.361 ; 5.361 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 5.643 ; 5.643 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 5.072 ; 5.072 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 5.294 ; 5.294 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 5.005 ; 5.005 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 5.636 ; 5.636 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 4.990 ; 4.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 5.271 ; 5.271 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dqm[*]  ; clk        ; 6.128 ; 6.128 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[0] ; clk        ; 6.128 ; 6.128 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[1] ; clk        ; 5.728 ; 5.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ras_n   ; clk        ; 5.897 ; 5.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_wre_n   ; clk        ; 5.756 ; 5.756 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_clk     ; clk        ; 1.178 ;       ; Rise       ; PLL_inst|altpll_component|pll|clk[2] ;
; sdram_clk     ; clk        ;       ; 1.178 ; Fall       ; PLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------+------------+-------+-------+------------+--------------------------------------+
; flash_a[*]    ; clk        ; 2.063 ; 2.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[0]   ; clk        ; 2.302 ; 2.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[1]   ; clk        ; 2.063 ; 2.063 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[2]   ; clk        ; 2.301 ; 2.301 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[3]   ; clk        ; 2.294 ; 2.294 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[4]   ; clk        ; 2.509 ; 2.509 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[5]   ; clk        ; 2.591 ; 2.591 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[6]   ; clk        ; 2.688 ; 2.688 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[7]   ; clk        ; 2.469 ; 2.469 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[8]   ; clk        ; 2.607 ; 2.607 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[9]   ; clk        ; 2.259 ; 2.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[10]  ; clk        ; 2.335 ; 2.335 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[11]  ; clk        ; 2.217 ; 2.217 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  flash_a[12]  ; clk        ; 2.288 ; 2.288 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_oe_n    ; clk        ; 1.969 ; 1.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; flash_reset_n ; clk        ; 1.856 ; 1.856 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_a[*]    ; clk        ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[0]   ; clk        ; 2.208 ; 2.208 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[1]   ; clk        ; 2.315 ; 2.315 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[2]   ; clk        ; 2.479 ; 2.479 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[3]   ; clk        ; 2.210 ; 2.210 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[4]   ; clk        ; 2.445 ; 2.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[5]   ; clk        ; 2.312 ; 2.312 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[6]   ; clk        ; 2.343 ; 2.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[7]   ; clk        ; 2.263 ; 2.263 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[8]   ; clk        ; 2.321 ; 2.321 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[9]   ; clk        ; 2.325 ; 2.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[10]  ; clk        ; 2.298 ; 2.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_a[11]  ; clk        ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ba[*]   ; clk        ; 2.109 ; 2.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[0]  ; clk        ; 2.109 ; 2.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_ba[1]  ; clk        ; 2.476 ; 2.476 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_cas_n   ; clk        ; 2.456 ; 2.456 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dq[*]   ; clk        ; 1.998 ; 1.998 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[0]  ; clk        ; 1.998 ; 1.998 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[1]  ; clk        ; 2.183 ; 2.183 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[2]  ; clk        ; 2.205 ; 2.205 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[3]  ; clk        ; 2.200 ; 2.200 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[4]  ; clk        ; 2.325 ; 2.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[5]  ; clk        ; 2.295 ; 2.295 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[6]  ; clk        ; 2.233 ; 2.233 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[7]  ; clk        ; 2.154 ; 2.154 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[8]  ; clk        ; 2.210 ; 2.210 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[9]  ; clk        ; 2.320 ; 2.320 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[10] ; clk        ; 2.147 ; 2.147 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[11] ; clk        ; 2.216 ; 2.216 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[12] ; clk        ; 2.064 ; 2.064 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[13] ; clk        ; 2.307 ; 2.307 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[14] ; clk        ; 2.056 ; 2.056 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dq[15] ; clk        ; 2.196 ; 2.196 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_dqm[*]  ; clk        ; 2.365 ; 2.365 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[0] ; clk        ; 2.549 ; 2.549 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
;  sdram_dqm[1] ; clk        ; 2.365 ; 2.365 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_ras_n   ; clk        ; 2.415 ; 2.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_wre_n   ; clk        ; 2.387 ; 2.387 ; Rise       ; PLL_inst|altpll_component|pll|clk[1] ;
; sdram_clk     ; clk        ; 0.005 ;       ; Rise       ; PLL_inst|altpll_component|pll|clk[2] ;
; sdram_clk     ; clk        ;       ; 0.005 ; Fall       ; PLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[1] ; mem_clk                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 1700     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 454      ; 0        ; 0        ; 0        ;
; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 2012     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 894375   ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[1] ; mem_clk                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 1700     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[0] ; 454      ; 0        ; 0        ; 0        ;
; mem_clk                              ; PLL_inst|altpll_component|pll|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 2012     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[1] ; PLL_inst|altpll_component|pll|clk[1] ; 894375   ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 354      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[1] ; 354      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 17 09:12:49 2022
Info: Command: quartus_sta NeonFox_DE1 -c NeonFox_DE1
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|pll|clk[0]} {PLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|pll|clk[1]} {PLL_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|pll|clk[2]} {PLL_inst|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 4.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.814         0.000 PLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    13.550         0.000 mem_clk 
    Info (332119):    13.718         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.445         0.000 PLL_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.725         0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.349         0.000 PLL_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is 4.386
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.386         0.000 PLL_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 PLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    10.000         0.000 PLL_inst|altpll_component|pll|clk[2] 
    Info (332119):    10.000         0.000 clk 
    Info (332119):    15.259         0.000 mem_clk 
    Info (332119):    17.686         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 10.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.058         0.000 PLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    15.956         0.000 mem_clk 
    Info (332119):    17.245         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 PLL_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.193         0.000 mem_clk 
Info (332146): Worst-case recovery slack is 17.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.549         0.000 PLL_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is 2.316
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.316         0.000 PLL_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 PLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    10.000         0.000 PLL_inst|altpll_component|pll|clk[2] 
    Info (332119):    10.000         0.000 clk 
    Info (332119):    16.043         0.000 mem_clk 
    Info (332119):    18.077         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 530 megabytes
    Info: Processing ended: Tue May 17 09:12:54 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


