 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: T-2022.03
Date   : Tue Jul 25 15:01:37 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: mid_y_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gray_addr_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mid_y_reg_1_/CK (DFFRX1)                 0.00       0.50 r
  mid_y_reg_1_/Q (DFFRX1)                  0.57       1.07 f
  U455/Y (CLKBUFX3)                        0.67       1.74 f
  U714/Y (NAND2BX1)                        0.57       2.30 f
  U715/Y (OR2X1)                           0.47       2.77 f
  U716/Y (OR2X1)                           0.45       3.23 f
  U717/Y (OR2X1)                           0.46       3.68 f
  U321/Y (OR2X2)                           0.35       4.03 f
  U370/Y (NOR2X1)                          0.23       4.26 r
  U310/Y (BUFX2)                           0.58       4.84 r
  U335/CO (ADDFXL)                         0.92       5.76 r
  U336/CO (ADDFXL)                         0.50       6.26 r
  U337/CO (ADDFXL)                         0.50       6.75 r
  U338/CO (ADDFXL)                         0.50       7.25 r
  U339/CO (ADDFXL)                         0.50       7.75 r
  U371/Y (XOR3X1)                          0.37       8.12 f
  U454/Y (AOI22X1)                         0.27       8.39 r
  U452/Y (NAND4X1)                         0.22       8.62 f
  U451/Y (AO22XL)                          0.47       9.08 f
  gray_addr_reg_13_/D (DFFX1)              0.00       9.08 f
  data arrival time                                   9.08

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              0.50       9.50
  clock uncertainty                       -0.10       9.40
  gray_addr_reg_13_/CK (DFFX1)             0.00       9.40 r
  library setup time                      -0.31       9.09
  data required time                                  9.09
  -----------------------------------------------------------
  data required time                                  9.09
  data arrival time                                  -9.08
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
