Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 16:52:59 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_design_analysis -file ./report/kernel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7a200t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------+
|      Characteristics      |                              Path #1                             |
+---------------------------+------------------------------------------------------------------+
| Requirement               | 10.000                                                           |
| Path Delay                | 3.337                                                            |
| Logic Delay               | 1.325(40%)                                                       |
| Net Delay                 | 2.012(60%)                                                       |
| Clock Skew                | -0.035                                                           |
| Slack                     | 6.275                                                            |
| Clock Uncertainty         | 0.035                                                            |
| Clock Relationship        | Safely Timed                                                     |
| Clock Delay Group         | Same Clock                                                       |
| Logic Levels              | 6                                                                |
| Routes                    | NA                                                               |
| Logical Path              | FDRE/C-(6)-LUT5-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(95)-FDSE/S |
| Start Point Clock         | ap_clk                                                           |
| End Point Clock           | ap_clk                                                           |
| DSP Block                 | None                                                             |
| RAM Registers             | None-None                                                        |
| IO Crossings              | 0                                                                |
| Config Crossings          | 0                                                                |
| SLR Crossings             | 0                                                                |
| PBlocks                   | 0                                                                |
| High Fanout               | 95                                                               |
| Dont Touch                | 0                                                                |
| Mark Debug                | 0                                                                |
| Start Point Pin Primitive | FDRE/C                                                           |
| End Point Pin Primitive   | FDSE/S                                                           |
| Start Point Pin           | square_fu_34_reg[0]/C                                            |
| End Point Pin             | root_fu_38_reg[0]/S                                              |
+---------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (436, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+----+----+---+
| End Point Clock | Requirement |  2 |  3 |  4 |  5 |  6  |  7 |  8 | 9 |
+-----------------+-------------+----+----+----+----+-----+----+----+---+
| ap_clk          | 10.000ns    | 12 | 16 | 12 | 12 | 204 | 12 | 12 | 7 |
+-----------------+-------------+----+----+----+----+-----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 287 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


