library ieee;
use ieee.std_logic_1164.all; --usar en todos los programas VHDL

entity dec_2_4 is
	port(
		E: in std_logic_vector(1 downto 0);
		S: out std_logic_vector(3 downto 0)
	);
end dec_2_4;	

architecture Behavioural of dec_2_4 is
	-- Se√±ales, Variables, Constantes y otros tipos de datos
	signal a,b,c,f,g,h,i,j,k,l,m: std_logic:= '0';
	
begin
	a <= E(2);
	b <= E(1);
	
	f <= not(a) and not(b);
	g <= not(a) and b;
	h <= a and not(b);
	i <= a and b;
	
	dec <= f & g & h & i;

	
	
end Behavioural;