#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 19:15:22 2026
# Process ID: 123289
# Current directory: /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 1499.902 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_power -name {power_1}
launch_runs impl_1 -to_step write_bitstream -jobs 64
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
