<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="high_speed_uart.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="high_speed_uart.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="high_speed_uart.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="high_speed_uart.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="high_speed_uart.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="high_speed_uart.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="high_speed_uart.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="high_speed_uart.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="high_speed_uart.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="high_speed_uart.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="high_speed_uart_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="high_speed_uart_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="high_speed_uart_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="high_speed_uart_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="high_speed_uart_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="high_speed_uart_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="high_speed_uart_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/high_speed_uart_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/high_speed_uart_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1406395004" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1406395004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406579769" xil_pn:in_ck="-122506387989757325" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1406579769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="high_speed_uart.v"/>
      <outfile xil_pn:name="high_speed_uart_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1406395004" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8882722640495619159" xil_pn:start_ts="1406395004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406395004" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2887178127053843947" xil_pn:start_ts="1406395004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406395004" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="897171232623082831" xil_pn:start_ts="1406395004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406579769" xil_pn:in_ck="-122506387989757325" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1406579769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="high_speed_uart.v"/>
      <outfile xil_pn:name="high_speed_uart_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1406579781" xil_pn:in_ck="-122506387989757325" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1262006671707900461" xil_pn:start_ts="1406579769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="high_speed_uart_tb_beh.prj"/>
      <outfile xil_pn:name="high_speed_uart_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1406579782" xil_pn:in_ck="-3581046998251206513" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1558375642589192197" xil_pn:start_ts="1406579781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="high_speed_uart_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1406394876" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1406394876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394876" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6310071792073285952" xil_pn:start_ts="1406394876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394876" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="897171232623082831" xil_pn:start_ts="1406394876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394876" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1406394876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394876" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5956432453695220354" xil_pn:start_ts="1406394876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394876" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1406394876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394876" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1618268680265860647" xil_pn:start_ts="1406394876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394925" xil_pn:in_ck="-8122810428219027953" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9059310815417957634" xil_pn:start_ts="1406394913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="high_speed_uart.lso"/>
      <outfile xil_pn:name="high_speed_uart.ngc"/>
      <outfile xil_pn:name="high_speed_uart.ngr"/>
      <outfile xil_pn:name="high_speed_uart.prj"/>
      <outfile xil_pn:name="high_speed_uart.stx"/>
      <outfile xil_pn:name="high_speed_uart.syr"/>
      <outfile xil_pn:name="high_speed_uart.xst"/>
      <outfile xil_pn:name="high_speed_uart_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1406394887" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6607372210985989165" xil_pn:start_ts="1406394886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406394928" xil_pn:in_ck="8696599050063329649" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-2764495213890340801" xil_pn:start_ts="1406394925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/high_speed_uart_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/high_speed_uart_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
