
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog

# Written on Fri Feb 18 19:38:37 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                                               Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                                    
0 -       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_3     177  
                                                                                                                                    
0 -       PLL_12_24_100|CLKOS_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_5     30   
                                                                                                                                    
0 -       PLL_12_24_100|CLKOS3_inferred_clock                 200.0 MHz     5.000         inferred     Inferred_clkgroup_2     24   
                                                                                                                                    
0 -       PLL_12_24_100|CLKOS2_inferred_clock                 200.0 MHz     5.000         inferred     Inferred_clkgroup_4     19   
                                                                                                                                    
0 -       oDDRx4|sclk_inferred_clock                          200.0 MHz     5.000         inferred     Inferred_clkgroup_1     4    
                                                                                                                                    
0 -       top|i_clk                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0     1    
====================================================================================================================================


Clock Load Summary
******************

                                                    Clock     Source                                                    Clock Pin                           Non-clock Pin     Non-clock Pin                    
Clock                                               Load      Pin                                                       Seq Example                         Seq Example       Comb Example                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              0         -                                                         -                                   -                 -                                
                                                                                                                                                                                                               
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     177       u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2(EHXPLLJ)     u_DCS_Encoder.q_enable.C            -                 -                                
                                                                                                                                                                                                               
PLL_12_24_100|CLKOS_inferred_clock                  30        PLL_12_24_100_mod.PLLInst_0.CLKOS(EHXPLLJ)                Comand.r_lp0_out[1:0].C             -                 Comand.un1_i_CLK_100MHZ.I[0](inv)
                                                                                                                                                                                                               
PLL_12_24_100|CLKOS3_inferred_clock                 24        PLL_12_24_100_mod.PLLInst_0.CLKOS3(EHXPLLJ)               u_colorbar_gen.hsync.C              -                 -                                
                                                                                                                                                                                                               
PLL_12_24_100|CLKOS2_inferred_clock                 19        PLL_12_24_100_mod.PLLInst_0.CLKOS2(EHXPLLJ)               Serial_busN.rst_d.C                 -                 -                                
                                                                                                                                                                                                               
oDDRx4|sclk_inferred_clock                          4         u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX(CLKDIVC)      u_DPHY_TX_INST.u_oDDRx4.FF_0.CK     -                 -                                
                                                                                                                                                                                                               
top|i_clk                                           1         i_clk(port)                                               r_globalRST.C                       -                 -                                
===============================================================================================================================================================================================================
