Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'engen_div' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'engen_div'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'engen_div' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'engen_div'...
Delivering associated files for 'engen_div'...
WARNING:sim - Component div_gen_v4_0 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'engen_div'...
Generating implementation netlist for 'engen_div'...
INFO:sim - Pre-processing HDL files for 'engen_div'...
Running synthesis for 'engen_div'
Running ngcbuild...
Writing VEO instantiation template for 'engen_div'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'engen_div'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'engen_div'...
Generating ISE project...
XCO file found: engen_div.xco
XMDF file found: engen_div_xmdf.tcl
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.asy -view all -origin_type imported
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.ngc -view all -origin_type created
Checking file
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/engen_div.ngc" for project device match ...
File
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/engen_div.ngc" device information matches project device.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog
   /ipcore_dir/tmp/_cg/engen_div.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/engen_div"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'engen_div' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'engen_div'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'engen_div' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'engen_div'...
Delivering associated files for 'engen_div'...
WARNING:sim - Component div_gen_v4_0 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'engen_div'...
Generating implementation netlist for 'engen_div'...
INFO:sim - Pre-processing HDL files for 'engen_div'...
Running synthesis for 'engen_div'
Running ngcbuild...
Writing VEO instantiation template for 'engen_div'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'engen_div'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'engen_div'...
Generating ISE project...
XCO file found: engen_div.xco
XMDF file found: engen_div_xmdf.tcl
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.asy -view all -origin_type imported
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.ngc -view all -origin_type created
Checking file
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/engen_div.ngc" for project device match ...
File
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/engen_div.ngc" device information matches project device.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog
   /ipcore_dir/tmp/_cg/engen_div.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/engen_div.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/engen_div"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Cancelled executing Tcl generator.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Cancelled executing Tcl generator.
