#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa95870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa8fbe0 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0xabaae0 .functor NOT 1, L_0xaedbf0, C4<0>, C4<0>, C4<0>;
L_0xaeda70 .functor XOR 7, L_0xaed610, L_0xaed9d0, C4<0000000>, C4<0000000>;
L_0xaedb80 .functor XOR 7, L_0xaeda70, L_0xaedae0, C4<0000000>, C4<0000000>;
v0xaea8d0_0 .net *"_ivl_10", 6 0, L_0xaedae0;  1 drivers
v0xaea9d0_0 .net *"_ivl_12", 6 0, L_0xaedb80;  1 drivers
v0xaeaab0_0 .net *"_ivl_2", 6 0, L_0xaed520;  1 drivers
v0xaeab70_0 .net *"_ivl_4", 6 0, L_0xaed610;  1 drivers
v0xaeac50_0 .net *"_ivl_6", 6 0, L_0xaed9d0;  1 drivers
v0xaead80_0 .net *"_ivl_8", 6 0, L_0xaeda70;  1 drivers
v0xaeae60_0 .net "a", 0 0, v0xae9420_0;  1 drivers
v0xaeaf00_0 .net "b", 0 0, v0xae94c0_0;  1 drivers
v0xaeafa0_0 .var "clk", 0 0;
v0xaeb0d0_0 .net "out_and_dut", 0 0, L_0xaec810;  1 drivers
v0xaeb170_0 .net "out_and_ref", 0 0, L_0xa90610;  1 drivers
v0xaeb210_0 .net "out_anotb_dut", 0 0, L_0xaed460;  1 drivers
v0xaeb2e0_0 .net "out_anotb_ref", 0 0, L_0xaec6a0;  1 drivers
v0xaeb3b0_0 .net "out_nand_dut", 0 0, L_0xaeca90;  1 drivers
v0xaeb480_0 .net "out_nand_ref", 0 0, L_0xaa5cf0;  1 drivers
v0xaeb550_0 .net "out_nor_dut", 0 0, L_0xaecc50;  1 drivers
v0xaeb620_0 .net "out_nor_ref", 0 0, L_0xaec410;  1 drivers
v0xaeb6f0_0 .net "out_or_dut", 0 0, L_0xaec880;  1 drivers
v0xaeb7c0_0 .net "out_or_ref", 0 0, L_0xa908e0;  1 drivers
v0xaeb890_0 .net "out_xnor_dut", 0 0, L_0xaed260;  1 drivers
v0xaeb960_0 .net "out_xnor_ref", 0 0, L_0xaec520;  1 drivers
v0xaeba30_0 .net "out_xor_dut", 0 0, L_0xaec940;  1 drivers
v0xaebb00_0 .net "out_xor_ref", 0 0, L_0xa90bc0;  1 drivers
v0xaebbd0_0 .var/2u "stats1", 543 0;
v0xaebc70_0 .var/2u "strobe", 0 0;
v0xaebd10_0 .net "tb_match", 0 0, L_0xaedbf0;  1 drivers
v0xaebdb0_0 .net "tb_mismatch", 0 0, L_0xabaae0;  1 drivers
v0xaebe50_0 .net "wavedrom_enable", 0 0, v0xae9600_0;  1 drivers
v0xaebf20_0 .net "wavedrom_title", 511 0, v0xae96a0_0;  1 drivers
LS_0xaed520_0_0 .concat [ 1 1 1 1], L_0xaec6a0, L_0xaec520, L_0xaec410, L_0xaa5cf0;
LS_0xaed520_0_4 .concat [ 1 1 1 0], L_0xa90bc0, L_0xa908e0, L_0xa90610;
L_0xaed520 .concat [ 4 3 0 0], LS_0xaed520_0_0, LS_0xaed520_0_4;
LS_0xaed610_0_0 .concat [ 1 1 1 1], L_0xaec6a0, L_0xaec520, L_0xaec410, L_0xaa5cf0;
LS_0xaed610_0_4 .concat [ 1 1 1 0], L_0xa90bc0, L_0xa908e0, L_0xa90610;
L_0xaed610 .concat [ 4 3 0 0], LS_0xaed610_0_0, LS_0xaed610_0_4;
LS_0xaed9d0_0_0 .concat [ 1 1 1 1], L_0xaed460, L_0xaed260, L_0xaecc50, L_0xaeca90;
LS_0xaed9d0_0_4 .concat [ 1 1 1 0], L_0xaec940, L_0xaec880, L_0xaec810;
L_0xaed9d0 .concat [ 4 3 0 0], LS_0xaed9d0_0_0, LS_0xaed9d0_0_4;
LS_0xaedae0_0_0 .concat [ 1 1 1 1], L_0xaec6a0, L_0xaec520, L_0xaec410, L_0xaa5cf0;
LS_0xaedae0_0_4 .concat [ 1 1 1 0], L_0xa90bc0, L_0xa908e0, L_0xa90610;
L_0xaedae0 .concat [ 4 3 0 0], LS_0xaedae0_0_0, LS_0xaedae0_0_4;
L_0xaedbf0 .cmp/eeq 7, L_0xaed520, L_0xaedb80;
S_0xa968f0 .scope module, "good1" "reference_module" 3 129, 3 4 0, S_0xa8fbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
    .port_info 5 /OUTPUT 1 "out_nand";
    .port_info 6 /OUTPUT 1 "out_nor";
    .port_info 7 /OUTPUT 1 "out_xnor";
    .port_info 8 /OUTPUT 1 "out_anotb";
L_0xa90610 .functor AND 1, v0xae9420_0, v0xae94c0_0, C4<1>, C4<1>;
L_0xa908e0 .functor OR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xa90bc0 .functor XOR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xa90f20 .functor AND 1, v0xae9420_0, v0xae94c0_0, C4<1>, C4<1>;
L_0xaa5cf0 .functor NOT 1, L_0xa90f20, C4<0>, C4<0>, C4<0>;
L_0xabab50 .functor OR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xaec410 .functor NOT 1, L_0xabab50, C4<0>, C4<0>, C4<0>;
L_0xaec520 .functor XNOR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xaec630 .functor NOT 1, v0xae94c0_0, C4<0>, C4<0>, C4<0>;
L_0xaec6a0 .functor AND 1, v0xae9420_0, L_0xaec630, C4<1>, C4<1>;
v0xa9b110_0 .net *"_ivl_10", 0 0, L_0xabab50;  1 drivers
v0xabad50_0 .net *"_ivl_16", 0 0, L_0xaec630;  1 drivers
v0xa90680_0 .net *"_ivl_6", 0 0, L_0xa90f20;  1 drivers
v0xa909b0_0 .net "a", 0 0, v0xae9420_0;  alias, 1 drivers
v0xa90cd0_0 .net "b", 0 0, v0xae94c0_0;  alias, 1 drivers
v0xa91030_0 .net "out_and", 0 0, L_0xa90610;  alias, 1 drivers
v0xae86c0_0 .net "out_anotb", 0 0, L_0xaec6a0;  alias, 1 drivers
v0xae8780_0 .net "out_nand", 0 0, L_0xaa5cf0;  alias, 1 drivers
v0xae8840_0 .net "out_nor", 0 0, L_0xaec410;  alias, 1 drivers
v0xae8900_0 .net "out_or", 0 0, L_0xa908e0;  alias, 1 drivers
v0xae89c0_0 .net "out_xnor", 0 0, L_0xaec520;  alias, 1 drivers
v0xae8a80_0 .net "out_xor", 0 0, L_0xa90bc0;  alias, 1 drivers
S_0xae8c60 .scope module, "stim1" "stimulus_gen" 3 124, 3 27 0, S_0xa8fbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xae9420_0 .var "a", 0 0;
v0xae94c0_0 .var "b", 0 0;
v0xae9560_0 .net "clk", 0 0, v0xaeafa0_0;  1 drivers
v0xae9600_0 .var "wavedrom_enable", 0 0;
v0xae96a0_0 .var "wavedrom_title", 511 0;
E_0xa9dbf0/0 .event negedge, v0xae9560_0;
E_0xa9dbf0/1 .event posedge, v0xae9560_0;
E_0xa9dbf0 .event/or E_0xa9dbf0/0, E_0xa9dbf0/1;
E_0xa9e550 .event negedge, v0xae9560_0;
E_0xa9de40 .event posedge, v0xae9560_0;
S_0xae8f20 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0xae8c60;
 .timescale -12 -12;
v0xae9120_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xae9220 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0xae8c60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xae9850 .scope module, "top_module1" "top_module" 3 140, 4 1 0, S_0xa8fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
    .port_info 5 /OUTPUT 1 "out_nand";
    .port_info 6 /OUTPUT 1 "out_nor";
    .port_info 7 /OUTPUT 1 "out_xnor";
    .port_info 8 /OUTPUT 1 "out_anotb";
L_0xaec810 .functor AND 1, v0xae9420_0, v0xae94c0_0, C4<1>, C4<1>;
L_0xaec880 .functor OR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xaec940 .functor XOR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xaeca00 .functor AND 1, v0xae9420_0, v0xae94c0_0, C4<1>, C4<1>;
L_0xaeca90 .functor NOT 1, L_0xaeca00, C4<0>, C4<0>, C4<0>;
L_0xaecba0 .functor OR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xaecc50 .functor NOT 1, L_0xaecba0, C4<0>, C4<0>, C4<0>;
L_0xaecd60 .functor XOR 1, v0xae9420_0, v0xae94c0_0, C4<0>, C4<0>;
L_0xaed260 .functor NOT 1, L_0xaecd60, C4<0>, C4<0>, C4<0>;
L_0xaed370 .functor NOT 1, v0xae94c0_0, C4<0>, C4<0>, C4<0>;
L_0xaed460 .functor AND 1, v0xae9420_0, L_0xaed370, C4<1>, C4<1>;
v0xae9a80_0 .net *"_ivl_10", 0 0, L_0xaecba0;  1 drivers
v0xae9b60_0 .net *"_ivl_14", 0 0, L_0xaecd60;  1 drivers
v0xae9c40_0 .net *"_ivl_18", 0 0, L_0xaed370;  1 drivers
v0xae9d00_0 .net *"_ivl_6", 0 0, L_0xaeca00;  1 drivers
v0xae9de0_0 .net "a", 0 0, v0xae9420_0;  alias, 1 drivers
v0xae9f20_0 .net "b", 0 0, v0xae94c0_0;  alias, 1 drivers
v0xaea010_0 .net "out_and", 0 0, L_0xaec810;  alias, 1 drivers
v0xaea0d0_0 .net "out_anotb", 0 0, L_0xaed460;  alias, 1 drivers
v0xaea190_0 .net "out_nand", 0 0, L_0xaeca90;  alias, 1 drivers
v0xaea2e0_0 .net "out_nor", 0 0, L_0xaecc50;  alias, 1 drivers
v0xaea3a0_0 .net "out_or", 0 0, L_0xaec880;  alias, 1 drivers
v0xaea460_0 .net "out_xnor", 0 0, L_0xaed260;  alias, 1 drivers
v0xaea520_0 .net "out_xor", 0 0, L_0xaec940;  alias, 1 drivers
S_0xaea700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 153, 3 153 0, S_0xa8fbe0;
 .timescale -12 -12;
E_0xa879f0 .event anyedge, v0xaebc70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaebc70_0;
    %nor/r;
    %assign/vec4 v0xaebc70_0, 0;
    %wait E_0xa879f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xae8c60;
T_3 ;
    %wait E_0xa9e550;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xae94c0_0, 0;
    %assign/vec4 v0xae9420_0, 0;
    %wait E_0xa9de40;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xae94c0_0, 0;
    %assign/vec4 v0xae9420_0, 0;
    %wait E_0xa9de40;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xae94c0_0, 0;
    %assign/vec4 v0xae9420_0, 0;
    %wait E_0xa9de40;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xae94c0_0, 0;
    %assign/vec4 v0xae9420_0, 0;
    %wait E_0xa9de40;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xae94c0_0, 0;
    %assign/vec4 v0xae9420_0, 0;
    %wait E_0xa9e550;
    %fork TD_tb.stim1.wavedrom_stop, S_0xae9220;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa9dbf0;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xae94c0_0, 0;
    %assign/vec4 v0xae9420_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xa8fbe0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaeafa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaebc70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xa8fbe0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xaeafa0_0;
    %inv;
    %store/vec4 v0xaeafa0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xa8fbe0;
T_6 ;
    %vpi_call/w 3 116 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 117 "$dumpvars", 32'sb00000000000000000000000000000001, v0xae9560_0, v0xaebdb0_0, v0xaeae60_0, v0xaeaf00_0, v0xaeb170_0, v0xaeb0d0_0, v0xaeb7c0_0, v0xaeb6f0_0, v0xaebb00_0, v0xaeba30_0, v0xaeb480_0, v0xaeb3b0_0, v0xaeb620_0, v0xaeb550_0, v0xaeb960_0, v0xaeb890_0, v0xaeb2e0_0, v0xaeb210_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xa8fbe0;
T_7 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_nand", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has no mismatches.", "out_nand" {0 0 0};
T_7.7 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_nor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has no mismatches.", "out_nor" {0 0 0};
T_7.9 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xnor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out_xnor" {0 0 0};
T_7.11 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_anotb", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has no mismatches.", "out_anotb" {0 0 0};
T_7.13 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 178 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 179 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xa8fbe0;
T_8 ;
    %wait E_0xa9dbf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaebbd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
    %load/vec4 v0xaebd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaebbd0_0;
    %pushi/vec4 512, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xaeb170_0;
    %load/vec4 v0xaeb170_0;
    %load/vec4 v0xaeb0d0_0;
    %xor;
    %load/vec4 v0xaeb170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 194 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0xaeb7c0_0;
    %load/vec4 v0xaeb7c0_0;
    %load/vec4 v0xaeb6f0_0;
    %xor;
    %load/vec4 v0xaeb7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 197 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0xaebb00_0;
    %load/vec4 v0xaebb00_0;
    %load/vec4 v0xaeba30_0;
    %xor;
    %load/vec4 v0xaebb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 200 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0xaeb480_0;
    %load/vec4 v0xaeb480_0;
    %load/vec4 v0xaeb3b0_0;
    %xor;
    %load/vec4 v0xaeb480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0xaeb620_0;
    %load/vec4 v0xaeb620_0;
    %load/vec4 v0xaeb550_0;
    %xor;
    %load/vec4 v0xaeb620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0xaeb960_0;
    %load/vec4 v0xaeb960_0;
    %load/vec4 v0xaeb890_0;
    %xor;
    %load/vec4 v0xaeb960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0xaeb2e0_0;
    %load/vec4 v0xaeb2e0_0;
    %load/vec4 v0xaeb210_0;
    %xor;
    %load/vec4 v0xaeb2e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 212 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0xaebbd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaebbd0_0, 4, 32;
T_8.28 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gates/gates_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/gates/iter0/response3/top_module.sv";
