#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul  1 18:20:54 2021
# Process ID: 23250
# Current directory: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/scripts
# Command line: vivado -mode tcl -source run_all.tcl
# Log file: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/scripts/vivado.log
# Journal file: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/scripts/vivado.jou
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2021.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2021.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDS2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_3.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_4.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_5.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_6.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
Sourcing tcl script '/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl'
invalid command name "internal::enable_all_devices"
    while executing
"internal::enable_all_devices"
    (file "/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl" line 1)
source run_all.tcl
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project -force vnoc_sharing ../vivado_prj -part xcvc1902-vsva2197-2MP-e-S
#    set_property BOARD_PART xilinx.com:vck190:part0:2.2 [current_project]
# }
# source create_top_bd.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2021.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project -force vnoc_sharing vnoc_sharing -part xcvc1902-vsva2197-2MP-e-S
##    set_property BOARD_PART xilinx.com:vck190:part0:2.2 [current_project]
## }
## variable design_name
## set design_name design_1
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <design_1> in project, so creating one...
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD::TCL 103-2004] Making design <design_1> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:axi_noc:1.0\
## xilinx.com:ip:axi_vip:1.1\
## xilinx.com:ip:c_counter_binary:12.0\
## xilinx.com:ip:clk_wizard:1.0\
## xilinx.com:ip:dfx_decoupler:1.0\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:smartconnect:1.0\
## xilinx.com:ip:versal_cips:3.0\
## xilinx.com:ip:xlconstant:1.1\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_noc:1.0 xilinx.com:ip:axi_vip:1.1 xilinx.com:ip:c_counter_binary:12.0 xilinx.com:ip:clk_wizard:1.0 xilinx.com:ip:dfx_decoupler:1.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:versal_cips:3.0 xilinx.com:ip:xlconstant:1.1  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set ddr4_dimm1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_dimm1 ]
## 
##   set ddr4_dimm1_sma_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ddr4_dimm1_sma_clk ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {200000000} \
##    ] $ddr4_dimm1_sma_clk
## 
## 
##   # Create ports
## 
##   # Create instance: axi_gpio_0, and set properties
##   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS {1} \
##  ] $axi_gpio_0
## 
##   # Create instance: axi_gpio_1, and set properties
##   set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS {1} \
##  ] $axi_gpio_1
## 
##   # Create instance: axi_gpio_2, and set properties
##   set axi_gpio_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS {1} \
##    CONFIG.C_GPIO_WIDTH {16} \
##  ] $axi_gpio_2
## 
##   # Create instance: axi_gpio_3, and set properties
##   set axi_gpio_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS {1} \
##    CONFIG.C_GPIO_WIDTH {16} \
##  ] $axi_gpio_3
## 
##   # Create instance: axi_noc_0, and set properties
##   set axi_noc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.0 axi_noc_0 ]
##   set_property -dict [ list \
##    CONFIG.CH0_DDR4_0_BOARD_INTERFACE {ddr4_dimm1} \
##    CONFIG.CONTROLLERTYPE {DDR4_SDRAM} \
##    CONFIG.MC_CHAN_REGION1 {DDR_LOW1} \
##    CONFIG.MC_COMPONENT_WIDTH {x8} \
##    CONFIG.MC_DATAWIDTH {64} \
##    CONFIG.MC_INPUTCLK0_PERIOD {5000} \
##    CONFIG.MC_INTERLEAVE_SIZE {128} \
##    CONFIG.MC_MEMORY_DEVICETYPE {UDIMMs} \
##    CONFIG.MC_MEMORY_SPEEDGRADE {DDR4-3200AA(22-22-22)} \
##    CONFIG.MC_NO_CHANNELS {Single} \
##    CONFIG.MC_RANK {1} \
##    CONFIG.MC_ROWADDRESSWIDTH {16} \
##    CONFIG.MC_STACKHEIGHT {1} \
##    CONFIG.MC_SYSTEM_CLOCK {Differential} \
##    CONFIG.NUM_CLKS {6} \
##    CONFIG.NUM_MC {1} \
##    CONFIG.NUM_MCP {4} \
##    CONFIG.NUM_MI {0} \
##    CONFIG.NUM_SI {6} \
##    CONFIG.sys_clk0_BOARD_INTERFACE {ddr4_dimm1_sma_clk} \
##  ] $axi_noc_0
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S00_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_1 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S01_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_2 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S02_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_3 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S03_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_rpu} \
##  ] [get_bd_intf_pins /axi_noc_0/S04_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_pmc} \
##  ] [get_bd_intf_pins /axi_noc_0/S05_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S00_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk0]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S01_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk1]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S02_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk2]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S03_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk3]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S04_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk4]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S05_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk5]
## 
##   # Create instance: axi_vip_0, and set properties
##   set axi_vip_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {0} \
##    CONFIG.INTERFACE_MODE {MASTER} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW {0} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##  ] $axi_vip_0
## 
##   # Create instance: axi_vip_1, and set properties
##   set axi_vip_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {0} \
##    CONFIG.INTERFACE_MODE {MASTER} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW {0} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##  ] $axi_vip_1
## 
##   # Create instance: c_counter_binary_0, and set properties
##   set c_counter_binary_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0 ]
## 
##   # Create instance: c_counter_binary_1, and set properties
##   set c_counter_binary_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_1 ]
##   set_property -dict [ list \
##    CONFIG.Count_Mode {DOWN} \
##  ] $c_counter_binary_1
## 
##   # Create instance: clk_wizard_0, and set properties
##   set clk_wizard_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wizard:1.0 clk_wizard_0 ]
## 
##   # Create instance: clk_wizard_1, and set properties
##   set clk_wizard_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wizard:1.0 clk_wizard_1 ]
## 
##   # Create instance: dfx_decoupler_0, and set properties
##   set dfx_decoupler_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:dfx_decoupler:1.0 dfx_decoupler_0 ]
##   set_property -dict [ list \
##    CONFIG.ALL_PARAMS {HAS_SIGNAL_CONTROL 0 HAS_SIGNAL_STATUS 0 HAS_AXI_LITE 1 INTF {intf_0 {ID 0 VLNV\
## xilinx.com:interface:aximm_rtl:1.0 PROTOCOL axi4lite SIGNALS {ARVALID {PRESENT\
## 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY\
## {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1}\
## RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH\
## 1} WREADY {PRESENT 1 WIDTH 1} AWADDR {PRESENT 1 WIDTH 9} AWLEN {PRESENT 0 WIDTH\
## 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0\
## WIDTH 1} AWCACHE {PRESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} WDATA {PRESENT\
## 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 0 WIDTH 1} BRESP {PRESENT\
## 1 WIDTH 2} ARADDR {PRESENT 1 WIDTH 9} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT\
## 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1} ARCACHE\
## {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} RDATA {PRESENT 1 WIDTH 32} RRESP\
## {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWREGION\
## {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID\
## {PRESENT 0 WIDTH 0} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BUSER\
## {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARREGION {PRESENT 1 WIDTH 4} ARQOS\
## {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RUSER\
## {PRESENT 0 WIDTH 0}} MODE slave}} IPI_PROP_COUNT 0}\
##    CONFIG.GUI_HAS_AXI_LITE {true} \
##    CONFIG.GUI_HAS_SIGNAL_CONTROL {false} \
##    CONFIG.GUI_HAS_SIGNAL_STATUS {false} \
##    CONFIG.GUI_INTERFACE_NAME {intf_0} \
##    CONFIG.GUI_INTERFACE_PROTOCOL {axi4lite} \
##    CONFIG.GUI_SELECT_INTERFACE {0} \
##    CONFIG.GUI_SELECT_MODE {slave} \
##    CONFIG.GUI_SELECT_VLNV {xilinx.com:interface:aximm_rtl:1.0} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_0 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_1 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_2 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_3 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_4 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_5 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_6 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_7 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_8 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_9 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_0 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_1 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_2 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_3 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_4 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_5 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_6 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_7 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_8 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_9 {true} \
##    CONFIG.GUI_SIGNAL_SELECT_0 {ARVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_1 {ARREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_2 {AWVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_3 {AWREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_4 {BVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_5 {BREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_6 {RVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_7 {RREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_8 {WVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_9 {WREADY} \
##  ] $dfx_decoupler_0
## 
##   # Create instance: dfx_decoupler_1, and set properties
##   set dfx_decoupler_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:dfx_decoupler:1.0 dfx_decoupler_1 ]
##   set_property -dict [ list \
##    CONFIG.ALL_PARAMS {HAS_SIGNAL_CONTROL 0 HAS_SIGNAL_STATUS 0 HAS_AXI_LITE 1 INTF {intf_0 {ID 0 VLNV\
## xilinx.com:interface:aximm_rtl:1.0 PROTOCOL axi4lite SIGNALS {ARVALID {PRESENT\
## 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY\
## {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1}\
## RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH\
## 1} WREADY {PRESENT 1 WIDTH 1} AWADDR {PRESENT 1 WIDTH 9} AWLEN {PRESENT 0 WIDTH\
## 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0\
## WIDTH 1} AWCACHE {PRESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} WDATA {PRESENT\
## 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 0 WIDTH 1} BRESP {PRESENT\
## 1 WIDTH 2} ARADDR {PRESENT 1 WIDTH 9} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT\
## 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1} ARCACHE\
## {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} RDATA {PRESENT 1 WIDTH 32} RRESP\
## {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWREGION\
## {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID\
## {PRESENT 0 WIDTH 0} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BUSER\
## {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARREGION {PRESENT 1 WIDTH 4} ARQOS\
## {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RUSER\
## {PRESENT 0 WIDTH 0}} MODE slave}} IPI_PROP_COUNT 0}\
##    CONFIG.GUI_HAS_AXI_LITE {true} \
##    CONFIG.GUI_HAS_SIGNAL_CONTROL {false} \
##    CONFIG.GUI_HAS_SIGNAL_STATUS {false} \
##    CONFIG.GUI_INTERFACE_NAME {intf_0} \
##    CONFIG.GUI_INTERFACE_PROTOCOL {axi4lite} \
##    CONFIG.GUI_SELECT_INTERFACE {0} \
##    CONFIG.GUI_SELECT_MODE {slave} \
##    CONFIG.GUI_SELECT_VLNV {xilinx.com:interface:aximm_rtl:1.0} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_0 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_1 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_2 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_3 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_4 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_5 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_6 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_7 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_8 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_9 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_0 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_1 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_2 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_3 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_4 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_5 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_6 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_7 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_8 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_9 {true} \
##    CONFIG.GUI_SIGNAL_SELECT_0 {ARVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_1 {ARREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_2 {AWVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_3 {AWREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_4 {BVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_5 {BREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_6 {RVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_7 {RREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_8 {WVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_9 {WREADY} \
##  ] $dfx_decoupler_1
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: proc_sys_reset_1, and set properties
##   set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
## 
##   # Create instance: proc_sys_reset_2, and set properties
##   set proc_sys_reset_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_2 ]
## 
##   # Create instance: smartconnect_0, and set properties
##   set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {4} \
##    CONFIG.NUM_SI {1} \
##  ] $smartconnect_0
## 
##   # Create instance: versal_cips_0, and set properties
##   set versal_cips_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.0 versal_cips_0 ]
##   set_property -dict [ list \
##    CONFIG.DDR_MEMORY_MODE {Enable} \
##    CONFIG.DEBUG_MODE {JTAG} \
##    CONFIG.DESIGN_MODE {1} \
##    CONFIG.PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
##    CONFIG.PS_PL_CONNECTIVITY_MODE {Custom} \
##    CONFIG.PS_PMC_CONFIG {DDR_MEMORY_MODE {Connectivity to DDR via NOC} DEBUG_MODE JTAG DESIGN_MODE 1\
## PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0\
## PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}}\
## PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}}\
## PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PMC_MIO37 {{AUX_IO\
## 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup}\
## {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO\
## {PMC_MIO 0 .. 11}} {MODE Single}} PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE\
## 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4\
## PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel}\
## PMC_REF_CLK_FREQMHZ 33.3333 PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}}\
## {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 1}}\
## {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0\
## PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26\
## .. 36}}} PMC_SD1_SLOT_TYPE {SD 3.0} PMC_USE_PMC_NOC_AXI0 1 PS_BOARD_INTERFACE\
## ps_pmc_fixed_io PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}}\
## PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE\
## 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 ..\
## 23}}} PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1\
## PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI4_ENABLE 1\
## PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI6_ENABLE 1 PS_HSDP_EGRESS_TRAFFIC JTAG\
## PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE None PS_I2C1_PERIPHERAL {{ENABLE 1}\
## {IO {PMC_MIO 44 .. 45}}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH\
## 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE\
## Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA}\
## {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}\
## PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default}\
## {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO9 {{AUX_IO 0}\
## {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable}\
## {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_NUM_FABRIC_RESETS 1\
## PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_RESET\
## {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}} PS_PL_CONNECTIVITY_MODE Custom\
## PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_USB3_PERIPHERAL\
## {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 1\
## PS_USE_M_AXI_LPD 1 PS_USE_NOC_LPD_AXI0 1 PS_USE_PMCPL_CLK0 1 SMON_ALARMS\
## Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 8}\
##    CONFIG.PS_PMC_CONFIG_APPLIED {1} \
##  ] $versal_cips_0
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0xFEEDC0DE} \
##    CONFIG.CONST_WIDTH {32} \
##  ] $xlconstant_0
## 
##   # Create instance: xlconstant_1, and set properties
##   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0xC001000F} \
##    CONFIG.CONST_WIDTH {32} \
##  ] $xlconstant_1
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_noc_0_CH0_DDR4_0 [get_bd_intf_ports ddr4_dimm1] [get_bd_intf_pins axi_noc_0/CH0_DDR4_0]
##   connect_bd_intf_net -intf_net axi_vip_0_M_AXI [get_bd_intf_pins axi_gpio_2/S_AXI] [get_bd_intf_pins axi_vip_0/M_AXI]
##   connect_bd_intf_net -intf_net axi_vip_1_M_AXI [get_bd_intf_pins axi_gpio_3/S_AXI] [get_bd_intf_pins axi_vip_1/M_AXI]
##   connect_bd_intf_net -intf_net ddr4_dimm1_sma_clk_1 [get_bd_intf_ports ddr4_dimm1_sma_clk] [get_bd_intf_pins axi_noc_0/sys_clk0]
##   connect_bd_intf_net -intf_net dfx_decoupler_0_rp_intf_0 [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins dfx_decoupler_0/rp_intf_0]
##   connect_bd_intf_net -intf_net dfx_decoupler_1_rp_intf_0 [get_bd_intf_pins axi_gpio_1/S_AXI] [get_bd_intf_pins dfx_decoupler_1/rp_intf_0]
##   connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins dfx_decoupler_0/s_intf_0] [get_bd_intf_pins smartconnect_0/M00_AXI]
##   connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins dfx_decoupler_0/s_axi_reg] [get_bd_intf_pins smartconnect_0/M01_AXI]
##   connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins dfx_decoupler_1/s_intf_0] [get_bd_intf_pins smartconnect_0/M02_AXI]
##   connect_bd_intf_net -intf_net smartconnect_0_M03_AXI [get_bd_intf_pins dfx_decoupler_1/s_axi_reg] [get_bd_intf_pins smartconnect_0/M03_AXI]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_0 [get_bd_intf_pins axi_noc_0/S00_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_0]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_1 [get_bd_intf_pins axi_noc_0/S01_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_1]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_2 [get_bd_intf_pins axi_noc_0/S02_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_2]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_3 [get_bd_intf_pins axi_noc_0/S03_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_3]
##   connect_bd_intf_net -intf_net versal_cips_0_LPD_AXI_NOC_0 [get_bd_intf_pins axi_noc_0/S04_AXI] [get_bd_intf_pins versal_cips_0/LPD_AXI_NOC_0]
##   connect_bd_intf_net -intf_net versal_cips_0_M_AXI_LPD [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins versal_cips_0/M_AXI_LPD]
##   connect_bd_intf_net -intf_net versal_cips_0_PMC_NOC_AXI_0 [get_bd_intf_pins axi_noc_0/S05_AXI] [get_bd_intf_pins versal_cips_0/PMC_NOC_AXI_0]
## 
##   # Create port connections
##   connect_bd_net -net c_counter_binary_0_Q [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins c_counter_binary_0/Q]
##   connect_bd_net -net c_counter_binary_1_Q [get_bd_pins axi_gpio_3/gpio_io_i] [get_bd_pins c_counter_binary_1/Q]
##   connect_bd_net -net clk_wizard_0_clk_out1 [get_bd_pins axi_gpio_2/s_axi_aclk] [get_bd_pins axi_vip_0/aclk] [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
##   connect_bd_net -net clk_wizard_1_clk_out1 [get_bd_pins axi_gpio_3/s_axi_aclk] [get_bd_pins axi_vip_1/aclk] [get_bd_pins c_counter_binary_1/CLK] [get_bd_pins clk_wizard_1/clk_out1] [get_bd_pins proc_sys_reset_2/slowest_sync_clk]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins dfx_decoupler_0/intf_0_arstn] [get_bd_pins dfx_decoupler_0/s_axi_reg_aresetn] [get_bd_pins dfx_decoupler_1/intf_0_arstn] [get_bd_pins dfx_decoupler_1/s_axi_reg_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins smartconnect_0/aresetn]
##   connect_bd_net -net proc_sys_reset_1_peripheral_aresetn [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_2/s_axi_aresetn] [get_bd_pins axi_vip_0/aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_2_peripheral_aresetn [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_gpio_3/s_axi_aresetn] [get_bd_pins axi_vip_1/aresetn] [get_bd_pins proc_sys_reset_2/peripheral_aresetn]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi0_clk [get_bd_pins axi_noc_0/aclk0] [get_bd_pins versal_cips_0/fpd_cci_noc_axi0_clk]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi1_clk [get_bd_pins axi_noc_0/aclk1] [get_bd_pins versal_cips_0/fpd_cci_noc_axi1_clk]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi2_clk [get_bd_pins axi_noc_0/aclk2] [get_bd_pins versal_cips_0/fpd_cci_noc_axi2_clk]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi3_clk [get_bd_pins axi_noc_0/aclk3] [get_bd_pins versal_cips_0/fpd_cci_noc_axi3_clk]
##   connect_bd_net -net versal_cips_0_lpd_axi_noc_clk [get_bd_pins axi_noc_0/aclk4] [get_bd_pins versal_cips_0/lpd_axi_noc_clk]
##   connect_bd_net -net versal_cips_0_pl0_ref_clk [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins clk_wizard_0/clk_in1] [get_bd_pins clk_wizard_1/clk_in1] [get_bd_pins dfx_decoupler_0/aclk] [get_bd_pins dfx_decoupler_0/intf_0_aclk] [get_bd_pins dfx_decoupler_1/aclk] [get_bd_pins dfx_decoupler_1/intf_0_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins smartconnect_0/aclk] [get_bd_pins versal_cips_0/m_axi_lpd_aclk] [get_bd_pins versal_cips_0/pl0_ref_clk]
##   connect_bd_net -net versal_cips_0_pl0_resetn [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins versal_cips_0/pl0_resetn]
##   connect_bd_net -net versal_cips_0_pmc_axi_noc_axi0_clk [get_bd_pins axi_noc_0/aclk5] [get_bd_pins versal_cips_0/pmc_axi_noc_axi0_clk]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins xlconstant_0/dout]
##   connect_bd_net -net xlconstant_1_dout [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins xlconstant_1/dout]
## 
##   # Create address segments
##   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs axi_gpio_2/S_AXI/Reg] -force
##   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces axi_vip_1/Master_AXI] [get_bd_addr_segs axi_gpio_3/S_AXI/Reg] -force
##   assign_bd_address -offset 0x80010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_LPD] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x80030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_LPD] [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C0_DDR_LOW0] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S04_AXI/C0_DDR_LOW0] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_noc_0/S05_AXI/C0_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C0_DDR_LOW1] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S04_AXI/C0_DDR_LOW1] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_noc_0/S05_AXI/C0_DDR_LOW1] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S01_AXI/C1_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S01_AXI/C1_DDR_LOW1] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S02_AXI/C2_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S02_AXI/C2_DDR_LOW1] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S03_AXI/C3_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S03_AXI/C3_DDR_LOW1] -force
##   assign_bd_address -offset 0x80000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_LPD] [get_bd_addr_segs dfx_decoupler_0/s_axi_reg/Reg] -force
##   assign_bd_address -offset 0x80020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_LPD] [get_bd_addr_segs dfx_decoupler_1/s_axi_reg/Reg] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2870.594 ; gain = 93.941 ; free physical = 47636 ; free virtual = 146609
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3205.371 ; gain = 160.281 ; free physical = 46441 ; free virtual = 145424
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_2/gpio_io_i> is being overridden by the user with net <c_counter_binary_0_Q>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_3/gpio_io_i> is being overridden by the user with net <c_counter_binary_1_Q>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <GPIO>.
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/axi_vip_1/Master_AXI' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/versal_cips_0/M_AXI_LPD' at <0x8001_0000 [ 64K ]>.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/versal_cips_0/M_AXI_LPD' at <0x8003_0000 [ 64K ]>.
Slave segment '/axi_noc_0/S00_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S04_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/LPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S05_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/PMC_NOC_AXI_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S00_AXI/C0_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S04_AXI/C0_DDR_LOW1' is being assigned into address space '/versal_cips_0/LPD_AXI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S05_AXI/C0_DDR_LOW1' is being assigned into address space '/versal_cips_0/PMC_NOC_AXI_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S01_AXI/C1_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S01_AXI/C1_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_1' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S02_AXI/C2_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_2' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S02_AXI/C2_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_2' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S03_AXI/C3_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_3' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S03_AXI/C3_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_3' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/dfx_decoupler_0/s_axi_reg/Reg' is being assigned into address space '/versal_cips_0/M_AXI_LPD' at <0x8000_0000 [ 64K ]>.
Slave segment '/dfx_decoupler_1/s_axi_reg/Reg' is being assigned into address space '/versal_cips_0/M_AXI_LPD' at <0x8002_0000 [ 64K ]>.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 91251f3e
NoC Constraints | Checksum: bf5a286d
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 20e0c0b2
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: IP design_1_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to reset source /proc_sys_reset_1/peripheral_aresetn (synchronous to clock source /clk_wizard_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_gpio_1/s_axi_aresetn (associated clock /axi_gpio_1/s_axi_aclk) is connected to reset source /proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /clk_wizard_1/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S00_AXI(17) and /versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 3392.625 ; gain = 165.465 ; free physical = 45428 ; free virtual = 144541
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd> 
# source create_rp1_bdc.tcl
## group_bd_cells rp1 [get_bd_cells xlconstant_0] [get_bd_cells clk_wizard_0] [get_bd_cells axi_vip_0] [get_bd_cells axi_gpio_0] [get_bd_cells c_counter_binary_0] [get_bd_cells axi_gpio_2] [get_bd_cells proc_sys_reset_1]
## group_bd_cells rp2 [get_bd_cells clk_wizard_1] [get_bd_cells axi_gpio_1] [get_bd_cells axi_vip_1] [get_bd_cells c_counter_binary_1] [get_bd_cells proc_sys_reset_2] [get_bd_cells axi_gpio_3] [get_bd_cells xlconstant_1]
## group_bd_cells static_region [get_bd_cells smartconnect_0] [get_bd_cells versal_cips_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells axi_noc_0] [get_bd_cells dfx_decoupler_1] [get_bd_cells dfx_decoupler_0]
## regenerate_bd_layout
## validate_bd_design
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: IP design_1_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1344] Reset pin /rp1/axi_gpio_0/s_axi_aresetn (associated clock /rp1/axi_gpio_0/s_axi_aclk) is connected to reset source /rp1/proc_sys_reset_1/peripheral_aresetn (synchronous to clock source /rp1/clk_wizard_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /rp2/axi_gpio_1/s_axi_aresetn (associated clock /rp2/axi_gpio_1/s_axi_aclk) is connected to reset source /rp2/proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /rp2/clk_wizard_1/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3469.547 ; gain = 68.797 ; free physical = 45155 ; free virtual = 144270
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd> 
## set curdesign [current_bd_design]
## create_bd_design -cell [get_bd_cells /rp1] rp1rm1
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/rp1rm1/rp1rm1.bd> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_2/gpio_io_i> is being overridden by the user with net <c_counter_binary_0_Q>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x8001_0000 [ 64K ]>.
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x4000_0000 [ 64K ]>.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to reset source /proc_sys_reset_1/peripheral_aresetn (synchronous to clock source /clk_wizard_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /s_axi_aclk.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/rp1rm1/rp1rm1.bd> 
## current_bd_design $curdesign
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x8001_0000 [ 64K ]>.
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x4000_0000 [ 64K ]>.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to reset source /proc_sys_reset_1/peripheral_aresetn (synchronous to clock source /clk_wizard_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /s_axi_aclk.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ui/bd_61fdcf3.ui> 
## set new_cell [create_bd_cell -type container -reference rp1rm1 rp1_temp]
## replace_bd_cell [get_bd_cells /rp1] $new_cell
## delete_bd_objs  [get_bd_cells /rp1]
## set_property name rp1 $new_cell
## current_bd_design [get_bd_designs rp1rm1]
## update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
## validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
## save_bd_design
## current_bd_design [get_bd_designs design_1]
## validate_bd_design
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: IP design_1_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1344] Reset pin /rp2/axi_gpio_1/s_axi_aresetn (associated clock /rp2/axi_gpio_1/s_axi_aclk) is connected to reset source /rp2/proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /rp2/clk_wizard_1/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /rp1/axi_gpio_0/s_axi_aresetn (associated clock /rp1/axi_gpio_0/s_axi_aclk) is connected to reset source /rp1/proc_sys_reset_1/peripheral_aresetn (synchronous to clock source /rp1/clk_wizard_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3723.598 ; gain = 0.000 ; free physical = 46403 ; free virtual = 145339
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd> 
## set curdesign [current_bd_design]
## create_bd_design -cell [get_bd_cells /rp2] rp2rm1
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/rp2rm1/rp2rm1.bd> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_3/gpio_io_i> is being overridden by the user with net <c_counter_binary_1_Q>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <GPIO>.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x8003_0000 [ 64K ]>.
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/axi_vip_1/Master_AXI' at <0x4000_0000 [ 64K ]>.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_1/s_axi_aresetn (associated clock /axi_gpio_1/s_axi_aclk) is connected to reset source /proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /clk_wizard_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /s_axi_aclk.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/rp2rm1/rp2rm1.bd> 
## current_bd_design $curdesign
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x8003_0000 [ 64K ]>.
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/axi_vip_1/Master_AXI' at <0x4000_0000 [ 64K ]>.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_1/s_axi_aresetn (associated clock /axi_gpio_1/s_axi_aclk) is connected to reset source /proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /clk_wizard_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /s_axi_aclk.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ui/bd_d2a7f9f4.ui> 
## set new_cell [create_bd_cell -type container -reference rp2rm1 rp2_temp]
## replace_bd_cell [get_bd_cells /rp2] $new_cell
## delete_bd_objs  [get_bd_cells /rp2]
## set_property name rp2 $new_cell
## current_bd_design [get_bd_designs rp2rm1]
## update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
## validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
## save_bd_design
## current_bd_design [get_bd_designs design_1]
## validate_bd_design
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: IP design_1_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1344] Reset pin /rp1/axi_gpio_0/s_axi_aresetn (associated clock /rp1/axi_gpio_0/s_axi_aclk) is connected to reset source /rp1/proc_sys_reset_1/peripheral_aresetn (synchronous to clock source /rp1/clk_wizard_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /rp2/axi_gpio_1/s_axi_aresetn (associated clock /rp2/axi_gpio_1/s_axi_aclk) is connected to reset source /rp2/proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /rp2/clk_wizard_1/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3733.395 ; gain = 0.000 ; free physical = 50508 ; free virtual = 149462
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd> 
# source enable_dfx_bdc.tcl
## current_bd_design [get_bd_designs design_1]
## set_property -dict [list CONFIG.ENABLE_DFX {true}] [get_bd_cells {rp1 rp2}]
## set_property -dict [list CONFIG.LOCK_PROPAGATE {true}] [get_bd_cells {rp1 rp2}]
## set_property APERTURES {0x80010000 64K} [get_bd_intf_pins /rp1/S_AXI]
## set_property APERTURES {0x80030000 64K} [get_bd_intf_pins /rp2/S_AXI]
## validate_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: IP design_1_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1344] Reset pin /rp1/axi_gpio_0/s_axi_aresetn (associated clock /rp1/axi_gpio_0/s_axi_aclk) is connected to reset source /rp1/proc_sys_reset_1/peripheral_aresetn (synchronous to clock source /rp1/clk_wizard_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /rp2/axi_gpio_1/s_axi_aresetn (associated clock /rp2/axi_gpio_1/s_axi_aclk) is connected to reset source /rp2/proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /rp2/clk_wizard_1/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /static_region/proc_sys_reset_0/peripheral_aresetn.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3733.395 ; gain = 0.000 ; free physical = 49003 ; free virtual = 148053
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd> 
# source run_impl.tcl
## make_wrapper -files [get_files ../vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
## add_files -norecurse ../vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
## update_compile_order -fileset sources_1
## add_files -fileset constrs_1 -norecurse ../constraints/pblocks.xdc
## import_files -fileset constrs_1 [get_files pblocks.xdc]
## add_files -fileset constrs_1 -norecurse ../constraints/timing.xdc
## import_files -fileset constrs_1 [get_files timing.xdc]
## generate_target all [get_files ../vivado_prj/vnoc_sharing.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/design_1_axi_noc_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/axi_noc_0 .
CONFIG.HAS_AXI_LITE                                 1
CONFIG.HAS_AXIS_CONTROL                             0
CONFIG.HAS_AXIS_STATUS                              0
CONFIG.HAS_SIGNAL_CONTROL                           0
CONFIG.HAS_SIGNAL_STATUS                            0
CONFIG.ALWAYS_HAVE_AXI_CLK                          0
CONFIG.INTF.intf_0.VLNV                             xilinx.com:interface:aximm_rtl:1.0
CONFIG.INTF.intf_0.PROTOCOL                         axi4lite
CONFIG.INTF.intf_0.MODE                             slave
CONFIG.INTF.intf_0.CDC_STAGES                       0
CONFIG.INTF.intf_0.SIGNAL.ARVALID.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARVALID.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARVALID.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARVALID.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARREADY.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARREADY.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARREADY.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARREADY.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWVALID.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWVALID.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWVALID.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWVALID.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWREADY.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWREADY.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWREADY.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWREADY.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.BVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.BVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.BVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.BVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.BREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.BREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.BREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.BREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.RVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.RVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.RVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.RREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.RREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.RREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.WVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.WVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.WVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.WREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.WREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.WREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWID.PRESENT              0
CONFIG.INTF.intf_0.SIGNAL.AWID.DECOUPLED            0
CONFIG.INTF.intf_0.SIGNAL.AWID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_0.SIGNAL.AWID.WIDTH                0
CONFIG.INTF.intf_0.SIGNAL.AWID.DIRECTION            s
CONFIG.INTF.intf_0.SIGNAL.AWID.RESOURCE             infer
CONFIG.INTF.intf_0.SIGNAL.AWID.MANAGEMENT           auto
CONFIG.INTF.intf_0.SIGNAL.AWADDR.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWADDR.WIDTH              32
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWADDR.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWADDR.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWLEN.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.WIDTH               8
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.AWLEN.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.AWLEN.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWBURST.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.WIDTH             2
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWBURST.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWBURST.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.WIDTH             4
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWPROT.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWPROT.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWPROT.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWPROT.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWREGION.PRESENT          1
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DECOUPLED        0
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_0.SIGNAL.AWREGION.WIDTH            4
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DIRECTION        s
CONFIG.INTF.intf_0.SIGNAL.AWREGION.RESOURCE         infer
CONFIG.INTF.intf_0.SIGNAL.AWREGION.MANAGEMENT       auto
CONFIG.INTF.intf_0.SIGNAL.AWQOS.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.AWQOS.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.AWQOS.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.AWQOS.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.AWUSER.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.WIDTH              0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWUSER.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWUSER.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.WID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.WID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.WID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.WID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.WID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.WID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.WDATA.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.WDATA.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WDATA.WIDTH               32
CONFIG.INTF.intf_0.SIGNAL.WDATA.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WDATA.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WDATA.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WSTRB.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WSTRB.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WSTRB.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WSTRB.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WLAST.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.WLAST.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WLAST.WIDTH               1
CONFIG.INTF.intf_0.SIGNAL.WLAST.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WLAST.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WLAST.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WUSER.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.BID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.BID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.BID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.BID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.BID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.BID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.BID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.BRESP.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.BRESP.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.BRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.BRESP.WIDTH               2
CONFIG.INTF.intf_0.SIGNAL.BRESP.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.BRESP.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.BRESP.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.BUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.BUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.BUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.BUSER.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARID.PRESENT              0
CONFIG.INTF.intf_0.SIGNAL.ARID.DECOUPLED            0
CONFIG.INTF.intf_0.SIGNAL.ARID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_0.SIGNAL.ARID.WIDTH                0
CONFIG.INTF.intf_0.SIGNAL.ARID.DIRECTION            s
CONFIG.INTF.intf_0.SIGNAL.ARID.RESOURCE             infer
CONFIG.INTF.intf_0.SIGNAL.ARID.MANAGEMENT           auto
CONFIG.INTF.intf_0.SIGNAL.ARADDR.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARADDR.WIDTH              32
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARADDR.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARADDR.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARLEN.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.WIDTH               8
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.ARLEN.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.ARLEN.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARBURST.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.WIDTH             2
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARBURST.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARBURST.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.WIDTH             4
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARPROT.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARPROT.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARPROT.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARPROT.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARREGION.PRESENT          1
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DECOUPLED        0
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_0.SIGNAL.ARREGION.WIDTH            4
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DIRECTION        s
CONFIG.INTF.intf_0.SIGNAL.ARREGION.RESOURCE         infer
CONFIG.INTF.intf_0.SIGNAL.ARREGION.MANAGEMENT       auto
CONFIG.INTF.intf_0.SIGNAL.ARQOS.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.ARQOS.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.ARQOS.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.ARQOS.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARUSER.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.WIDTH              0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARUSER.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARUSER.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.RID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.RID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.RID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.RID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.RID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.RID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.RDATA.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.RDATA.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RDATA.WIDTH               32
CONFIG.INTF.intf_0.SIGNAL.RDATA.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RDATA.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RDATA.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RRESP.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.RRESP.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RRESP.WIDTH               2
CONFIG.INTF.intf_0.SIGNAL.RRESP.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RRESP.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RRESP.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RLAST.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.RLAST.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RLAST.WIDTH               1
CONFIG.INTF.intf_0.SIGNAL.RLAST.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RLAST.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RLAST.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RUSER.MANAGEMENT          auto

INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 's_axi_reg'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/dfx_decoupler_0 .
CONFIG.HAS_AXI_LITE                                 1
CONFIG.HAS_AXIS_CONTROL                             0
CONFIG.HAS_AXIS_STATUS                              0
CONFIG.HAS_SIGNAL_CONTROL                           0
CONFIG.HAS_SIGNAL_STATUS                            0
CONFIG.ALWAYS_HAVE_AXI_CLK                          0
CONFIG.INTF.intf_0.VLNV                             xilinx.com:interface:aximm_rtl:1.0
CONFIG.INTF.intf_0.PROTOCOL                         axi4lite
CONFIG.INTF.intf_0.MODE                             slave
CONFIG.INTF.intf_0.CDC_STAGES                       0
CONFIG.INTF.intf_0.SIGNAL.ARVALID.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARVALID.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARVALID.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARVALID.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARREADY.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARREADY.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARREADY.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARREADY.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWVALID.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWVALID.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWVALID.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWVALID.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWREADY.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWREADY.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWREADY.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWREADY.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.BVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.BVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.BVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.BVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.BREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.BREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.BREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.BREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.RVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.RVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.RVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.RREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.RREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.RREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.WVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.WVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.WVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.WREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.WREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.WREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWID.PRESENT              0
CONFIG.INTF.intf_0.SIGNAL.AWID.DECOUPLED            0
CONFIG.INTF.intf_0.SIGNAL.AWID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_0.SIGNAL.AWID.WIDTH                0
CONFIG.INTF.intf_0.SIGNAL.AWID.DIRECTION            s
CONFIG.INTF.intf_0.SIGNAL.AWID.RESOURCE             infer
CONFIG.INTF.intf_0.SIGNAL.AWID.MANAGEMENT           auto
CONFIG.INTF.intf_0.SIGNAL.AWADDR.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWADDR.WIDTH              32
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWADDR.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWADDR.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWLEN.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.WIDTH               8
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.AWLEN.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.AWLEN.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWBURST.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.WIDTH             2
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWBURST.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWBURST.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.WIDTH             4
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWPROT.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWPROT.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWPROT.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWPROT.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWREGION.PRESENT          1
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DECOUPLED        0
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_0.SIGNAL.AWREGION.WIDTH            4
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DIRECTION        s
CONFIG.INTF.intf_0.SIGNAL.AWREGION.RESOURCE         infer
CONFIG.INTF.intf_0.SIGNAL.AWREGION.MANAGEMENT       auto
CONFIG.INTF.intf_0.SIGNAL.AWQOS.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.AWQOS.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.AWQOS.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.AWQOS.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.AWUSER.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.WIDTH              0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWUSER.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWUSER.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.WID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.WID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.WID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.WID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.WID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.WID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.WDATA.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.WDATA.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WDATA.WIDTH               32
CONFIG.INTF.intf_0.SIGNAL.WDATA.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WDATA.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WDATA.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WSTRB.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WSTRB.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WSTRB.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WSTRB.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WLAST.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.WLAST.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WLAST.WIDTH               1
CONFIG.INTF.intf_0.SIGNAL.WLAST.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WLAST.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WLAST.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WUSER.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.BID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.BID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.BID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.BID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.BID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.BID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.BID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.BRESP.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.BRESP.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.BRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.BRESP.WIDTH               2
CONFIG.INTF.intf_0.SIGNAL.BRESP.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.BRESP.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.BRESP.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.BUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.BUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.BUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.BUSER.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARID.PRESENT              0
CONFIG.INTF.intf_0.SIGNAL.ARID.DECOUPLED            0
CONFIG.INTF.intf_0.SIGNAL.ARID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_0.SIGNAL.ARID.WIDTH                0
CONFIG.INTF.intf_0.SIGNAL.ARID.DIRECTION            s
CONFIG.INTF.intf_0.SIGNAL.ARID.RESOURCE             infer
CONFIG.INTF.intf_0.SIGNAL.ARID.MANAGEMENT           auto
CONFIG.INTF.intf_0.SIGNAL.ARADDR.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARADDR.WIDTH              32
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARADDR.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARADDR.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARLEN.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.WIDTH               8
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.ARLEN.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.ARLEN.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARBURST.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.WIDTH             2
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARBURST.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARBURST.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.PRESENT           0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.WIDTH             4
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARPROT.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARPROT.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARPROT.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARPROT.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARREGION.PRESENT          1
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DECOUPLED        0
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_0.SIGNAL.ARREGION.WIDTH            4
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DIRECTION        s
CONFIG.INTF.intf_0.SIGNAL.ARREGION.RESOURCE         infer
CONFIG.INTF.intf_0.SIGNAL.ARREGION.MANAGEMENT       auto
CONFIG.INTF.intf_0.SIGNAL.ARQOS.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.ARQOS.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.ARQOS.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.ARQOS.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARUSER.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.WIDTH              0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARUSER.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARUSER.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.RID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.RID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.RID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.RID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.RID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.RID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.RDATA.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.RDATA.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RDATA.WIDTH               32
CONFIG.INTF.intf_0.SIGNAL.RDATA.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RDATA.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RDATA.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RRESP.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.RRESP.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RRESP.WIDTH               2
CONFIG.INTF.intf_0.SIGNAL.RRESP.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RRESP.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RRESP.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RLAST.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.RLAST.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RLAST.WIDTH               1
CONFIG.INTF.intf_0.SIGNAL.RLAST.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RLAST.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RLAST.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RUSER.MANAGEMENT          auto

INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 's_axi_reg'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/dfx_decoupler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/proc_sys_reset_0 .
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/smartconnect_0 .
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 1404 ms
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by XDC_generate is 1404 ms
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 915 ms
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by reg_generate is 916 ms
SSIT param value is 1
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/hw_handoff/design_1_versal_cips_0_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/hw_handoff/design_1_versal_cips_0_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/synth/design_1_versal_cips_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/versal_cips_0 .
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [BD 41-1662] The design 'rp2rm1_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/synth/rp2rm1_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/sim/rp2rm1_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/hdl/rp2rm1_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wizard_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/hw_handoff/rp2rm1_inst_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/hw_handoff/rp2rm1_inst_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/synth/rp2rm1_inst_0.hwdef
INFO: [BD 41-1662] The design 'rp1rm1_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/synth/rp1rm1_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/sim/rp1rm1_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/hdl/rp1rm1_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wizard_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/hw_handoff/rp1rm1_inst_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/hw_handoff/rp1rm1_inst_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/synth/rp1rm1_inst_0.hwdef
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Project 1-1718] Creating Partition Definition: design_1_rp1
INFO: [Project 1-1719] Creating Reconfigurable Module : rp1rm1_inst_0
INFO: [Project 1-1720] Partition Definition <design_1_rp1> has default Reconfigurable Module 'rp1rm1_inst_0'
INFO: [Project 1-1718] Creating Partition Definition: design_1_rp2
INFO: [Project 1-1719] Creating Reconfigurable Module : rp2rm1_inst_0
INFO: [Project 1-1720] Partition Definition <design_1_rp2> has default Reconfigurable Module 'rp2rm1_inst_0'
generate_target: Time (s): cpu = 00:01:06 ; elapsed = 00:01:32 . Memory (MB): peak = 3869.211 ; gain = 0.000 ; free physical = 54817 ; free virtual = 152636
## create_pr_configuration -name config_1 -partitions [list design_1_i/rp1:rp1rm1_inst_0 design_1_i/rp2:rp2rm1_inst_0 ]
create_pr_configuration: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3922.883 ; gain = 53.672 ; free physical = 54623 ; free virtual = 152444
## set_property PR_CONFIGURATION config_1 [get_runs impl_1]
## launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Project 1-1720] Partition Definition <design_1_rp1> has default Reconfigurable Module 'rp1rm1_inst_0'
INFO: [Project 1-1720] Partition Definition <design_1_rp2> has default Reconfigurable Module 'rp2rm1_inst_0'
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_sim_netlist.vhdl' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_sim_netlist.v' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_stub.vhdl' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_stub.v' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.dcp' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0_sim_netlist.vhdl' referenced by design 'rp2rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0_sim_netlist.v' referenced by design 'rp2rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0_stub.vhdl' referenced by design 'rp2rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0_stub.v' referenced by design 'rp2rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/rp2rm1_inst_0.dcp' referenced by design 'rp2rm1_inst_0' could not be found.
[Thu Jul  1 18:26:01 2021] Launched rp1rm1_inst_0_synth_1, rp2rm1_inst_0_synth_1, design_1_dfx_decoupler_0_0_synth_1, design_1_dfx_decoupler_1_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_smartconnect_0_0_synth_1, design_1_axi_noc_0_0_synth_1, rp1rm1_inst_0_proc_sys_reset_1_0_synth_1, rp1rm1_inst_0_axi_gpio_0_0_synth_1, rp1rm1_inst_0_c_counter_binary_0_0_synth_1, rp1rm1_inst_0_axi_vip_0_0_synth_1, rp1rm1_inst_0_axi_gpio_2_0_synth_1, rp1rm1_inst_0_clk_wizard_0_0_synth_1, rp2rm1_inst_0_axi_gpio_1_0_synth_1, rp2rm1_inst_0_proc_sys_reset_2_0_synth_1, rp2rm1_inst_0_clk_wizard_1_0_synth_1, rp2rm1_inst_0_c_counter_binary_1_0_synth_1, rp2rm1_inst_0_axi_vip_1_0_synth_1, rp2rm1_inst_0_axi_gpio_3_0_synth_1, synth_1...
Run output will be captured here:
rp1rm1_inst_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_synth_1/runme.log
rp2rm1_inst_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_synth_1/runme.log
design_1_dfx_decoupler_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/design_1_dfx_decoupler_0_0_synth_1/runme.log
design_1_dfx_decoupler_1_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/design_1_dfx_decoupler_1_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/design_1_smartconnect_0_0_synth_1/runme.log
design_1_axi_noc_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/design_1_axi_noc_0_0_synth_1/runme.log
rp1rm1_inst_0_proc_sys_reset_1_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_proc_sys_reset_1_0_synth_1/runme.log
rp1rm1_inst_0_axi_gpio_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_axi_gpio_0_0_synth_1/runme.log
rp1rm1_inst_0_c_counter_binary_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_c_counter_binary_0_0_synth_1/runme.log
rp1rm1_inst_0_axi_vip_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_axi_vip_0_0_synth_1/runme.log
rp1rm1_inst_0_axi_gpio_2_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_axi_gpio_2_0_synth_1/runme.log
rp1rm1_inst_0_clk_wizard_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_clk_wizard_0_0_synth_1/runme.log
rp2rm1_inst_0_axi_gpio_1_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_axi_gpio_1_0_synth_1/runme.log
rp2rm1_inst_0_proc_sys_reset_2_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_proc_sys_reset_2_0_synth_1/runme.log
rp2rm1_inst_0_clk_wizard_1_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_clk_wizard_1_0_synth_1/runme.log
rp2rm1_inst_0_c_counter_binary_1_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_c_counter_binary_1_0_synth_1/runme.log
rp2rm1_inst_0_axi_vip_1_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_axi_vip_1_0_synth_1/runme.log
rp2rm1_inst_0_axi_gpio_3_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_axi_gpio_3_0_synth_1/runme.log
synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/synth_1/runme.log
[Thu Jul  1 18:26:01 2021] Launched impl_1...
Run output will be captured here: /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 4058.949 ; gain = 136.066 ; free physical = 53650 ; free virtual = 151473
## wait_on_run impl_1
[Thu Jul  1 18:26:01 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2021.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2021.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDS2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_3.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_4.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_5.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_6.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
Sourcing tcl script '/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl'
invalid command name "internal::enable_all_devices"
    while executing
"internal::enable_all_devices"
    (file "/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl" line 1)
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/calibration.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_ca_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_ca_vref_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_read_mgchk.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_write_mgchk.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_dqs_gate.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_rd_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_rd_dbi_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_rd_vref_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_write_complex.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_write_dqs_to_dq.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_write_latency_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_write_prbs.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_wrlvl.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ddr_wrvref.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/function_dec.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/function_def.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/lpddr4_init_seq.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/lrdimm_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/skip_ddr_dqs_gate.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/skip_ddr_rd_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/skip_ddr_rd_dbi_cal.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/test_ddr4.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/test_lpddr4.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/xsdb_functions.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/register_dump.c'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/cal_reg_define.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/global_variable_define.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/internal_reg_define.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/mc_reg_define.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/ral_ddrmc_main.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/riu_reg_define.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/svdpi.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/vmm_ral.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/xsdb_reg_define.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/register_dump.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/make_gcc.bat'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_8be5_MC0_ddrc_0_phy' generated file not found '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/temp/make_gcc.sh'. Please regenerate to continue.
WARNING: [Vivado 12-8448] Reference module source file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/rp1rm1/rp1rm1.bd referred in sub-design design_1 is not added in project.
WARNING: [Vivado 12-8448] Reference module source file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/sources_1/bd/rp2rm1/rp2rm1.bd referred in sub-design design_1 is not added in project.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.188 ; gain = 8.004 ; free physical = 29923 ; free virtual = 128636
Command: link_design -top design_1_wrapper -part xcvc1902-vsva2197-2MP-e-S -reconfig_partitions {design_1_i/rp1 design_1_i/rp2}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_synth_1/rp1rm1_inst_0.dcp' for cell 'design_1_i/rp1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_synth_1/rp2rm1_inst_0.dcp' for cell 'design_1_i/rp2'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.dcp' for cell 'design_1_i/static_region/axi_noc_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_dfx_decoupler_0_0/design_1_dfx_decoupler_0_0.dcp' for cell 'design_1_i/static_region/dfx_decoupler_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_dfx_decoupler_1_0/design_1_dfx_decoupler_1_0.dcp' for cell 'design_1_i/static_region/dfx_decoupler_1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/static_region/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/static_region/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_0_0/rp1rm1_inst_0_axi_gpio_0_0.dcp' for cell 'design_1_i/rp1/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_2_0/rp1rm1_inst_0_axi_gpio_2_0.dcp' for cell 'design_1_i/rp1/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_vip_0_0/rp1rm1_inst_0_axi_vip_0_0.dcp' for cell 'design_1_i/rp1/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_c_counter_binary_0_0/rp1rm1_inst_0_c_counter_binary_0_0.dcp' for cell 'design_1_i/rp1/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_clk_wizard_0_0/rp1rm1_inst_0_clk_wizard_0_0.dcp' for cell 'design_1_i/rp1/clk_wizard_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_proc_sys_reset_1_0/rp1rm1_inst_0_proc_sys_reset_1_0.dcp' for cell 'design_1_i/rp1/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_1_0/rp2rm1_inst_0_axi_gpio_1_0.dcp' for cell 'design_1_i/rp2/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_3_0/rp2rm1_inst_0_axi_gpio_3_0.dcp' for cell 'design_1_i/rp2/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_vip_1_0/rp2rm1_inst_0_axi_vip_1_0.dcp' for cell 'design_1_i/rp2/axi_vip_1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_c_counter_binary_1_0/rp2rm1_inst_0_c_counter_binary_1_0.dcp' for cell 'design_1_i/rp2/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_clk_wizard_1_0/rp2rm1_inst_0_clk_wizard_1_0.dcp' for cell 'design_1_i/rp2/clk_wizard_1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_proc_sys_reset_2_0/rp2rm1_inst_0_proc_sys_reset_2_0.dcp' for cell 'design_1_i/rp2/proc_sys_reset_2'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2918.238 ; gain = 0.000 ; free physical = 24278 ; free virtual = 123028
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Calibrated.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/rp1/clk_wizard_0/inst/clock_primitive_inst/IBUF_clkin1_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/rp2/clk_wizard_1/inst/clock_primitive_inst/IBUF_clkin1_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/rp1/clk_wizard_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/rp2/clk_wizard_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/synth_1/design_1_wrapper/design_1_wrapper.ncr'
Reading Traffic File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/nsln/design_1.nts' for cell 'design_1_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 7 insts (0 INI), 6 paths (0 INI). After Merge: 7 insts (0 INI), 6 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/nsln/design_1.ncr' for cell 'design_1_i'
Skip Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp1rm1_inst_0_synth_1/rp1rm1_inst_0/rp1rm1_inst_0.ncr' for cell 'design_1_i/rp1'
Skip Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/rp2rm1_inst_0_synth_1/rp2rm1_inst_0/rp2rm1_inst_0.ncr' for cell 'design_1_i/rp2'
INFO: [Constraints 18-5243] Reading ELF File '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/ip_0/bd_8be5_MC0_ddrc_0_phy_ddrmc.elf' for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_proc_sys_reset_1_0/rp1rm1_inst_0_proc_sys_reset_1_0.xdc] for cell 'design_1_i/rp1/proc_sys_reset_1/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_proc_sys_reset_1_0/rp1rm1_inst_0_proc_sys_reset_1_0.xdc] for cell 'design_1_i/rp1/proc_sys_reset_1/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_0_0/rp1rm1_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_0_0/rp1rm1_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_0_0/rp1rm1_inst_0_axi_gpio_0_0.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_0_0/rp1rm1_inst_0_axi_gpio_0_0.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_2_0/rp1rm1_inst_0_axi_gpio_2_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_2/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_2_0/rp1rm1_inst_0_axi_gpio_2_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_2/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_2_0/rp1rm1_inst_0_axi_gpio_2_0.xdc] for cell 'design_1_i/rp1/axi_gpio_2/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_axi_gpio_2_0/rp1rm1_inst_0_axi_gpio_2_0.xdc] for cell 'design_1_i/rp1/axi_gpio_2/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_clk_wizard_0_0/rp1rm1_inst_0_clk_wizard_0_0_board.xdc] for cell 'design_1_i/rp1/clk_wizard_0/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_clk_wizard_0_0/rp1rm1_inst_0_clk_wizard_0_0_board.xdc] for cell 'design_1_i/rp1/clk_wizard_0/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_clk_wizard_0_0/rp1rm1_inst_0_clk_wizard_0_0.xdc] for cell 'design_1_i/rp1/clk_wizard_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3722.238 ; gain = 0.000 ; free physical = 30516 ; free virtual = 129292
INFO: [Timing 38-35] Done setting XDC timing constraints. [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_clk_wizard_0_0/rp1rm1_inst_0_clk_wizard_0_0.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_clk_wizard_0_0/rp1rm1_inst_0_clk_wizard_0_0.xdc:9]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4591.988 ; gain = 869.750 ; free physical = 33076 ; free virtual = 131869
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_clk_wizard_0_0/rp1rm1_inst_0_clk_wizard_0_0.xdc] for cell 'design_1_i/rp1/clk_wizard_0/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_proc_sys_reset_1_0/rp1rm1_inst_0_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/rp1/proc_sys_reset_1/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ip/rp1rm1_inst_0_proc_sys_reset_1_0/rp1rm1_inst_0_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/rp1/proc_sys_reset_1/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_proc_sys_reset_2_0/rp2rm1_inst_0_proc_sys_reset_2_0.xdc] for cell 'design_1_i/rp2/proc_sys_reset_2/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_proc_sys_reset_2_0/rp2rm1_inst_0_proc_sys_reset_2_0.xdc] for cell 'design_1_i/rp2/proc_sys_reset_2/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_1_0/rp2rm1_inst_0_axi_gpio_1_0_board.xdc] for cell 'design_1_i/rp2/axi_gpio_1/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_1_0/rp2rm1_inst_0_axi_gpio_1_0_board.xdc] for cell 'design_1_i/rp2/axi_gpio_1/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_1_0/rp2rm1_inst_0_axi_gpio_1_0.xdc] for cell 'design_1_i/rp2/axi_gpio_1/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_1_0/rp2rm1_inst_0_axi_gpio_1_0.xdc] for cell 'design_1_i/rp2/axi_gpio_1/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_3_0/rp2rm1_inst_0_axi_gpio_3_0_board.xdc] for cell 'design_1_i/rp2/axi_gpio_3/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_3_0/rp2rm1_inst_0_axi_gpio_3_0_board.xdc] for cell 'design_1_i/rp2/axi_gpio_3/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_3_0/rp2rm1_inst_0_axi_gpio_3_0.xdc] for cell 'design_1_i/rp2/axi_gpio_3/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_axi_gpio_3_0/rp2rm1_inst_0_axi_gpio_3_0.xdc] for cell 'design_1_i/rp2/axi_gpio_3/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_clk_wizard_1_0/rp2rm1_inst_0_clk_wizard_1_0_board.xdc] for cell 'design_1_i/rp2/clk_wizard_1/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_clk_wizard_1_0/rp2rm1_inst_0_clk_wizard_1_0_board.xdc] for cell 'design_1_i/rp2/clk_wizard_1/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_clk_wizard_1_0/rp2rm1_inst_0_clk_wizard_1_0.xdc] for cell 'design_1_i/rp2/clk_wizard_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_clk_wizard_1_0/rp2rm1_inst_0_clk_wizard_1_0.xdc:9]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_clk_wizard_1_0/rp2rm1_inst_0_clk_wizard_1_0.xdc] for cell 'design_1_i/rp2/clk_wizard_1/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_proc_sys_reset_2_0/rp2rm1_inst_0_proc_sys_reset_2_0_board.xdc] for cell 'design_1_i/rp2/proc_sys_reset_2/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/bd/rp2rm1_inst_0/ip/rp2rm1_inst_0_proc_sys_reset_2_0/rp2rm1_inst_0_proc_sys_reset_2_0_board.xdc] for cell 'design_1_i/rp2/proc_sys_reset_2/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/static_region/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/static_region/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_S01_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S01_AXI_nmu/bd_8be5_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_S01_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S01_AXI_nmu/bd_8be5_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/static_region/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/static_region/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_0/constraints/usr_constraints.xdc] for cell 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_0/constraints/usr_constraints.xdc] for cell 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/bd_70da_pspmc_0_0.xdc] for cell 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/bd_70da_pspmc_0_0.xdc] for cell 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/static_region/proc_sys_reset_0/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/static_region/proc_sys_reset_0/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/static_region/proc_sys_reset_0/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/static_region/proc_sys_reset_0/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_S05_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S05_AXI_nmu/bd_8be5_S05_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_S05_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S05_AXI_nmu/bd_8be5_S05_AXI_nmu_0_top_INST'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_S00_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S00_AXI_nmu/bd_8be5_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_S00_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S00_AXI_nmu/bd_8be5_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_S04_AXI_rpu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S04_AXI_rpu/bd_8be5_S04_AXI_rpu_0_top_INST'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_S04_AXI_rpu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S04_AXI_rpu/bd_8be5_S04_AXI_rpu_0_top_INST'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8be5_S02_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S02_AXI_nmu/bd_8be5_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8be5_S02_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S02_AXI_nmu/bd_8be5_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/xdc/bd_8be5_S03_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S03_AXI_nmu/bd_8be5_S03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/xdc/bd_8be5_S03_AXI_nmu_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/S03_AXI_nmu/bd_8be5_S03_AXI_nmu_0_top_INST'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/hdl/par/bd_8be5_MC0_ddrc_0_ip.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/hdl/par/bd_8be5_MC0_ddrc_0_ip.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'design_1_i/static_region/axi_noc_0/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_dfx_decoupler_1_0/design_1_dfx_decoupler_1_0.xdc] for cell 'design_1_i/static_region/dfx_decoupler_1/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_dfx_decoupler_1_0/design_1_dfx_decoupler_1_0.xdc] for cell 'design_1_i/static_region/dfx_decoupler_1/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_dfx_decoupler_0_0/design_1_dfx_decoupler_0_0.xdc] for cell 'design_1_i/static_region/dfx_decoupler_0/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.gen/sources_1/bd/design_1/ip/design_1_dfx_decoupler_0_0/design_1_dfx_decoupler_0_0.xdc] for cell 'design_1_i/static_region/dfx_decoupler_0/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/constrs_1/imports/constraints/pblocks.xdc]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/constrs_1/imports/constraints/pblocks.xdc]
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/constrs_1/imports/constraints/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/constrs_1/imports/constraints/timing.xdc:1]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.srcs/constrs_1/imports/constraints/timing.xdc]
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4591.996 ; gain = 0.000 ; free physical = 34393 ; free virtual = 133190
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 12 instances

37 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 4591.996 ; gain = 1858.809 ; free physical = 34391 ; free virtual = 133188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.164 ; gain = 103.871 ; free physical = 24564 ; free virtual = 123429

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20cd82c44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4700.164 ; gain = 0.000 ; free physical = 24043 ; free virtual = 122913

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_8be5_MC0_ddrc_0_phy, cache-ID = 52e9ff3c898c4803
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4715.309 ; gain = 0.000 ; free physical = 13345 ; free virtual = 112558
Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 152b07238

Time (s): cpu = 00:02:24 ; elapsed = 00:02:40 . Memory (MB): peak = 4715.309 ; gain = 15.145 ; free physical = 13341 ; free virtual = 112554

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 99 inverter(s) to 274 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1e73d30aa

Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 4739.305 ; gain = 39.141 ; free physical = 13414 ; free virtual = 112626
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 127 cells
INFO: [Opt 31-1021] In phase Retarget, 134 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1fcf5dd4f

Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 4739.305 ; gain = 39.141 ; free physical = 13375 ; free virtual = 112587
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 343 cells
INFO: [Opt 31-1021] In phase Constant propagation, 163 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 189b0825a

Time (s): cpu = 00:02:27 ; elapsed = 00:02:43 . Memory (MB): peak = 4739.305 ; gain = 39.141 ; free physical = 13056 ; free virtual = 112206
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 516 cells
INFO: [Opt 31-1021] In phase Sweep, 1056 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk_BUFG_inst to drive 23 load(s) on clock net design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 225e73b2d

Time (s): cpu = 00:02:28 ; elapsed = 00:02:44 . Memory (MB): peak = 4739.305 ; gain = 39.141 ; free physical = 12832 ; free virtual = 111983
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 225e73b2d

Time (s): cpu = 00:02:28 ; elapsed = 00:02:44 . Memory (MB): peak = 4739.305 ; gain = 39.141 ; free physical = 12815 ; free virtual = 111965
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1be4b216e

Time (s): cpu = 00:02:28 ; elapsed = 00:02:44 . Memory (MB): peak = 4739.305 ; gain = 39.141 ; free physical = 12787 ; free virtual = 111937
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 143 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |             127  |                                            134  |
|  Constant propagation         |               8  |             343  |                                            163  |
|  Sweep                        |               0  |             516  |                                           1056  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            143  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.305 ; gain = 0.000 ; free physical = 12688 ; free virtual = 111839
Ending Logic Optimization Task | Checksum: 1a6d00350

Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 4739.305 ; gain = 39.141 ; free physical = 12687 ; free virtual = 111837

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a6d00350

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.305 ; gain = 0.000 ; free physical = 12690 ; free virtual = 111840

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.305 ; gain = 0.000 ; free physical = 12690 ; free virtual = 111840
Ending Netlist Obfuscation Task | Checksum: 1a6d00350

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.305 ; gain = 0.000 ; free physical = 12687 ; free virtual = 111838
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:17 . Memory (MB): peak = 4739.305 ; gain = 147.309 ; free physical = 12687 ; free virtual = 111837
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4739.305 ; gain = 0.000 ; free physical = 12271 ; free virtual = 111436
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4745.242 ; gain = 5.938 ; free physical = 13257 ; free virtual = 112412
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 6674.820 ; gain = 1929.578 ; free physical = 22859 ; free virtual = 121983
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 22263 ; free virtual = 121390
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19432fa70

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 22321 ; free virtual = 121447
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 22295 ; free virtual = 121421

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c9e3df59

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21594 ; free virtual = 120833

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179d2f260

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21536 ; free virtual = 120786

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179d2f260

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21536 ; free virtual = 120786
Phase 1 Placer Initialization | Checksum: 179d2f260

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21466 ; free virtual = 120716

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1409ccabd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21263 ; free virtual = 120515

Phase 2.1.1.2 PBP: Clock Region Placement
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20676 ; free virtual = 119915
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1409ccabd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20640 ; free virtual = 119879

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1409ccabd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20524 ; free virtual = 119762

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: f9589367

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20516 ; free virtual = 119754

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: f9589367

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20513 ; free virtual = 119751
Phase 2.1.1 Partition Driven Placement | Checksum: f9589367

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20513 ; free virtual = 119751
Phase 2.1 Floorplanning | Checksum: cbbf796f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20471 ; free virtual = 119709

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ce216abf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20462 ; free virtual = 119700

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e1eb3095

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20455 ; free virtual = 119693

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 53 LUTNM shape to break, 24 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 36, two critical 17, total 44, new lutff created 9
INFO: [Physopt 32-1138] End 1 Pass. Optimized 52 nets or LUTs. Breaked 44 LUTs, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 27 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 6 existing cells and moved 27 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20178 ; free virtual = 119426
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20201 ; free virtual = 119449

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           44  |              8  |                    52  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              6  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           44  |             14  |                    53  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1b6d72684

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20234 ; free virtual = 119483
Phase 2.4 Global Placement Core | Checksum: 1af5485b5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20041 ; free virtual = 119295
Phase 2 Global Placement | Checksum: 1f0721cef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20045 ; free virtual = 119299

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aac6d135

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20032 ; free virtual = 119287

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ffb9c722

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 20001 ; free virtual = 119256

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 188004252

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 22039 ; free virtual = 121294

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1edb641e0

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21992 ; free virtual = 121246

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 185330c32

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21934 ; free virtual = 121190
Phase 3.3 Small Shape DP | Checksum: 1d1162405

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 19590 ; free virtual = 118866

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1d1162405

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 19487 ; free virtual = 118780

Phase 3.5 Optimize BEL assignments
Phase 3.5 Optimize BEL assignments | Checksum: 1f2348c08

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 19561 ; free virtual = 118860

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1f2348c08

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 19559 ; free virtual = 118858

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 211f835ed

Time (s): cpu = 00:01:22 ; elapsed = 00:01:09 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21140 ; free virtual = 120473
Phase 3 Detail Placement | Checksum: 211f835ed

Time (s): cpu = 00:01:23 ; elapsed = 00:01:09 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21136 ; free virtual = 120470

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21243 ; free virtual = 120556

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a710e4dd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.399 | TNS=-16.108 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b14e74db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21088 ; free virtual = 120404
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18c34c06e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21070 ; free virtual = 120386
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a710e4dd

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 21082 ; free virtual = 120398

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.186. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ad0b7b12

Time (s): cpu = 00:02:33 ; elapsed = 00:02:18 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 23503 ; free virtual = 122796

Time (s): cpu = 00:02:33 ; elapsed = 00:02:18 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 23505 ; free virtual = 122797
Phase 4.1 Post Commit Optimization | Checksum: 1ad0b7b12

Time (s): cpu = 00:02:33 ; elapsed = 00:02:18 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 23516 ; free virtual = 122808
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 23996 ; free virtual = 123322

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d308a624

Time (s): cpu = 00:02:38 ; elapsed = 00:02:23 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24018 ; free virtual = 123346

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d308a624

Time (s): cpu = 00:02:38 ; elapsed = 00:02:23 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24010 ; free virtual = 123338
Phase 4.3 Placer Reporting | Checksum: 1d308a624

Time (s): cpu = 00:02:38 ; elapsed = 00:02:23 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24011 ; free virtual = 123339

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24012 ; free virtual = 123340

Time (s): cpu = 00:02:38 ; elapsed = 00:02:23 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24012 ; free virtual = 123340
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c7181e38

Time (s): cpu = 00:02:38 ; elapsed = 00:02:23 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24011 ; free virtual = 123339
Ending Placer Task | Checksum: 18c539bf5

Time (s): cpu = 00:02:38 ; elapsed = 00:02:23 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24009 ; free virtual = 123337
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:59 ; elapsed = 00:02:38 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 24156 ; free virtual = 123486
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 23934 ; free virtual = 123286
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 23923 ; free virtual = 123256
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.67 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 23826 ; free virtual = 123167
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 22869 ; free virtual = 122191
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.24 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 22832 ; free virtual = 122154
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 12.54s |  WALL: 11.81s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 27609 ; free virtual = 126893

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-1.014 |
Phase 1 Physical Synthesis Initialization | Checksum: c7de3df3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 28888 ; free virtual = 128193
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-1.014 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c7de3df3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 28891 ; free virtual = 128196

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-1.014 |
INFO: [Physopt 32-710] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-0.163 |
INFO: [Physopt 32-710] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.020 | TNS=-0.054 |
INFO: [Physopt 32-710] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid. Critical path length was reduced through logic transformation on cell design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.033 |
INFO: [Physopt 32-710] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid. Critical path length was reduced through logic transformation on cell design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.016 |
INFO: [Physopt 32-662] Processed net design_1_i/static_region/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[173].  Did not re-place instance design_1_i/static_region/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[173]
INFO: [Physopt 32-702] Processed net design_1_i/static_region/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[173]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst/m_axi_lpd_awaddr[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0/O6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[4]_INST_0_i_3_n_0.  Did not re-place instance design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[4]_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_i/static_region/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[4]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: c7de3df3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30621 ; free virtual = 129952

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: c7de3df3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30621 ; free virtual = 129952
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30633 ; free virtual = 129963
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30628 ; free virtual = 129953
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.007 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.193  |          1.014  |            0  |              0  |                     5  |           0  |           2  |  00:00:10  |
|  Total          |          0.193  |          1.014  |            0  |              0  |                     5  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30618 ; free virtual = 129946
Ending Physical Synthesis Task | Checksum: 1dadb94b1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30627 ; free virtual = 129955
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30716 ; free virtual = 130050
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30597 ; free virtual = 129937
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30378 ; free virtual = 129699
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1b30a6b5 ConstDB: 0 ShapeSum: b332d5d2 RouteDB: 25fd2b12

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6674.820 ; gain = 0.000 ; free physical = 30271 ; free virtual = 129652
Phase 1 Build RT Design | Checksum: 1c8d6071d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 6682.074 ; gain = 7.254 ; free physical = 29217 ; free virtual = 128515
Post Restoration Checksum: NetGraph: c6a23540 NumContArr: b6d46d10 Constraints: 587389e3 Timing: 0
INFO: [DRC 23-27] Running DRC with 8 threads

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d5ea2c33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6714.086 ; gain = 39.266 ; free physical = 29684 ; free virtual = 128983

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d5ea2c33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6714.086 ; gain = 39.266 ; free physical = 29732 ; free virtual = 129031

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 12d0dfda2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 29613 ; free virtual = 128911

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b00b0bc6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 29499 ; free virtual = 128798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 221795a8d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 29475 ; free virtual = 128774

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5921
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4408
  Number of Partially Routed Nets     = 1513
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 221795a8d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 29443 ; free virtual = 128742
Phase 3.1 Global Routing | Checksum: 221795a8d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 29442 ; free virtual = 128740
Phase 3 Initial Routing | Checksum: 225df56ed

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 29158 ; free virtual = 128458

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.047 | TNS=-0.087 | WHS=0.044  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1e42eb86d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28791 ; free virtual = 128116

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.057 | TNS=-0.107 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 167069aec

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28794 ; free virtual = 128111

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 1575bcdd2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28783 ; free virtual = 128109
Phase 4 Rip-up And Reroute | Checksum: 1575bcdd2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28779 ; free virtual = 128109

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14759470c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28783 ; free virtual = 128087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.047 | TNS=-0.087 | WHS=0.044  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: edf8db3a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28775 ; free virtual = 128079

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: edf8db3a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28773 ; free virtual = 128077
Phase 5 Delay and Skew Optimization | Checksum: edf8db3a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28771 ; free virtual = 128075

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: edf8db3a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28711 ; free virtual = 128015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.047 | TNS=-0.087 | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: edf8db3a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28687 ; free virtual = 127991
Phase 6 Post Hold Fix | Checksum: edf8db3a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28686 ; free virtual = 127991

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: f4258034

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28635 ; free virtual = 127948
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.023  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 7.1 Delay CleanUp | Checksum: f4258034

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28606 ; free virtual = 127919

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 1955df02e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28611 ; free virtual = 127928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.023  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 7.2 Hold Fix Iter | Checksum: 1955df02e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28602 ; free virtual = 127923
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 16cf59a66

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28616 ; free virtual = 127939

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0374288 %
  Global Horizontal Routing Utilization  = 0.0979701 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 192b71bce

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28601 ; free virtual = 127930

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 192b71bce

Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 6883.727 ; gain = 208.906 ; free physical = 28600 ; free virtual = 127926

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 104a34431

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 6900.078 ; gain = 225.258 ; free physical = 28512 ; free virtual = 127840

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.023  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 104a34431

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 6900.078 ; gain = 225.258 ; free physical = 28472 ; free virtual = 127800
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 6900.078 ; gain = 225.258 ; free physical = 28638 ; free virtual = 127986

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 6900.078 ; gain = 225.258 ; free physical = 28634 ; free virtual = 127982
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 6900.078 ; gain = 0.000 ; free physical = 28592 ; free virtual = 127974
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6900.078 ; gain = 0.000 ; free physical = 28535 ; free virtual = 127913
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6900.086 ; gain = 0.000 ; free physical = 26892 ; free virtual = 126217
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for IO_VREF[0].I_VREF
INFO: [Power 33-23] Power model is not available for u_ddrmc_riu
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
189 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6940.234 ; gain = 40.148 ; free physical = 25263 ; free virtual = 124607
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6940.234 ; gain = 0.000 ; free physical = 25862 ; free virtual = 125229
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6940.234 ; gain = 0.000 ; free physical = 25606 ; free virtual = 124986
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_i_rp1_rp1rm1_inst_0_routed.dcp' has been generated.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.59 . Memory (MB): peak = 6940.234 ; gain = 0.000 ; free physical = 25299 ; free virtual = 124681
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_i_rp2_rp2rm1_inst_0_routed.dcp' has been generated.
Command: write_device_image -force -no_partial_pdifile -file design_1_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CSUC-1] Unconnected channel: HW Debug port design_1_i/static_region/versal_cips_0/PMC_NOC_AXI_0_wid[15:0] has 16 unconnected channels.  Unconnected channels may cause errors during implementation.  Since this port cannot be removed, please connect this port or remove the associated debug core.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_rp1" Reconfigurable Module "design_1_i/rp1"
Partition "pblock_rp2" Reconfigurable Module "design_1_i/rp2"
INFO: [Vivado 12-8265] Design contains reconfigurable partitions, but no partial pdi files will be generated since -no_partial_pdifile option was specified.
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 8128128 bits
Writing CDO partition ./design_1_wrapper.rcdo...
Writing NPI partition ./design_1_wrapper.rnpi...
Generating bif file design_1_wrapper.bif for base design.

Generating CIPS Files... 
INFO: [Hsi 55-2053] elapsed time for repository (/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/embeddedsw) loading 0 seconds
/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/gnu/microblaze/lin
WARNING: CONFIG.C_PSS_REF_CLK_FREQ not found. Using default value for XPAR_PSU_PSS_REF_CLK_FREQ_HZ.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Include files for this library have already been copied.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Compiling Xilpdi Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Compiling XilPLMI Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Compiling XilLoader Library
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:575: warning: "CRP_RST_NONPS" redefined
  575 | #define CRP_RST_NONPS  (CRP_BASEADDR + 0X00000320U)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:821: note: this is the location of the previous definition
  821 | #define CRP_RST_NONPS    (0xF1260320U)
      | 
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:582: warning: "CRP_RST_PS" redefined
  582 | #define CRP_RST_PS  (CRP_BASEADDR + 0x0000031CU)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:817: note: this is the location of the previous definition
  817 | #define CRP_RST_PS    (0xF126031CU)
      | 
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Compiling XilPM Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Compiling XilSecure Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Compiling XilPuf Library
Finished building libraries sequentially.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
xsysmonpsv_intr.c: In function 'XSysMonPsv_AlarmEventHandler':
xsysmonpsv_intr.c:413:33: warning: comparison of unsigned expression in '< 0' is always false [-Wtype-limits]
  413 |   for(SupplyNum = 0U; SupplyNum < (u32)EndList; SupplyNum++) {
      |                                 ^
xipipsu.c: In function 'XIpiPsu_ReadMessage':
xipipsu.c:269:1: warning: label 'END' defined but not used [-Wunused-label]
  269 | END:
      | ^~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:997:81: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
  997 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                                 ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from xiomodule_extra.c:32:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_selftest.c:31:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule.c:39:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_uart_intr.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_uart.c:36:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_l.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_stats.c:30:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
microblaze_sleep.c:69:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   69 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
In file included from xemacps_g.c:16:
../../../include/xparameters.h:335:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  335 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:33:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0'
   33 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:349:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  349 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:44:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0'
   44 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating static_region_versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
INFO: [Project 1-1179] Generating design_1_wrapper.bif file ...
Running bootgen.
Found bootgen at /proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen
Running '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen -arch versal -image design_1_wrapper.bif -w -o ./design_1_wrapper.pdi'


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:11:31
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

[WARNING]: BOOTGEN_POST_PROCESSING is enabled, CDOs will be post processed

[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
217 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:05:06 ; elapsed = 00:05:14 . Memory (MB): peak = 8429.402 ; gain = 1225.039 ; free physical = 25846 ; free virtual = 125267
Command: write_device_image -force -cell design_1_i/rp1 -file design_1_i_rp1_rp1rm1_inst_0_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CSUC-1] Unconnected channel: HW Debug port design_1_i/static_region/versal_cips_0/PMC_NOC_AXI_0_wid[15:0] has 16 unconnected channels.  Unconnected channels may cause errors during implementation.  Since this port cannot be removed, please connect this port or remove the associated debug core.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_rp1" Reconfigurable Module "design_1_i/rp1"
Partition "pblock_rp2" Reconfigurable Module "design_1_i/rp2"
INFO: [Vivado 12-8266] No full design pdi will be created with the use of the -cell option.
Process Partition "pblock_rp1"
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-5003] Per-Frame CRC checking will be used for DFX bitstreams.
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 4166784 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm1_inst_0_partial.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm1_inst_0_partial.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 63104 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm1_inst_0_partial_mask.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm1_inst_0_partial_mask.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 12416 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm1_inst_0_partial_unmask.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm1_inst_0_partial_unmask.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 1024 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm1_inst_0_partial_clear.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm1_inst_0_partial_shutdown.rnpi...
Writing NPI partition ./design_1_i_rp1_rp1rm1_inst_0_partial_shutdown.txt...
Generating bif file design_1_i_rp1_rp1rm1_inst_0_partial.bif for partial pdi

Generating CIPS Files... 
/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/gnu/microblaze/lin
WARNING: CONFIG.C_PSS_REF_CLK_FREQ not found. Using default value for XPAR_PSU_PSS_REF_CLK_FREQ_HZ.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Include files for this library have already been copied.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Compiling Xilpdi Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Compiling XilPLMI Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Compiling XilLoader Library
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:575: warning: "CRP_RST_NONPS" redefined
  575 | #define CRP_RST_NONPS  (CRP_BASEADDR + 0X00000320U)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:821: note: this is the location of the previous definition
  821 | #define CRP_RST_NONPS    (0xF1260320U)
      | 
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:582: warning: "CRP_RST_PS" redefined
  582 | #define CRP_RST_PS  (CRP_BASEADDR + 0x0000031CU)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:817: note: this is the location of the previous definition
  817 | #define CRP_RST_PS    (0xF126031CU)
      | 
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Compiling XilPM Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Compiling XilSecure Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Compiling XilPuf Library
Finished building libraries sequentially.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
xipipsu.c: In function 'XIpiPsu_ReadMessage':
xipipsu.c:269:1: warning: label 'END' defined but not used [-Wunused-label]
  269 | END:
      | ^~~
xsysmonpsv_intr.c: In function 'XSysMonPsv_AlarmEventHandler':
xsysmonpsv_intr.c:413:33: warning: comparison of unsigned expression in '< 0' is always false [-Wtype-limits]
  413 |   for(SupplyNum = 0U; SupplyNum < (u32)EndList; SupplyNum++) {
      |                                 ^
In file included from xiomodule_extra.c:32:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_uart_intr.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:997:81: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
  997 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                                 ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from xiomodule_selftest.c:31:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule.c:39:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_uart.c:36:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xemacps_g.c:16:
../../../include/xparameters.h:335:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  335 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:33:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0'
   33 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:349:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  349 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:44:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0'
   44 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from xiomodule_l.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_stats.c:30:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
microblaze_sleep.c:69:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   69 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating static_region_versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
INFO: [Project 1-1179] Generating design_1_i_rp1_rp1rm1_inst_0_partial.bif file ...
Running bootgen.
Found bootgen at /proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen
Running '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen -arch versal -image design_1_i_rp1_rp1rm1_inst_0_partial.bif -w -o ./design_1_i_rp1_rp1rm1_inst_0_partial.pdi'


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:11:31
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

[WARNING]: BOOTGEN_POST_PROCESSING is enabled, CDOs will be post processed

[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
236 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:06:46 ; elapsed = 00:06:53 . Memory (MB): peak = 8670.059 ; gain = 240.656 ; free physical = 28849 ; free virtual = 128359
Command: write_device_image -force -cell design_1_i/rp2 -file design_1_i_rp2_rp2rm1_inst_0_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CSUC-1] Unconnected channel: HW Debug port design_1_i/static_region/versal_cips_0/PMC_NOC_AXI_0_wid[15:0] has 16 unconnected channels.  Unconnected channels may cause errors during implementation.  Since this port cannot be removed, please connect this port or remove the associated debug core.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_rp1" Reconfigurable Module "design_1_i/rp1"
Partition "pblock_rp2" Reconfigurable Module "design_1_i/rp2"
INFO: [Vivado 12-8266] No full design pdi will be created with the use of the -cell option.
Process Partition "pblock_rp2"
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-5003] Per-Frame CRC checking will be used for DFX bitstreams.
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 6308480 bits.
Writing CDO partition ./design_1_i_rp2_rp2rm1_inst_0_partial.rcdo...
Writing NPI partition ./design_1_i_rp2_rp2rm1_inst_0_partial.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 69120 bits.
Writing CDO partition ./design_1_i_rp2_rp2rm1_inst_0_partial_mask.rcdo...
Writing NPI partition ./design_1_i_rp2_rp2rm1_inst_0_partial_mask.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 14848 bits.
Writing CDO partition ./design_1_i_rp2_rp2rm1_inst_0_partial_unmask.rcdo...
Writing NPI partition ./design_1_i_rp2_rp2rm1_inst_0_partial_unmask.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 1024 bits.
Writing CDO partition ./design_1_i_rp2_rp2rm1_inst_0_partial_clear.rcdo...
Writing NPI partition ./design_1_i_rp2_rp2rm1_inst_0_partial_shutdown.rnpi...
Writing NPI partition ./design_1_i_rp2_rp2rm1_inst_0_partial_shutdown.txt...
Generating bif file design_1_i_rp2_rp2rm1_inst_0_partial.bif for partial pdi

Generating CIPS Files... 
/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/gnu/microblaze/lin
WARNING: CONFIG.C_PSS_REF_CLK_FREQ not found. Using default value for XPAR_PSU_PSS_REF_CLK_FREQ_HZ.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Include files for this library have already been copied.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Compiling Xilpdi Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Compiling XilPLMI Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Compiling XilLoader Library
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:575: warning: "CRP_RST_NONPS" redefined
  575 | #define CRP_RST_NONPS  (CRP_BASEADDR + 0X00000320U)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:821: note: this is the location of the previous definition
  821 | #define CRP_RST_NONPS    (0xF1260320U)
      | 
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:582: warning: "CRP_RST_PS" redefined
  582 | #define CRP_RST_PS  (CRP_BASEADDR + 0x0000031CU)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:817: note: this is the location of the previous definition
  817 | #define CRP_RST_PS    (0xF126031CU)
      | 
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Compiling XilPM Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Compiling XilSecure Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Compiling XilPuf Library
Finished building libraries sequentially.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
xsysmonpsv_intr.c: In function 'XSysMonPsv_AlarmEventHandler':
xsysmonpsv_intr.c:413:33: warning: comparison of unsigned expression in '< 0' is always false [-Wtype-limits]
  413 |   for(SupplyNum = 0U; SupplyNum < (u32)EndList; SupplyNum++) {
      |                                 ^
In file included from xiomodule.c:39:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_uart.c:36:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_extra.c:32:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_uart_intr.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_selftest.c:31:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:997:81: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
  997 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                                 ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
xipipsu.c: In function 'XIpiPsu_ReadMessage':
xipipsu.c:269:1: warning: label 'END' defined but not used [-Wunused-label]
  269 | END:
      | ^~~
microblaze_sleep.c:69:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   69 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
In file included from xiomodule_l.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xemacps_g.c:16:
../../../include/xparameters.h:335:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  335 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:33:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0'
   33 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:349:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  349 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:44:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0'
   44 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from xiomodule_stats.c:30:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating static_region_versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
INFO: [Project 1-1179] Generating design_1_i_rp2_rp2rm1_inst_0_partial.bif file ...
Running bootgen.
Found bootgen at /proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen
Running '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen -arch versal -image design_1_i_rp2_rp2rm1_inst_0_partial.bif -w -o ./design_1_i_rp2_rp2rm1_inst_0_partial.pdi'


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:11:31
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

[WARNING]: BOOTGEN_POST_PROCESSING is enabled, CDOs will be post processed

[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
255 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:07:28 ; elapsed = 00:07:35 . Memory (MB): peak = 8758.137 ; gain = 88.078 ; free physical = 43921 ; free virtual = 143539
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell design_1_i/rp1. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell design_1_i/rp2. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Locking Netlist...
Locking Placement...
WARNING: [Constraints 18-4434] Global Clock Buffer 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Locking Routing...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 8782.141 ; gain = 0.000 ; free physical = 41954 ; free virtual = 142018
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/VNOC_sharing/vivado_prj/vnoc_sharing.runs/impl_1/design_1_wrapper_routed_bb.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8782.141 ; gain = 0.000 ; free physical = 41543 ; free virtual = 141255
INFO: [Common 17-206] Exiting Vivado at Thu Jul  1 19:05:07 2021...
[Thu Jul  1 19:05:12 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:26:15 ; elapsed = 00:39:11 . Memory (MB): peak = 4058.949 ; gain = 0.000 ; free physical = 46523 ; free virtual = 146226
