library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity gray1 is
	port (
		clk : in std_logic;
		rst : in std_logic;
		output : out std_logic_vector(3 downto 1));
end gray1;

architecture FSM of gray1 is
end FSM;