Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto a3d76c4a55bb45e38843dbe2e1904ddc --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_down_neg_behav xil_defaultlib.tb_down_neg xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T [D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/t_counters/t_counters.srcs/sources_1/new/down_ned_counter.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T [D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/t_counters/t_counters.srcs/sources_1/new/down_ned_counter.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T [D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/t_counters/t_counters.srcs/sources_1/new/down_ned_counter.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T [D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/t_counters/t_counters.srcs/sources_1/new/down_ned_counter.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.t_ff
Compiling module xil_defaultlib.down_ned_counter
Compiling module xil_defaultlib.tb_down_neg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_down_neg_behav
