Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-M2TPG58
Date:        Sat Nov 27 12:57:33 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro tens_syn.prj
ProductType: synplify_pro




log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 12:57:34 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 12:57:34 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 12:57:34 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 12:57:34 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
New HDL Analyst: enabled
Removed file: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Test_VHDL.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:01:16 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:01:16 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:01:16 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 13:01:16 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\tens\tens_implmnt\tens.srr
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:03:21 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:03:21 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:03:21 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 13:03:21 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\dsw_pwrok.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:43 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:43 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:43 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 13:04:45 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:45 2021

multi_srs_gen completed
# Sat Nov 27 13:04:45 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:45 2021

premap completed with warnings
# Sat Nov 27 13:04:46 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:50 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:50 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:50 2021

compiler completed
# Sat Nov 27 13:04:50 2021

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:50 2021
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 13:04:51 2021
Up-To-Date: premap. No run necessary
Complete: Compile on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\tens\tens_implmnt\tens.srr
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:18:03 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:18:03 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:18:03 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 13:18:04 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 13:18:04 2021

multi_srs_gen completed
# Sat Nov 27 13:18:04 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 13:18:04 2021

premap completed with warnings
# Sat Nov 27 13:18:05 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Sat Nov 27 13:18:05 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Sat Nov 27 13:18:05 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Sat Nov 27 13:18:11 2021

Return Code: 1
Run Time:00h:00m:06s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:20:44 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:20:44 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:20:44 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 13:20:44 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:21:26 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:21:26 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:21:26 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 13:21:26 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:24:47 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:24:47 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:24:47 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 13:24:47 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:25:30 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:25:30 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:25:30 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 13:25:30 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 13:29:07 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 13:29:07 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 13:29:07 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 13:29:08 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 13:29:08 2021

multi_srs_gen completed
# Sat Nov 27 13:29:08 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 13:29:08 2021

premap completed with warnings
# Sat Nov 27 13:29:09 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\tens\tens_implmnt\tens.srr
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:18 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:18 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:18 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 14:35:18 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:33 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:33 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:33 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 14:35:35 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:35 2021

multi_srs_gen completed
# Sat Nov 27 14:35:35 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 14:35:35 2021

premap completed with warnings
# Sat Nov 27 14:35:35 2021

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 14:36:12 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 14:36:12 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 14:36:12 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 14:36:12 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 14:37:31 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 14:37:31 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 14:37:31 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 14:37:32 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 14:37:32 2021

multi_srs_gen completed
# Sat Nov 27 14:37:32 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 14:37:32 2021

premap completed with warnings
# Sat Nov 27 14:37:33 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:09 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:09 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:09 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 14:39:09 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:32 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:32 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:32 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 14:39:33 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:34 2021

multi_srs_gen completed
# Sat Nov 27 14:39:34 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 14:39:34 2021

premap completed with warnings
# Sat Nov 27 14:39:34 2021

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 15:23:45 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 15:23:45 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 15:23:45 2021
Warning: File does not exist: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd
Warning: File does not exist: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd
Warning: File does not exist: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 15:23:47 2021

Return Code: 2
Run Time:00h:00m:02s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 15:24:17 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 15:24:17 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 15:24:17 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 15:24:18 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 15:24:18 2021

multi_srs_gen completed
# Sat Nov 27 15:24:19 2021

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 15:24:19 2021

premap completed with warnings
# Sat Nov 27 15:24:19 2021

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Sat Nov 27 15:24:19 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Sat Nov 27 15:24:19 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Sat Nov 27 15:24:26 2021

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 15:25:44 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 15:25:44 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 15:25:44 2021
Warning: File does not exist: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd
Warning: File does not exist: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en_vh.vhd
Warning: File does not exist: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccsa_vr_en_vh.vhd
Warning: File does not exist: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 15:25:46 2021

Return Code: 2
Run Time:00h:00m:02s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 15:26:15 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 15:26:15 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 15:26:15 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 15:26:16 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 15:26:16 2021

multi_srs_gen completed
# Sat Nov 27 15:26:16 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 15:26:16 2021

premap completed with warnings
# Sat Nov 27 15:26:17 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Sat Nov 27 15:26:17 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Sat Nov 27 15:26:17 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Sat Nov 27 15:26:23 2021

Return Code: 1
Run Time:00h:00m:06s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 18:19:42 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 18:19:42 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 18:19:42 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Sat Nov 27 18:19:42 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Opening object source file c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\top.vhd
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: compile in foreground


Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:02 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:02 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:02 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Sat Nov 27 18:20:03 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:03 2021

multi_srs_gen completed
# Sat Nov 27 18:20:03 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:03 2021

premap completed with warnings
# Sat Nov 27 18:20:04 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt
log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:18 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:18 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:18 2021

compiler completed
# Sat Nov 27 18:20:18 2021

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:18 2021
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:18 2021
Up-To-Date: premap. No run necessary
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:18 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Sat Nov 27 18:20:18 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Sat Nov 27 18:20:25 2021

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
