#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("param_I_h_V_address0", 2, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("param_I_h_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("param_I_h_V_d0", 6, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("param_I_h_V_q0", 6, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("param_I_h_V_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("param_I_w_V_address0", 2, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("param_I_w_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("param_I_w_V_d0", 6, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("param_I_w_V_q0", 6, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("param_I_w_V_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("param_I_c_V_address0", 2, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("param_I_c_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("param_I_c_V_d0", 6, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("param_I_c_V_q0", 6, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("param_I_c_V_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("param_O_h_V_address0", 2, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("param_O_h_V_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("param_O_h_V_d0", 6, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("param_O_h_V_q0", 6, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("param_O_h_V_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("param_O_w_V_address0", 2, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("param_O_w_V_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("param_O_w_V_d0", 6, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("param_O_w_V_q0", 6, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("param_O_w_V_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("param_O_c_V_address0", 2, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("param_O_c_V_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("param_O_c_V_d0", 6, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("param_O_c_V_q0", 6, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("param_O_c_V_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("param_K_V_address0", 2, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("param_K_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("param_K_V_d0", 6, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("param_K_V_q0", 6, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("param_K_V_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("param_S_V_address0", 2, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("param_S_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("param_S_V_d0", 6, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("param_S_V_q0", 6, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("param_S_V_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("param_P_V_address0", 2, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("param_P_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("param_P_V_d0", 6, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("param_P_V_q0", 6, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("param_P_V_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("param_norm_V_address0", 2, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("param_norm_V_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("param_norm_V_d0", 1, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("param_norm_V_q0", 1, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("param_norm_V_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("param_sig_V_address0", 2, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("param_sig_V_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("param_sig_V_d0", 1, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("param_sig_V_q0", 1, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("param_sig_V_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("stream_i_V_V_dout", 18, hls_in, 11, "ap_fifo", "fifo_data", 1),
	Port_Property("stream_i_V_V_empty_n", 1, hls_in, 11, "ap_fifo", "fifo_status", 1),
	Port_Property("stream_i_V_V_read", 1, hls_out, 11, "ap_fifo", "fifo_update", 1),
	Port_Property("kernel_0_V_V_dout", 18, hls_in, 12, "ap_fifo", "fifo_data", 1),
	Port_Property("kernel_0_V_V_empty_n", 1, hls_in, 12, "ap_fifo", "fifo_status", 1),
	Port_Property("kernel_0_V_V_read", 1, hls_out, 12, "ap_fifo", "fifo_update", 1),
	Port_Property("kernel_1_V_V_dout", 18, hls_in, 13, "ap_fifo", "fifo_data", 1),
	Port_Property("kernel_1_V_V_empty_n", 1, hls_in, 13, "ap_fifo", "fifo_status", 1),
	Port_Property("kernel_1_V_V_read", 1, hls_out, 13, "ap_fifo", "fifo_update", 1),
	Port_Property("kernel_2_V_V_dout", 18, hls_in, 14, "ap_fifo", "fifo_data", 1),
	Port_Property("kernel_2_V_V_empty_n", 1, hls_in, 14, "ap_fifo", "fifo_status", 1),
	Port_Property("kernel_2_V_V_read", 1, hls_out, 14, "ap_fifo", "fifo_update", 1),
	Port_Property("bias_0_V_V_dout", 18, hls_in, 15, "ap_fifo", "fifo_data", 1),
	Port_Property("bias_0_V_V_empty_n", 1, hls_in, 15, "ap_fifo", "fifo_status", 1),
	Port_Property("bias_0_V_V_read", 1, hls_out, 15, "ap_fifo", "fifo_update", 1),
	Port_Property("bias_1_V_V_dout", 18, hls_in, 16, "ap_fifo", "fifo_data", 1),
	Port_Property("bias_1_V_V_empty_n", 1, hls_in, 16, "ap_fifo", "fifo_status", 1),
	Port_Property("bias_1_V_V_read", 1, hls_out, 16, "ap_fifo", "fifo_update", 1),
	Port_Property("bias_2_V_V_dout", 18, hls_in, 17, "ap_fifo", "fifo_data", 1),
	Port_Property("bias_2_V_V_empty_n", 1, hls_in, 17, "ap_fifo", "fifo_status", 1),
	Port_Property("bias_2_V_V_read", 1, hls_out, 17, "ap_fifo", "fifo_update", 1),
	Port_Property("mean_0_V_V_dout", 18, hls_in, 18, "ap_fifo", "fifo_data", 1),
	Port_Property("mean_0_V_V_empty_n", 1, hls_in, 18, "ap_fifo", "fifo_status", 1),
	Port_Property("mean_0_V_V_read", 1, hls_out, 18, "ap_fifo", "fifo_update", 1),
	Port_Property("mean_1_V_V_dout", 18, hls_in, 19, "ap_fifo", "fifo_data", 1),
	Port_Property("mean_1_V_V_empty_n", 1, hls_in, 19, "ap_fifo", "fifo_status", 1),
	Port_Property("mean_1_V_V_read", 1, hls_out, 19, "ap_fifo", "fifo_update", 1),
	Port_Property("std_0_V_V_dout", 18, hls_in, 20, "ap_fifo", "fifo_data", 1),
	Port_Property("std_0_V_V_empty_n", 1, hls_in, 20, "ap_fifo", "fifo_status", 1),
	Port_Property("std_0_V_V_read", 1, hls_out, 20, "ap_fifo", "fifo_update", 1),
	Port_Property("std_1_V_V_dout", 18, hls_in, 21, "ap_fifo", "fifo_data", 1),
	Port_Property("std_1_V_V_empty_n", 1, hls_in, 21, "ap_fifo", "fifo_status", 1),
	Port_Property("std_1_V_V_read", 1, hls_out, 21, "ap_fifo", "fifo_update", 1),
	Port_Property("stream_o_V_V_din", 18, hls_out, 22, "ap_fifo", "fifo_data", 1),
	Port_Property("stream_o_V_V_full_n", 1, hls_in, 22, "ap_fifo", "fifo_status", 1),
	Port_Property("stream_o_V_V_write", 1, hls_out, 22, "ap_fifo", "fifo_update", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "deconv";
