
---------- Begin Simulation Statistics ----------
final_tick                                26648325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     75                       # Simulator instruction rate (inst/s)
host_mem_usage                                8312604                       # Number of bytes of host memory used
host_op_rate                                       81                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17279.34                       # Real time elapsed on the host
host_tick_rate                                1509302                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1302649                       # Number of instructions simulated
sim_ops                                       1394925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026080                       # Number of seconds simulated
sim_ticks                                 26079742500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.776638                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  140285                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               146471                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                258                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2931                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            146437                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1935                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2674                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              739                       # Number of indirect misses.
system.cpu.branchPred.lookups                  169033                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8233                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          664                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      997899                       # Number of instructions committed
system.cpu.committedOps                       1019331                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.181623                       # CPI: cycles per instruction
system.cpu.discardedOps                          8445                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             561003                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             58469                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           261293                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1082152                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314305                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      199                       # number of quiesce instructions executed
system.cpu.numCycles                          3174938                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       199                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  690833     67.77%     67.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1392      0.14%     67.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                  56827      5.57%     73.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                270279     26.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1019331                       # Class of committed instruction
system.cpu.quiesceCycles                     37635045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2092786                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          128                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        233204                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               69841                       # Transaction distribution
system.membus.trans_dist::ReadResp              70991                       # Transaction distribution
system.membus.trans_dist::WriteReq              48308                       # Transaction distribution
system.membus.trans_dist::WriteResp             48308                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          241                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              898                       # Transaction distribution
system.membus.trans_dist::ReadExReq               159                       # Transaction distribution
system.membus.trans_dist::ReadExResp              159                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            943                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           207                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       115376                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        115376                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         2660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       231809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       237400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       230752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       230752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        60352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        60352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6386                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        47866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7382392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7382392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7490610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            350282                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000394                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019845                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  350144     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     138      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              350282                       # Request fanout histogram
system.membus.reqLayer6.occupancy           610525036                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5581750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2536609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1145125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5137190                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          436095500                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4810250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       178176                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       178176                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       227815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       227815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          966                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          378                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          182                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4390                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        69768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        73864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        69768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        73864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       282624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       376832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       147456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        86016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        33792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       119808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        15768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        15768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       811982                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1518                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6386                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1115812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1181348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port      1115812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total      1181348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4521984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6029312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      2359296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1376256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       540672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1916928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       251952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       251952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12926570                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1221690000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1051444486                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    771559000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       786432                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1376256                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       618496                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        18432                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       215040                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2512908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma      2512908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     22616174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     30154899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     57796890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     30154899                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     22616174                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     52771073                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2512908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma      2512908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     52771073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     52771073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    110567963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       540672                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1376256                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       589824                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       202800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       792624                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        16896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1376256                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1394688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       589824                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         6348                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       596172                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     20731493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     52771073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1884681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       75387247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     22616174                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      7776150                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      30392325                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     20731493                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     75387247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      9660832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     105779572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        69552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        69552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        45824                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        45824                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32836                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        32836                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        94208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        36864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       230752                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1050276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]      1050276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       835584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       251952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7382392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       151136                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       151136    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       151136                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    364519750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    393514000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     52936136                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     53984712                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1078876                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1115812                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2194688                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     13234034                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     13266802                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       269719                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        34884                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       304603                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2029779857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40206532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2069986389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41368353                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42784625                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84152978                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2071148210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     42784625                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40206532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2154139367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1507328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4521984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1507328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      4521984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       753664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       376832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        94208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       471040                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115593779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     57796890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    173390669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     57796890                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    115593779                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    173390669                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    173390669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    173390669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    346781338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     52755512                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix1_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     53804088                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1      1075232                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma      1115812                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total      2191044                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1     13188878                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix1_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total     13221646                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1       268808                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma        34884                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total       303692                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   2022854022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix0_dma     17590358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix1_dma     22616174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   2063060554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     41228628                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     42784625                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     84013253                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   2064082650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     42784625                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix0_dma     17590358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix1_dma     22616174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   2147073806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      1179648                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1       589824                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      1179648                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      1769472                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       294912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       313344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       147456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        36864                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     45232348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma     22616174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     67848523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     22616174                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     45232348                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     67848523                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     67848523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     67848523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    135697045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        60352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        61568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        60352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        60352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          943                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          962                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2314133                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        46626                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2360760                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2314133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2314133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2314133                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        46626                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2360760                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1050276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma      1050276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma       589824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       202800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4471864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1507328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2948480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        16418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma        16418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma         9216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        23552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40271717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     40271717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     57796890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma     22616174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1884681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      7776150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            851542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171468871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         603687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     57796890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma     22616174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     30154899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1884681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113056331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         603687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40271717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     40271717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    115593779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     45232348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     32039580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      9660832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           851542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            284525202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples     16369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     47104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     18427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003093340250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              133232                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46070                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     86                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2257333010                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  349065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4089924260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32333.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58583.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64941                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42760                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    12                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69887                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   60608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    140                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    904.702439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   783.712883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.477665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          429      5.23%      5.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          257      3.13%      8.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          155      1.89%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          118      1.44%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          150      1.83%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          118      1.44%     14.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          109      1.33%     16.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          150      1.83%     18.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6714     81.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     481.648276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    974.548567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           105     72.41%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.69%     73.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           10      6.90%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.69%     80.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.69%     81.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           23     15.86%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.69%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     317.813793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     97.965592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    428.672920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             65     44.83%     44.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16     11.03%     55.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      7.59%     63.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.38%     64.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.38%     66.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.69%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      2.07%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.38%     70.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.38%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.69%     72.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.69%     73.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.69%     73.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.69%     74.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.69%     75.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.38%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           34     23.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4468032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2949312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4471864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2948480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       171.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25505416500                       # Total gap between requests
system.mem_ctrls.avgGap                     219933.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1049316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma      1047140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1507328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma       589504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       202800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1506304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40234906.460445307195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 40151470.053816676140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 57796889.674044907093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 22603904.160480111837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1847871.005628218874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 7776150.397190463729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 846634.126084642136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 674853.288908048067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 57757625.482690252364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 22616174.220278441906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 30154898.960371255875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1884681.185023203492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        16418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma        16418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma         9216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          246                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        23552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    958023245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma    955672855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1380633440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    542565250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     48580355                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    186928680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17520435                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10051350690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 163067449750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 217950658125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  27066000250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    836311875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58352.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58208.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58620.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58872.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     63255.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     58782.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50491.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40859149.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6923719.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma  23649159.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2202636.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1088947.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23208330195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1410780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1462214805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 397                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     121082812.185930                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    379730519.625866                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1439235750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      2552845375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  24095479625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       485989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           485989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       485989                       # number of overall hits
system.cpu.icache.overall_hits::total          485989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          943                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          943                       # number of overall misses
system.cpu.icache.overall_misses::total           943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41030000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41030000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41030000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41030000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       486932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       486932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       486932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       486932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001937                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001937                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001937                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001937                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43510.074231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43510.074231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43510.074231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43510.074231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          943                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          943                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          943                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          943                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39576500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39576500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001937                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001937                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001937                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001937                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41968.716861                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41968.716861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41968.716861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41968.716861                       # average overall mshr miss latency
system.cpu.icache.replacements                    774                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       485989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          485989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          943                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       486932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       486932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43510.074231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43510.074231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39576500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39576500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001937                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001937                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41968.716861                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41968.716861                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.931966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              637034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1192                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            534.424497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.931966                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.812367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.812367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            974807                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           974807                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        92895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            92895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        92895                       # number of overall hits
system.cpu.dcache.overall_hits::total           92895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          514                       # number of overall misses
system.cpu.dcache.overall_misses::total           514                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41912125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41912125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41912125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41912125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        93409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        93409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        93409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        93409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005503                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005503                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81541.099222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81541.099222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81541.099222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81541.099222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          241                       # number of writebacks
system.cpu.dcache.writebacks::total               241                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2773                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2773                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29628500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29628500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6287500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6287500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003918                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80952.185792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80952.185792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80952.185792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80952.185792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2267.399928                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2267.399928                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    365                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        56770                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           56770                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17514250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17514250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        56994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        56994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78188.616071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78188.616071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          289                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          289                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16028875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16028875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6287500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6287500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77434.178744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77434.178744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.055363                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.055363                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          290                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          290                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24397875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24397875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84130.603448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84130.603448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2484                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2484                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13599625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13599625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85532.232704                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85532.232704                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       115376                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       115376                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1208433750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1208433750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10473.874549                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10473.874549                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        19801                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        19801                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        95575                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        95575                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1166492036                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1166492036                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12204.991222                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12204.991222                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.937651                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              100320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.259681                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.937651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1297010                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1297010                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26648325000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
