# FPGA
3x3 9 cell FPGA implementation In Verilog HDL
This is a very naive FPGA implementation in verlog HDL.This FPGA utilises 4 input LUT and 5bit channel width.
## Write full description##
