
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Nov 26 22:38:31 2024
| Design       : TOP
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                20          26  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     459.137 MHz       1000.000          2.178        997.822
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.822       0.000              0             84
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.313       0.000              0             84
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              998.773       0.000              0             84
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.201       0.000              0             84
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.472       3.562         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_255_408/Q3                   tco                   0.213       3.775 r       count_fast[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.439       4.214         count_fast[4]    
 CLMA_255_402/Y3                   td                    0.223       4.437 r       N117_13/gateop_perm/L6
                                   net (fanout=2)        0.282       4.719         _N2263           
 CLMS_255_409/Y1                   td                    0.235       4.954 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.417       5.371         N117_inv         
 CLMA_255_426/C0                                                           r       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   5.371         Logic Levels: 2  
                                                                                   Logic: 0.671ns(37.092%), Route: 1.138ns(62.908%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.395    1003.037         _N0              
 CLMA_255_426/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.529                          
 clock uncertainty                                      -0.050    1003.479                          

 Setup time                                             -0.286    1003.193                          

 Data required time                                               1003.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.193                          
 Data arrival time                                                   5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.822                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.472       3.562         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_255_408/Q3                   tco                   0.213       3.775 r       count_fast[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.439       4.214         count_fast[4]    
 CLMA_255_402/Y3                   td                    0.223       4.437 r       N117_13/gateop_perm/L6
                                   net (fanout=2)        0.282       4.719         _N2263           
 CLMS_255_409/Y1                   td                    0.235       4.954 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.417       5.371         N117_inv         
 CLMA_255_426/D1                                                           r       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.371         Logic Levels: 2  
                                                                                   Logic: 0.671ns(37.092%), Route: 1.138ns(62.908%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.395    1003.037         _N0              
 CLMA_255_426/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.529                          
 clock uncertainty                                      -0.050    1003.479                          

 Setup time                                             -0.257    1003.222                          

 Data required time                                               1003.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.222                          
 Data arrival time                                                   5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.851                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.042
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.472       3.562         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_255_408/Q3                   tco                   0.213       3.775 r       count_fast[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.439       4.214         count_fast[4]    
 CLMA_255_402/Y3                   td                    0.223       4.437 r       N117_13/gateop_perm/L6
                                   net (fanout=2)        0.282       4.719         _N2263           
 CLMS_255_409/Y1                   td                    0.235       4.954 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.282       5.236         N117_inv         
 CLMA_255_402/A0                                                           r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I0

 Data arrival time                                                   5.236         Logic Levels: 2  
                                                                                   Logic: 0.671ns(40.084%), Route: 1.003ns(59.916%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.400    1003.042         _N0              
 CLMA_255_402/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.492    1003.534                          
 clock uncertainty                                      -0.050    1003.484                          

 Setup time                                             -0.285    1003.199                          

 Data required time                                               1003.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.199                          
 Data arrival time                                                   5.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.963                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : count_fast[0]/opit_0_inv_L5Q_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.400       3.042         _N0              
 CLMA_255_402/CLK                                                          r       count_fast[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_255_402/CR2                  tco                   0.182       3.224 f       count_fast[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=3)        0.092       3.316         count_fast[0]    
 CLMA_255_402/C3                                                           f       count_fast[0]/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   3.316         Logic Levels: 0  
                                                                                   Logic: 0.182ns(66.423%), Route: 0.092ns(33.577%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.473       3.563         _N0              
 CLMA_255_402/CLK                                                          r       count_fast[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.521       3.042                          
 clock uncertainty                                       0.000       3.042                          

 Hold time                                              -0.039       3.003                          

 Data required time                                                  3.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.003                          
 Data arrival time                                                   3.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : enable[3]/opit_0_inv_srl/CLK
Endpoint    : enable[0]/opit_0_inv_L5Q_perm/I4
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  3.045
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.403       3.045         _N0              
 CLMA_261_391/CLK                                                          r       enable[3]/opit_0_inv_srl/CLK

 CLMA_261_391/Q2                   tco                   0.166       3.211 f       enable[3]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.165       3.376         enable[3]        
 CLMA_261_397/A4                                                           f       enable[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   3.376         Logic Levels: 0  
                                                                                   Logic: 0.166ns(50.151%), Route: 0.165ns(49.849%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.475       3.565         _N0              
 CLMA_261_397/CLK                                                          r       enable[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       3.073                          
 clock uncertainty                                       0.000       3.073                          

 Hold time                                              -0.029       3.044                          

 Data required time                                                  3.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.044                          
 Data arrival time                                                   3.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[2]/opit_0_inv_AQ_perm/I2
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.562
  Launch Clock Delay      :  3.041
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.399       3.041         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_255_408/Q0                   tco                   0.166       3.207 f       count_fast[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.092       3.299         count_fast[1]    
 CLMA_255_408/B2                                                           f       count_fast[2]/opit_0_inv_AQ_perm/I2

 Data arrival time                                                   3.299         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.472       3.562         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.521       3.041                          
 clock uncertainty                                       0.000       3.041                          

 Hold time                                              -0.084       2.957                          

 Data required time                                                  2.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.957                          
 Data arrival time                                                   3.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.476       3.566         _N0              
 CLMA_261_391/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_261_391/CR0                  tco                   0.261       3.827 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.468       4.295         enable[6]        
 CLMA_243_390/Y2                   td                    0.240       4.535 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.299       4.834         _N658            
 CLMA_255_390/Y0                   td                    0.235       5.069 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.255       5.324         _N662            
 CLMS_255_391/Y2                   td                    0.235       5.559 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.440       5.999         _N670            
 CLMA_261_391/Y2                   td                    0.235       6.234 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.044       7.278         N52[3]           
 CLMA_285_493/CR0                  td                    0.223       7.501 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.581       8.082         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       9.313 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.313         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425      11.738 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      11.795         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  11.795         Logic Levels: 7  
                                                                                   Logic: 5.085ns(61.794%), Route: 3.144ns(38.206%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[12] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.476       3.566         _N0              
 CLMA_261_391/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_261_391/CR0                  tco                   0.261       3.827 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.468       4.295         enable[6]        
 CLMA_243_390/Y2                   td                    0.240       4.535 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.299       4.834         _N658            
 CLMA_255_390/Y0                   td                    0.235       5.069 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.255       5.324         _N662            
 CLMS_255_391/Y2                   td                    0.235       5.559 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.440       5.999         _N670            
 CLMA_261_391/Y2                   td                    0.235       6.234 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.773       7.007         N52[3]           
 CLMA_285_433/Y0                   td                    0.240       7.247 r       N108[11]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.826       8.073         nt_SevenSegCatHL[12]
 IOLHR_292_498/DO_P                td                    1.231       9.304 r       SevenSegCatHL_obuf[12]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.304         SevenSegCatHL_obuf[12]/ntO
 IOBS_300_498/PAD                  td                    2.421      11.725 r       SevenSegCatHL_obuf[12]/opit_0/O
                                   net (fanout=1)        0.056      11.781         SevenSegCatHL[12]
 A1                                                                        r       SevenSegCatHL[12] (port)

 Data arrival time                                                  11.781         Logic Levels: 7  
                                                                                   Logic: 5.098ns(62.057%), Route: 3.117ns(37.943%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.476       3.566         _N0              
 CLMA_261_391/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_261_391/CR0                  tco                   0.261       3.827 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.468       4.295         enable[6]        
 CLMA_243_390/Y2                   td                    0.240       4.535 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.299       4.834         _N658            
 CLMA_255_390/Y0                   td                    0.235       5.069 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.255       5.324         _N662            
 CLMS_255_391/Y2                   td                    0.235       5.559 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.440       5.999         _N670            
 CLMA_261_391/Y2                   td                    0.235       6.234 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.934       7.168         N52[3]           
 CLMA_285_439/CR0                  td                    0.346       7.514 r       N108[6]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.457       7.971         nt_SevenSegCatHL[2]
 IOLHR_292_462/DO_P                td                    1.231       9.202 r       SevenSegCatHL_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.202         SevenSegCatHL_obuf[2]/ntO
 IOBS_300_462/PAD                  td                    2.421      11.623 r       SevenSegCatHL_obuf[2]/opit_0/O
                                   net (fanout=1)        0.045      11.668         SevenSegCatHL[2] 
 D3                                                                        r       SevenSegCatHL[2] (port)

 Data arrival time                                                  11.668         Logic Levels: 7  
                                                                                   Logic: 5.204ns(64.231%), Route: 2.898ns(35.769%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=67)       0.727       1.531         nt_RESET_n       
 CLMA_213_312/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.531         Logic Levels: 2  
                                                                                   Logic: 0.773ns(50.490%), Route: 0.758ns(49.510%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : wrapper1/ARM1/u_Control/Decoder1/N253_1/gateop_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=67)       0.733       1.537         nt_RESET_n       
 CLMA_213_307/RS                                                           f       wrapper1/ARM1/u_Control/Decoder1/N253_1/gateop_LUT6DL5Q_perm/RS

 Data arrival time                                                   1.537         Logic Levels: 2  
                                                                                   Logic: 0.773ns(50.293%), Route: 0.764ns(49.707%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.678       0.712 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.712         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.095       0.807 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.756       1.563         nt_PAUSE_n       
 CLMA_213_312/CE                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   1.563         Logic Levels: 2  
                                                                                   Logic: 0.773ns(49.456%), Route: 0.790ns(50.544%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_255_402/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_255_402/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_255_408/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.925
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.307       2.281         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_255_408/Q3                   tco                   0.125       2.406 f       count_fast[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.246       2.652         count_fast[4]    
 CLMA_255_402/Y3                   td                    0.125       2.777 f       N117_13/gateop_perm/L6
                                   net (fanout=2)        0.160       2.937         _N2263           
 CLMS_255_409/Y1                   td                    0.122       3.059 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.242       3.301         N117_inv         
 CLMA_255_426/C0                                                           f       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   3.301         Logic Levels: 2  
                                                                                   Logic: 0.372ns(36.471%), Route: 0.648ns(63.529%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.255    1001.925         _N0              
 CLMA_255_426/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.262                          
 clock uncertainty                                      -0.050    1002.212                          

 Setup time                                             -0.138    1002.074                          

 Data required time                                               1002.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.074                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.773                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.925
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.307       2.281         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_255_408/Q3                   tco                   0.125       2.406 f       count_fast[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.246       2.652         count_fast[4]    
 CLMA_255_402/Y3                   td                    0.125       2.777 f       N117_13/gateop_perm/L6
                                   net (fanout=2)        0.160       2.937         _N2263           
 CLMS_255_409/Y1                   td                    0.122       3.059 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.242       3.301         N117_inv         
 CLMA_255_426/D1                                                           f       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.301         Logic Levels: 2  
                                                                                   Logic: 0.372ns(36.471%), Route: 0.648ns(63.529%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.255    1001.925         _N0              
 CLMA_255_426/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.262                          
 clock uncertainty                                      -0.050    1002.212                          

 Setup time                                             -0.131    1002.081                          

 Data required time                                               1002.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.081                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.780                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[9]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.308       2.282         _N0              
 CLMA_255_402/CLK                                                          r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_255_402/CR1                  tco                   0.142       2.424 f       count_fast[9]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.240       2.664         count_fast[7]    
 CLMA_255_414/COUT                 td                    0.251       2.915 f       count_fast[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.915         _N442            
 CLMA_255_420/Y1                   td                    0.087       3.002 f       N14_0_10/gateop_perm/Y
                                   net (fanout=1)        0.243       3.245         N169[10]         
 CLMA_255_402/A1                                                           f       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I1

 Data arrival time                                                   3.245         Logic Levels: 2  
                                                                                   Logic: 0.480ns(49.844%), Route: 0.483ns(50.156%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.260    1001.930         _N0              
 CLMA_255_402/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.352    1002.282                          
 clock uncertainty                                      -0.050    1002.232                          

 Setup time                                             -0.133    1002.099                          

 Data required time                                               1002.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.099                          
 Data arrival time                                                   3.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.854                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : count_fast[0]/opit_0_inv_L5Q_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  1.930
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.260       1.930         _N0              
 CLMA_255_402/CLK                                                          r       count_fast[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_255_402/CR2                  tco                   0.122       2.052 r       count_fast[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=3)        0.056       2.108         count_fast[0]    
 CLMA_255_402/C3                                                           r       count_fast[0]/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   2.108         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.539%), Route: 0.056ns(31.461%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.308       2.282         _N0              
 CLMA_255_402/CLK                                                          r       count_fast[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       1.930                          
 clock uncertainty                                       0.000       1.930                          

 Hold time                                              -0.023       1.907                          

 Data required time                                                  1.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.907                          
 Data arrival time                                                   2.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I2
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  1.938
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.268       1.938         _N0              
 CLMA_213_312/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMA_213_312/Q0                   tco                   0.103       2.041 r       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.056       2.097         genblk1.clk_counter [1]
 CLMA_213_312/B2                                                           r       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I2

 Data arrival time                                                   2.097         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.317       2.291         _N0              
 CLMA_213_312/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.353       1.938                          
 clock uncertainty                                       0.000       1.938                          

 Hold time                                              -0.059       1.879                          

 Data required time                                                  1.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.879                          
 Data arrival time                                                   2.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[2]/opit_0_inv_AQ_perm/I2
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.281
  Launch Clock Delay      :  1.929
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.259       1.929         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_255_408/Q0                   tco                   0.103       2.032 r       count_fast[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.057       2.089         count_fast[1]    
 CLMA_255_408/B2                                                           r       count_fast[2]/opit_0_inv_AQ_perm/I2

 Data arrival time                                                   2.089         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.307       2.281         _N0              
 CLMA_255_408/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.352       1.929                          
 clock uncertainty                                       0.000       1.929                          

 Hold time                                              -0.059       1.870                          

 Data required time                                                  1.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.870                          
 Data arrival time                                                   2.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.311       2.285         _N0              
 CLMA_261_391/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_261_391/CR0                  tco                   0.141       2.426 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.268       2.694         enable[6]        
 CLMA_243_390/Y2                   td                    0.125       2.819 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186       3.005         _N658            
 CLMA_255_390/Y0                   td                    0.122       3.127 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147       3.274         _N662            
 CLMS_255_391/Y2                   td                    0.122       3.396 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.642         _N670            
 CLMA_261_391/Y2                   td                    0.122       3.764 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.636       4.400         N52[3]           
 CLMA_285_493/CR0                  td                    0.118       4.518 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.316       4.834         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       5.322 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.322         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       7.172 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       7.229         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   7.229         Logic Levels: 7  
                                                                                   Logic: 3.088ns(62.460%), Route: 1.856ns(37.540%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[12] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.311       2.285         _N0              
 CLMA_261_391/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_261_391/CR0                  tco                   0.141       2.426 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.268       2.694         enable[6]        
 CLMA_243_390/Y2                   td                    0.125       2.819 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186       3.005         _N658            
 CLMA_255_390/Y0                   td                    0.122       3.127 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147       3.274         _N662            
 CLMS_255_391/Y2                   td                    0.122       3.396 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.642         _N670            
 CLMA_261_391/Y2                   td                    0.122       3.764 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.465       4.229         N52[3]           
 CLMA_285_433/Y0                   td                    0.125       4.354 r       N108[11]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.443       4.797         nt_SevenSegCatHL[12]
 IOLHR_292_498/DO_P                td                    0.488       5.285 r       SevenSegCatHL_obuf[12]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.285         SevenSegCatHL_obuf[12]/ntO
 IOBS_300_498/PAD                  td                    1.860       7.145 r       SevenSegCatHL_obuf[12]/opit_0/O
                                   net (fanout=1)        0.056       7.201         SevenSegCatHL[12]
 A1                                                                        r       SevenSegCatHL[12] (port)

 Data arrival time                                                   7.201         Logic Levels: 7  
                                                                                   Logic: 3.105ns(63.161%), Route: 1.811ns(36.839%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=46)       0.311       2.285         _N0              
 CLMA_261_391/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_261_391/CR0                  tco                   0.141       2.426 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.268       2.694         enable[6]        
 CLMA_243_390/Y2                   td                    0.125       2.819 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186       3.005         _N658            
 CLMA_255_390/Y0                   td                    0.122       3.127 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147       3.274         _N662            
 CLMS_255_391/Y2                   td                    0.122       3.396 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.642         _N670            
 CLMA_261_391/Y2                   td                    0.122       3.764 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.636       4.400         N52[3]           
 CLMA_285_481/CR0                  td                    0.118       4.518 r       N108[13]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.225       4.743         nt_SevenSegCatHL[0]
 IOLHR_292_474/DO_P                td                    0.488       5.231 r       SevenSegCatHL_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.231         SevenSegCatHL_obuf[0]/ntO
 IOBS_300_474/PAD                  td                    1.860       7.091 r       SevenSegCatHL_obuf[0]/opit_0/O
                                   net (fanout=1)        0.066       7.157         SevenSegCatHL[0] 
 D4                                                                        r       SevenSegCatHL[0] (port)

 Data arrival time                                                   7.157         Logic Levels: 7  
                                                                                   Logic: 3.098ns(63.588%), Route: 1.774ns(36.412%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : count_fast[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=67)       0.483       1.032         nt_RESET_n       
 CLMA_255_402/RS                                                           r       count_fast[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.032         Logic Levels: 2  
                                                                                   Logic: 0.518ns(50.194%), Route: 0.514ns(49.806%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : count_fast[9]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=67)       0.483       1.032         nt_RESET_n       
 CLMA_255_402/RS                                                           r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   1.032         Logic Levels: 2  
                                                                                   Logic: 0.518ns(50.194%), Route: 0.514ns(49.806%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=67)       0.483       1.032         nt_RESET_n       
 CLMA_255_402/RS                                                           r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   1.032         Logic Levels: 2  
                                                                                   Logic: 0.518ns(50.194%), Route: 0.514ns(49.806%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_255_402/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_255_402/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_255_408/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/place_route/TOP_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/rtr.db          
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 817 MB
Total CPU  time to report_timing completion : 0h:0m:6s
Process Total CPU  time to report_timing completion : 0h:0m:6s
Total real time to report_timing completion : 0h:0m:18s
