// Seed: 1173458599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output uwire id_9,
    input wire id_10,
    input supply1 id_11,
    output supply1 id_12,
    output supply0 id_13
    , id_26,
    output supply0 id_14,
    input wor id_15,
    output wire id_16,
    output supply1 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input wire id_20,
    input wire id_21,
    input wor id_22,
    output wand id_23,
    output supply0 id_24
);
  assign id_12 = id_11;
  module_0(
      id_26, id_26, id_26, id_26
  );
endmodule
