// Seed: 2411875797
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input id_6
);
  assign id_3 = 1;
  assign id_3 = id_2;
  type_10(
      id_5, 1 == id_1, id_5
  );
endmodule
