Classic Timing Analyzer report for addSub
Thu Nov 12 13:14:46 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.730 ns   ; y[4] ; Output[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 13.730 ns       ; y[4] ; Output[6] ;
; N/A   ; None              ; 13.513 ns       ; Sub  ; Output[6] ;
; N/A   ; None              ; 13.325 ns       ; x[1] ; Output[6] ;
; N/A   ; None              ; 13.210 ns       ; y[3] ; Output[6] ;
; N/A   ; None              ; 13.209 ns       ; y[0] ; Output[6] ;
; N/A   ; None              ; 13.089 ns       ; y[1] ; Output[6] ;
; N/A   ; None              ; 12.821 ns       ; x[4] ; Output[6] ;
; N/A   ; None              ; 12.730 ns       ; y[2] ; Output[6] ;
; N/A   ; None              ; 12.655 ns       ; y[5] ; Output[6] ;
; N/A   ; None              ; 12.559 ns       ; x[0] ; Output[6] ;
; N/A   ; None              ; 12.513 ns       ; x[3] ; Output[6] ;
; N/A   ; None              ; 12.462 ns       ; y[4] ; Output[4] ;
; N/A   ; None              ; 12.414 ns       ; x[1] ; Output[4] ;
; N/A   ; None              ; 12.412 ns       ; y[4] ; Output[7] ;
; N/A   ; None              ; 12.410 ns       ; Sub  ; Output[4] ;
; N/A   ; None              ; 12.299 ns       ; y[3] ; Output[4] ;
; N/A   ; None              ; 12.298 ns       ; y[0] ; Output[4] ;
; N/A   ; None              ; 12.267 ns       ; y[4] ; Output[5] ;
; N/A   ; None              ; 12.195 ns       ; Sub  ; Output[7] ;
; N/A   ; None              ; 12.178 ns       ; y[1] ; Output[4] ;
; N/A   ; None              ; 12.136 ns       ; y[6] ; Output[6] ;
; N/A   ; None              ; 12.050 ns       ; Sub  ; Output[5] ;
; N/A   ; None              ; 12.033 ns       ; x[2] ; Output[6] ;
; N/A   ; None              ; 12.012 ns       ; y[0] ; Output[1] ;
; N/A   ; None              ; 12.007 ns       ; x[1] ; Output[7] ;
; N/A   ; None              ; 11.969 ns       ; Sub  ; Output[1] ;
; N/A   ; None              ; 11.892 ns       ; y[3] ; Output[7] ;
; N/A   ; None              ; 11.891 ns       ; y[0] ; Output[7] ;
; N/A   ; None              ; 11.862 ns       ; x[1] ; Output[5] ;
; N/A   ; None              ; 11.819 ns       ; y[2] ; Output[4] ;
; N/A   ; None              ; 11.793 ns       ; x[5] ; Output[6] ;
; N/A   ; None              ; 11.776 ns       ; x[1] ; Output[1] ;
; N/A   ; None              ; 11.771 ns       ; y[1] ; Output[7] ;
; N/A   ; None              ; 11.747 ns       ; y[3] ; Output[5] ;
; N/A   ; None              ; 11.746 ns       ; y[0] ; Output[5] ;
; N/A   ; None              ; 11.715 ns       ; x[1] ; Output[3] ;
; N/A   ; None              ; 11.711 ns       ; Sub  ; Output[3] ;
; N/A   ; None              ; 11.690 ns       ; x[6] ; Output[6] ;
; N/A   ; None              ; 11.648 ns       ; x[0] ; Output[4] ;
; N/A   ; None              ; 11.626 ns       ; y[1] ; Output[5] ;
; N/A   ; None              ; 11.616 ns       ; x[1] ; Output[2] ;
; N/A   ; None              ; 11.612 ns       ; Sub  ; Output[2] ;
; N/A   ; None              ; 11.602 ns       ; x[3] ; Output[4] ;
; N/A   ; None              ; 11.599 ns       ; y[0] ; Output[3] ;
; N/A   ; None              ; 11.557 ns       ; x[4] ; Output[4] ;
; N/A   ; None              ; 11.541 ns       ; y[1] ; Output[1] ;
; N/A   ; None              ; 11.503 ns       ; x[4] ; Output[7] ;
; N/A   ; None              ; 11.500 ns       ; y[0] ; Output[2] ;
; N/A   ; None              ; 11.479 ns       ; y[1] ; Output[3] ;
; N/A   ; None              ; 11.412 ns       ; y[2] ; Output[7] ;
; N/A   ; None              ; 11.380 ns       ; y[1] ; Output[2] ;
; N/A   ; None              ; 11.362 ns       ; x[0] ; Output[1] ;
; N/A   ; None              ; 11.358 ns       ; x[4] ; Output[5] ;
; N/A   ; None              ; 11.337 ns       ; y[5] ; Output[7] ;
; N/A   ; None              ; 11.276 ns       ; x[7] ; Output[7] ;
; N/A   ; None              ; 11.267 ns       ; y[2] ; Output[5] ;
; N/A   ; None              ; 11.249 ns       ; y[3] ; Output[3] ;
; N/A   ; None              ; 11.241 ns       ; x[0] ; Output[7] ;
; N/A   ; None              ; 11.195 ns       ; x[3] ; Output[7] ;
; N/A   ; None              ; 11.182 ns       ; y[6] ; Output[7] ;
; N/A   ; None              ; 11.122 ns       ; x[2] ; Output[4] ;
; N/A   ; None              ; 11.120 ns       ; y[2] ; Output[3] ;
; N/A   ; None              ; 11.096 ns       ; x[0] ; Output[5] ;
; N/A   ; None              ; 11.050 ns       ; x[3] ; Output[5] ;
; N/A   ; None              ; 11.011 ns       ; y[0] ; Output[0] ;
; N/A   ; None              ; 10.968 ns       ; Sub  ; Output[0] ;
; N/A   ; None              ; 10.949 ns       ; x[0] ; Output[3] ;
; N/A   ; None              ; 10.850 ns       ; x[0] ; Output[2] ;
; N/A   ; None              ; 10.840 ns       ; y[5] ; Output[5] ;
; N/A   ; None              ; 10.734 ns       ; x[6] ; Output[7] ;
; N/A   ; None              ; 10.715 ns       ; x[2] ; Output[7] ;
; N/A   ; None              ; 10.664 ns       ; y[2] ; Output[2] ;
; N/A   ; None              ; 10.637 ns       ; y[7] ; Output[7] ;
; N/A   ; None              ; 10.570 ns       ; x[2] ; Output[5] ;
; N/A   ; None              ; 10.551 ns       ; x[3] ; Output[3] ;
; N/A   ; None              ; 10.475 ns       ; x[5] ; Output[7] ;
; N/A   ; None              ; 10.423 ns       ; x[2] ; Output[3] ;
; N/A   ; None              ; 10.365 ns       ; x[0] ; Output[0] ;
; N/A   ; None              ; 9.979 ns        ; x[5] ; Output[5] ;
; N/A   ; None              ; 9.971 ns        ; x[2] ; Output[2] ;
+-------+-------------------+-----------------+------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 12 13:14:46 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off addSub -c addSub --timing_analysis_only
Info: Longest tpd from source pin "y[4]" to destination pin "Output[6]" is 13.730 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'y[4]'
    Info: 2: + IC(5.468 ns) + CELL(0.521 ns) = 6.853 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 2; COMB Node = 'Add0~15'
    Info: 3: + IC(0.757 ns) + CELL(0.495 ns) = 8.105 ns; Loc. = LCCOMB_X1_Y8_N10; Fanout = 2; COMB Node = 'Add0~17'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.185 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 2; COMB Node = 'Add0~20'
    Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 8.643 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 1; COMB Node = 'Add0~22'
    Info: 6: + IC(2.071 ns) + CELL(3.016 ns) = 13.730 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'Output[6]'
    Info: Total cell delay = 5.434 ns ( 39.58 % )
    Info: Total interconnect delay = 8.296 ns ( 60.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Thu Nov 12 13:14:46 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


