<def f='llvm/llvm/include/llvm/MCA/Instruction.h' l='602' ll='634'/>
<use f='llvm/llvm/include/llvm/MCA/Instruction.h' l='629' c='_ZNK4llvm3mca8WriteRefeqERKS1_'/>
<use f='llvm/llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h' l='139'/>
<use f='llvm/llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h' l='178' c='_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE'/>
<use f='llvm/llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h' l='194' c='_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/MCA/Instruction.h' l='597'>/// A reference to a register write.
///
/// This class is mainly used by the register file to describe register
/// mappings. It correlates a register write to the source index of the
/// defining instruction.</doc>
<mbr r='llvm::mca::WriteRef::Data' o='0' t='std::pair&lt;unsigned int, WriteState *&gt;'/>
<smbr r='llvm::mca::WriteRef::INVALID_IID' t='const unsigned int'/>
<fun r='_ZN4llvm3mca8WriteRefC1Ev'/>
<fun r='_ZN4llvm3mca8WriteRefC1EjPNS0_10WriteStateE'/>
<fun r='_ZNK4llvm3mca8WriteRef14getSourceIndexEv'/>
<fun r='_ZNK4llvm3mca8WriteRef13getWriteStateEv'/>
<fun r='_ZN4llvm3mca8WriteRef13getWriteStateEv'/>
<fun r='_ZN4llvm3mca8WriteRef10invalidateEv'/>
<fun r='_ZNK4llvm3mca8WriteRef11isWriteZeroEv'/>
<fun r='_ZNK4llvm3mca8WriteRef11isAvailableEv'/>
<fun r='_ZNK4llvm3mca8WriteRef7isValidEv'/>
<fun r='_ZNK4llvm3mca8WriteRefeqERKS1_'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='28' c='_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='147' c='_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='179' c='_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='262' c='_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='267' c='_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='276' c='_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='348' c='_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='359' c='_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='365' c='_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='372' c='_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='372' c='_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='400' c='_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='410' c='_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='124' c='_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE'/>
<size>16</size>
