Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/Project_De1/testbench_isim_beh.exe -prj C:/Xilinx/Project_De1/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/Project_De1/ALU.vhd" into library work
Parsing VHDL file "C:/Xilinx/Project_De1/testbench.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:960 - "C:/Xilinx/Project_De1/ALU.vhd" Line 90: Expression has incompatible type
WARNING:HDLCompiler:960 - "C:/Xilinx/Project_De1/ALU.vhd" Line 92: Expression has incompatible type
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [\ALU(1)\]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable C:/Xilinx/Project_De1/testbench_isim_beh.exe
Fuse Memory Usage: 35880 KB
Fuse CPU Usage: 1468 ms
