Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 27 16:38:18 2020
| Host         : LAPTOP-BCHII1Q0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file ecat_tb_wrapper_methodology_drc_routed.rpt -pb ecat_tb_wrapper_methodology_drc_routed.pb -rpx ecat_tb_wrapper_methodology_drc_routed.rpx
| Design       : ecat_tb_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_ecat_tb_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 285
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks  | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks           | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 241        |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 11         |
| TIMING-18 | Warning          | Missing input or output delay                   | 13         |
| TIMING-38 | Warning          | Bus skew constraint applied on multiple clocks  | 14         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_ecat_tb_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_ecat_tb_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_ecat_tb_clk_wiz_0_0 and clk_out1_ecat_tb_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_ecat_tb_clk_wiz_0_0] -to [get_clocks clk_out1_ecat_tb_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_ecat_tb_clk_wiz_0_0_1 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_ecat_tb_clk_wiz_0_0_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_ecat_tb_clk_wiz_0_0_1 and clk_out1_ecat_tb_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_ecat_tb_clk_wiz_0_0_1] -to [get_clocks clk_out1_ecat_tb_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out1_ecat_tb_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_ecat_tb_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_out1_ecat_tb_clk_wiz_0_0_1 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_ecat_tb_clk_wiz_0_0_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_dhsm_test/u_dhsm_top/u_crc_d8/tx1_data[2]_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[7]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/al_status_sfflr/qout_r_reg[0]/PRE, ecat_tb_i/ecat_top_0/inst/u_register_file/dlstat_eep_dffr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/dlstat_pdiwd_dffr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/errled_code_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/errled_code_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/errled_code_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/errled_code_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_register_file/runled_code_dfflr/qout_r_reg[0]/CLR (the first 15 of 661 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepac_dfflr/qout_r_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr0_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr2_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepaddr3_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepcmd_dfflr/qout_r[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eeplstat_dfflr/qout_r_reg[0]/PRE, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepwen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepcmd_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepcmd_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepcmd_dfflr/qout_r_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepconf_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepcsr_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepcsr_dfflr/qout_r_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata0_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata2_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata3_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata4_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata5_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata6_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepdata7_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/eepwen_dfflr/eepdata1_dfflr_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepsm_dffr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepsm_dffr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_esi_top/eepsm_dffr/qout_r_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_esi_top/rdata_inferred_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_esi_top/eepwrerr_dfflr/qout_r_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[0].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[10].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[11].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[12].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[13].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[14].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[15].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[1].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[2].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[3].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[4].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[5].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[6].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[7].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[8].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_enable[9].fmmuen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[0].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[10].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[11].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[12].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[13].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[14].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[15].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[1].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[2].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[3].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[4].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[5].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[6].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[7].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[8].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length0[9].fmmulen_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[0].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[10].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[11].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[12].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[13].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[14].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[15].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[1].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[2].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[3].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[4].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[5].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[6].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[7].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[8].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_length1[9].fmmulen1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[0].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[10].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[11].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[12].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[13].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[14].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[15].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[1].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[2].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[3].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[4].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[5].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[6].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[7].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[8].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_end_bit[9].fmmu_lbit_end_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[0].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[10].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[11].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[12].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[13].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[14].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[15].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[1].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[2].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[3].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[4].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[5].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[6].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[7].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[8].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_logic_start_bit[9].fmmu_lbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[0].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[10].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[11].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[12].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[13].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[14].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[15].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[1].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[2].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[3].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[4].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[5].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[6].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[7].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[8].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_physical_start_bit[9].fmmu_pbit_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[0].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[10].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[11].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[12].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[13].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[14].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[15].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[1].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[2].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[3].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[4].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[5].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[6].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[7].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[8].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/fmmu_type[9].fmmutype_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[0].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[10].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[11].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[12].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[13].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[14].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[15].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[1].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[2].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[3].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[4].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[5].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[6].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[7].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[8].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr0[9].fmmu_laddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[0].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[10].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[11].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[12].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[13].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[14].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[15].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[1].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[2].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[3].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[4].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[5].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[6].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[7].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[8].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr1[9].fmmu_laddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[0].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[10].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[11].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[12].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[13].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[14].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[15].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[1].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[2].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[3].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[4].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[5].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[6].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[7].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[8].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr2[9].fmmu_laddr2_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[0].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[10].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[11].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[12].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[13].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[14].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[15].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[1].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[2].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[3].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[4].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[5].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[6].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[7].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[8].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/logic_start_addr3[9].fmmu_laddr3_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[0].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[10].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[11].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[12].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[13].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[14].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[15].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[1].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[2].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[3].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[4].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[5].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[6].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[7].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[8].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr0[9].fmmu_paddr0_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[0].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[10].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[11].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[12].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[13].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[14].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[15].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[1].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[2].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[3].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[4].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[5].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[6].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[7].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[8].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_fmmu/physical_start_addr1[9].fmmu_paddr1_st_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr_i_10, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata0_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr_i_10, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miidata1_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/miierror_dfflr_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miierror_dfflr/qout_r_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiphyad_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/miiread_dfflr_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miiread_dfflr/qout_r_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[0]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[1]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[2]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[3]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[4]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[5]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[6]/CLR, ecat_tb_i/ecat_top_0/inst/u_mii_top/miiregad_dfflr/qout_r_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/miiwen_dfflr_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miiwen_dfflr/qout_r_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ecat_top_0/inst/u_mii_top/u_norm_arbt_i_159, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ecat_top_0/inst/u_mii_top/miiwrite_dfflr/qout_r_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X67Y68 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X67Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X66Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X66Y68 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X67Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X65Y65 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X63Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X66Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X66Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X65Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X67Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mdio_1 relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mdio_rtl_0_mdio_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rx_ctl_0 relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rxd0_0 relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rxd1_0 relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rxd2_0 relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on rxd3_0 relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on mdio_rtl_0_mdc relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on tx_ctl_0[0] relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on txd0_0[0] relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on txd1_0[0] relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on txd2_0[0] relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on txd3_0[0] relative to clock(s) clk_in1_0, rv_clk
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 190 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
Related violations: <none>

TIMING-38#2 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 192 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
Related violations: <none>

TIMING-38#3 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 195 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
Related violations: <none>

TIMING-38#4 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 197 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
Related violations: <none>

TIMING-38#5 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 79 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#6 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 81 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#7 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 83 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#8 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 85 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#9 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 87 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#10 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 89 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#11 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 91 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#12 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 93 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#13 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 95 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#14 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 97 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: ecat_tb_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>


