PPA Report for freq_divider_reset
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 5
IO Count: 3
Cell Count: 20

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 271.52 MHz
Reg-to-Reg Critical Path Delay: 2.983 ns

POWER METRICS:
-------------
Total Power Consumption: 0.566 W
