
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000007ba  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  000007ba  0000082e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000006cc  00000000  00000000  00000838  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  00000f04  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000100  00000000  00000000  00000f90  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d42  00000000  00000000  00001090  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000004a6  00000000  00000000  00001dd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000008cd  00000000  00000000  00002278  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001a8  00000000  00000000  00002b48  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000261  00000000  00000000  00002cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000547  00000000  00000000  00002f51  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ea eb       	ldi	r30, 0xBA	; 186
  68:	f7 e0       	ldi	r31, 0x07	; 7
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 36       	cpi	r26, 0x6A	; 106
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	aa e6       	ldi	r26, 0x6A	; 106
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	aa 36       	cpi	r26, 0x6A	; 106
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 7d 02 	call	0x4fa	; 0x4fa <main>
  8a:	0c 94 db 03 	jmp	0x7b6	; 0x7b6 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <set_pin>:
#include <avr/io.h>
#include "std_macros.h"

void set_pin(char port_name,char pin_number,char direction)
{
	switch(port_name)
  92:	84 34       	cpi	r24, 0x44	; 68
  94:	09 f4       	brne	.+2      	; 0x98 <set_pin+0x6>
  96:	71 c0       	rjmp	.+226    	; 0x17a <set_pin+0xe8>
  98:	85 34       	cpi	r24, 0x45	; 69
  9a:	48 f4       	brcc	.+18     	; 0xae <set_pin+0x1c>
  9c:	82 34       	cpi	r24, 0x42	; 66
  9e:	99 f1       	breq	.+102    	; 0x106 <set_pin+0x74>
  a0:	83 34       	cpi	r24, 0x43	; 67
  a2:	08 f0       	brcs	.+2      	; 0xa6 <set_pin+0x14>
  a4:	4d c0       	rjmp	.+154    	; 0x140 <set_pin+0xae>
  a6:	81 34       	cpi	r24, 0x41	; 65
  a8:	09 f0       	breq	.+2      	; 0xac <set_pin+0x1a>
  aa:	83 c0       	rjmp	.+262    	; 0x1b2 <set_pin+0x120>
  ac:	0f c0       	rjmp	.+30     	; 0xcc <set_pin+0x3a>
  ae:	82 36       	cpi	r24, 0x62	; 98
  b0:	51 f1       	breq	.+84     	; 0x106 <set_pin+0x74>
  b2:	83 36       	cpi	r24, 0x63	; 99
  b4:	20 f4       	brcc	.+8      	; 0xbe <set_pin+0x2c>
  b6:	81 36       	cpi	r24, 0x61	; 97
  b8:	09 f0       	breq	.+2      	; 0xbc <set_pin+0x2a>
  ba:	7b c0       	rjmp	.+246    	; 0x1b2 <set_pin+0x120>
  bc:	07 c0       	rjmp	.+14     	; 0xcc <set_pin+0x3a>
  be:	83 36       	cpi	r24, 0x63	; 99
  c0:	09 f4       	brne	.+2      	; 0xc4 <set_pin+0x32>
  c2:	3e c0       	rjmp	.+124    	; 0x140 <set_pin+0xae>
  c4:	84 36       	cpi	r24, 0x64	; 100
  c6:	09 f0       	breq	.+2      	; 0xca <set_pin+0x38>
  c8:	74 c0       	rjmp	.+232    	; 0x1b2 <set_pin+0x120>
  ca:	57 c0       	rjmp	.+174    	; 0x17a <set_pin+0xe8>
	{
		case 'A':
		case 'a':
		if (direction==1)
  cc:	41 30       	cpi	r20, 0x01	; 1
  ce:	69 f4       	brne	.+26     	; 0xea <set_pin+0x58>
		{
			SET_BIT(DDRA,pin_number);
  d0:	2a b3       	in	r18, 0x1a	; 26
  d2:	81 e0       	ldi	r24, 0x01	; 1
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	ac 01       	movw	r20, r24
  d8:	02 c0       	rjmp	.+4      	; 0xde <set_pin+0x4c>
  da:	44 0f       	add	r20, r20
  dc:	55 1f       	adc	r21, r21
  de:	6a 95       	dec	r22
  e0:	e2 f7       	brpl	.-8      	; 0xda <set_pin+0x48>
  e2:	ba 01       	movw	r22, r20
  e4:	62 2b       	or	r22, r18
  e6:	6a bb       	out	0x1a, r22	; 26
  e8:	08 95       	ret
		}
		else
		{
			CLR_BIT(DDRA,pin_number);
  ea:	2a b3       	in	r18, 0x1a	; 26
  ec:	81 e0       	ldi	r24, 0x01	; 1
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	ac 01       	movw	r20, r24
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <set_pin+0x66>
  f4:	44 0f       	add	r20, r20
  f6:	55 1f       	adc	r21, r21
  f8:	6a 95       	dec	r22
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <set_pin+0x62>
  fc:	ba 01       	movw	r22, r20
  fe:	60 95       	com	r22
 100:	62 23       	and	r22, r18
 102:	6a bb       	out	0x1a, r22	; 26
 104:	08 95       	ret
		}			
		break;
		
		case 'B':
		case 'b':
		if (direction==1)
 106:	41 30       	cpi	r20, 0x01	; 1
 108:	69 f4       	brne	.+26     	; 0x124 <set_pin+0x92>
		{
			SET_BIT(DDRB,pin_number);
 10a:	27 b3       	in	r18, 0x17	; 23
 10c:	81 e0       	ldi	r24, 0x01	; 1
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	ac 01       	movw	r20, r24
 112:	02 c0       	rjmp	.+4      	; 0x118 <set_pin+0x86>
 114:	44 0f       	add	r20, r20
 116:	55 1f       	adc	r21, r21
 118:	6a 95       	dec	r22
 11a:	e2 f7       	brpl	.-8      	; 0x114 <set_pin+0x82>
 11c:	ba 01       	movw	r22, r20
 11e:	62 2b       	or	r22, r18
 120:	67 bb       	out	0x17, r22	; 23
 122:	08 95       	ret
		}
		else
		{
			CLR_BIT(DDRB,pin_number);
 124:	27 b3       	in	r18, 0x17	; 23
 126:	81 e0       	ldi	r24, 0x01	; 1
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	ac 01       	movw	r20, r24
 12c:	02 c0       	rjmp	.+4      	; 0x132 <set_pin+0xa0>
 12e:	44 0f       	add	r20, r20
 130:	55 1f       	adc	r21, r21
 132:	6a 95       	dec	r22
 134:	e2 f7       	brpl	.-8      	; 0x12e <set_pin+0x9c>
 136:	ba 01       	movw	r22, r20
 138:	60 95       	com	r22
 13a:	62 23       	and	r22, r18
 13c:	67 bb       	out	0x17, r22	; 23
 13e:	08 95       	ret
		}
		break;
		case 'C':
		case 'c':
		if (direction==1)
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	69 f4       	brne	.+26     	; 0x15e <set_pin+0xcc>
		{
			SET_BIT(DDRC,pin_number);
 144:	24 b3       	in	r18, 0x14	; 20
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	ac 01       	movw	r20, r24
 14c:	02 c0       	rjmp	.+4      	; 0x152 <set_pin+0xc0>
 14e:	44 0f       	add	r20, r20
 150:	55 1f       	adc	r21, r21
 152:	6a 95       	dec	r22
 154:	e2 f7       	brpl	.-8      	; 0x14e <set_pin+0xbc>
 156:	ba 01       	movw	r22, r20
 158:	62 2b       	or	r22, r18
 15a:	64 bb       	out	0x14, r22	; 20
 15c:	08 95       	ret
		}
		else
		{
			CLR_BIT(DDRC,pin_number);
 15e:	24 b3       	in	r18, 0x14	; 20
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	ac 01       	movw	r20, r24
 166:	02 c0       	rjmp	.+4      	; 0x16c <set_pin+0xda>
 168:	44 0f       	add	r20, r20
 16a:	55 1f       	adc	r21, r21
 16c:	6a 95       	dec	r22
 16e:	e2 f7       	brpl	.-8      	; 0x168 <set_pin+0xd6>
 170:	ba 01       	movw	r22, r20
 172:	60 95       	com	r22
 174:	62 23       	and	r22, r18
 176:	64 bb       	out	0x14, r22	; 20
 178:	08 95       	ret
		}
		break;
		
		case 'D':
		case 'd':
		if (direction==1)
 17a:	41 30       	cpi	r20, 0x01	; 1
 17c:	69 f4       	brne	.+26     	; 0x198 <set_pin+0x106>
		{
			SET_BIT(DDRD,pin_number);
 17e:	21 b3       	in	r18, 0x11	; 17
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	ac 01       	movw	r20, r24
 186:	02 c0       	rjmp	.+4      	; 0x18c <set_pin+0xfa>
 188:	44 0f       	add	r20, r20
 18a:	55 1f       	adc	r21, r21
 18c:	6a 95       	dec	r22
 18e:	e2 f7       	brpl	.-8      	; 0x188 <set_pin+0xf6>
 190:	ba 01       	movw	r22, r20
 192:	62 2b       	or	r22, r18
 194:	61 bb       	out	0x11, r22	; 17
 196:	08 95       	ret
		}
		else
		{
			CLR_BIT(DDRD,pin_number);
 198:	21 b3       	in	r18, 0x11	; 17
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	ac 01       	movw	r20, r24
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <set_pin+0x114>
 1a2:	44 0f       	add	r20, r20
 1a4:	55 1f       	adc	r21, r21
 1a6:	6a 95       	dec	r22
 1a8:	e2 f7       	brpl	.-8      	; 0x1a2 <set_pin+0x110>
 1aa:	ba 01       	movw	r22, r20
 1ac:	60 95       	com	r22
 1ae:	62 23       	and	r22, r18
 1b0:	61 bb       	out	0x11, r22	; 17
 1b2:	08 95       	ret

000001b4 <write_pin>:
	}
}

void write_pin(char port_name,char pin_number,char val)
{
	switch(port_name)
 1b4:	84 34       	cpi	r24, 0x44	; 68
 1b6:	09 f4       	brne	.+2      	; 0x1ba <write_pin+0x6>
 1b8:	71 c0       	rjmp	.+226    	; 0x29c <write_pin+0xe8>
 1ba:	85 34       	cpi	r24, 0x45	; 69
 1bc:	48 f4       	brcc	.+18     	; 0x1d0 <write_pin+0x1c>
 1be:	82 34       	cpi	r24, 0x42	; 66
 1c0:	99 f1       	breq	.+102    	; 0x228 <write_pin+0x74>
 1c2:	83 34       	cpi	r24, 0x43	; 67
 1c4:	08 f0       	brcs	.+2      	; 0x1c8 <write_pin+0x14>
 1c6:	4d c0       	rjmp	.+154    	; 0x262 <write_pin+0xae>
 1c8:	81 34       	cpi	r24, 0x41	; 65
 1ca:	09 f0       	breq	.+2      	; 0x1ce <write_pin+0x1a>
 1cc:	83 c0       	rjmp	.+262    	; 0x2d4 <write_pin+0x120>
 1ce:	0f c0       	rjmp	.+30     	; 0x1ee <write_pin+0x3a>
 1d0:	82 36       	cpi	r24, 0x62	; 98
 1d2:	51 f1       	breq	.+84     	; 0x228 <write_pin+0x74>
 1d4:	83 36       	cpi	r24, 0x63	; 99
 1d6:	20 f4       	brcc	.+8      	; 0x1e0 <write_pin+0x2c>
 1d8:	81 36       	cpi	r24, 0x61	; 97
 1da:	09 f0       	breq	.+2      	; 0x1de <write_pin+0x2a>
 1dc:	7b c0       	rjmp	.+246    	; 0x2d4 <write_pin+0x120>
 1de:	07 c0       	rjmp	.+14     	; 0x1ee <write_pin+0x3a>
 1e0:	83 36       	cpi	r24, 0x63	; 99
 1e2:	09 f4       	brne	.+2      	; 0x1e6 <write_pin+0x32>
 1e4:	3e c0       	rjmp	.+124    	; 0x262 <write_pin+0xae>
 1e6:	84 36       	cpi	r24, 0x64	; 100
 1e8:	09 f0       	breq	.+2      	; 0x1ec <write_pin+0x38>
 1ea:	74 c0       	rjmp	.+232    	; 0x2d4 <write_pin+0x120>
 1ec:	57 c0       	rjmp	.+174    	; 0x29c <write_pin+0xe8>
	{
		case 'A':
		case 'a':
		if (val==1)
 1ee:	41 30       	cpi	r20, 0x01	; 1
 1f0:	69 f4       	brne	.+26     	; 0x20c <write_pin+0x58>
		{
			SET_BIT(PORTA,pin_number);
 1f2:	2b b3       	in	r18, 0x1b	; 27
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	ac 01       	movw	r20, r24
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <write_pin+0x4c>
 1fc:	44 0f       	add	r20, r20
 1fe:	55 1f       	adc	r21, r21
 200:	6a 95       	dec	r22
 202:	e2 f7       	brpl	.-8      	; 0x1fc <write_pin+0x48>
 204:	ba 01       	movw	r22, r20
 206:	62 2b       	or	r22, r18
 208:	6b bb       	out	0x1b, r22	; 27
 20a:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTA,pin_number);
 20c:	2b b3       	in	r18, 0x1b	; 27
 20e:	81 e0       	ldi	r24, 0x01	; 1
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	ac 01       	movw	r20, r24
 214:	02 c0       	rjmp	.+4      	; 0x21a <write_pin+0x66>
 216:	44 0f       	add	r20, r20
 218:	55 1f       	adc	r21, r21
 21a:	6a 95       	dec	r22
 21c:	e2 f7       	brpl	.-8      	; 0x216 <write_pin+0x62>
 21e:	ba 01       	movw	r22, r20
 220:	60 95       	com	r22
 222:	62 23       	and	r22, r18
 224:	6b bb       	out	0x1b, r22	; 27
 226:	08 95       	ret
		}
		break;
		
		case 'B':
		case 'b':
		if (val==1)
 228:	41 30       	cpi	r20, 0x01	; 1
 22a:	69 f4       	brne	.+26     	; 0x246 <write_pin+0x92>
		{
			SET_BIT(PORTB,pin_number);
 22c:	28 b3       	in	r18, 0x18	; 24
 22e:	81 e0       	ldi	r24, 0x01	; 1
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	ac 01       	movw	r20, r24
 234:	02 c0       	rjmp	.+4      	; 0x23a <write_pin+0x86>
 236:	44 0f       	add	r20, r20
 238:	55 1f       	adc	r21, r21
 23a:	6a 95       	dec	r22
 23c:	e2 f7       	brpl	.-8      	; 0x236 <write_pin+0x82>
 23e:	ba 01       	movw	r22, r20
 240:	62 2b       	or	r22, r18
 242:	68 bb       	out	0x18, r22	; 24
 244:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTB,pin_number);
 246:	28 b3       	in	r18, 0x18	; 24
 248:	81 e0       	ldi	r24, 0x01	; 1
 24a:	90 e0       	ldi	r25, 0x00	; 0
 24c:	ac 01       	movw	r20, r24
 24e:	02 c0       	rjmp	.+4      	; 0x254 <write_pin+0xa0>
 250:	44 0f       	add	r20, r20
 252:	55 1f       	adc	r21, r21
 254:	6a 95       	dec	r22
 256:	e2 f7       	brpl	.-8      	; 0x250 <write_pin+0x9c>
 258:	ba 01       	movw	r22, r20
 25a:	60 95       	com	r22
 25c:	62 23       	and	r22, r18
 25e:	68 bb       	out	0x18, r22	; 24
 260:	08 95       	ret
		}
		break;
		
		case 'C':
		case 'c':
		if (val==1)
 262:	41 30       	cpi	r20, 0x01	; 1
 264:	69 f4       	brne	.+26     	; 0x280 <write_pin+0xcc>
		{
			SET_BIT(PORTC,pin_number);
 266:	25 b3       	in	r18, 0x15	; 21
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	ac 01       	movw	r20, r24
 26e:	02 c0       	rjmp	.+4      	; 0x274 <write_pin+0xc0>
 270:	44 0f       	add	r20, r20
 272:	55 1f       	adc	r21, r21
 274:	6a 95       	dec	r22
 276:	e2 f7       	brpl	.-8      	; 0x270 <write_pin+0xbc>
 278:	ba 01       	movw	r22, r20
 27a:	62 2b       	or	r22, r18
 27c:	65 bb       	out	0x15, r22	; 21
 27e:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTC,pin_number);
 280:	25 b3       	in	r18, 0x15	; 21
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	ac 01       	movw	r20, r24
 288:	02 c0       	rjmp	.+4      	; 0x28e <write_pin+0xda>
 28a:	44 0f       	add	r20, r20
 28c:	55 1f       	adc	r21, r21
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <write_pin+0xd6>
 292:	ba 01       	movw	r22, r20
 294:	60 95       	com	r22
 296:	62 23       	and	r22, r18
 298:	65 bb       	out	0x15, r22	; 21
 29a:	08 95       	ret
		}
		break;
		
		case 'D':
		case 'd':
		if (val==1)
 29c:	41 30       	cpi	r20, 0x01	; 1
 29e:	69 f4       	brne	.+26     	; 0x2ba <write_pin+0x106>
		{
			SET_BIT(PORTD,pin_number);
 2a0:	22 b3       	in	r18, 0x12	; 18
 2a2:	81 e0       	ldi	r24, 0x01	; 1
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	ac 01       	movw	r20, r24
 2a8:	02 c0       	rjmp	.+4      	; 0x2ae <write_pin+0xfa>
 2aa:	44 0f       	add	r20, r20
 2ac:	55 1f       	adc	r21, r21
 2ae:	6a 95       	dec	r22
 2b0:	e2 f7       	brpl	.-8      	; 0x2aa <write_pin+0xf6>
 2b2:	ba 01       	movw	r22, r20
 2b4:	62 2b       	or	r22, r18
 2b6:	62 bb       	out	0x12, r22	; 18
 2b8:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTD,pin_number);
 2ba:	22 b3       	in	r18, 0x12	; 18
 2bc:	81 e0       	ldi	r24, 0x01	; 1
 2be:	90 e0       	ldi	r25, 0x00	; 0
 2c0:	ac 01       	movw	r20, r24
 2c2:	02 c0       	rjmp	.+4      	; 0x2c8 <write_pin+0x114>
 2c4:	44 0f       	add	r20, r20
 2c6:	55 1f       	adc	r21, r21
 2c8:	6a 95       	dec	r22
 2ca:	e2 f7       	brpl	.-8      	; 0x2c4 <write_pin+0x110>
 2cc:	ba 01       	movw	r22, r20
 2ce:	60 95       	com	r22
 2d0:	62 23       	and	r22, r18
 2d2:	62 bb       	out	0x12, r22	; 18
 2d4:	08 95       	ret

000002d6 <read_pin>:
}

char read_pin(char port_name,char pin_number)
{
	char val;
	switch(port_name)
 2d6:	84 34       	cpi	r24, 0x44	; 68
 2d8:	09 f4       	brne	.+2      	; 0x2dc <read_pin+0x6>
 2da:	51 c0       	rjmp	.+162    	; 0x37e <read_pin+0xa8>
 2dc:	85 34       	cpi	r24, 0x45	; 69
 2de:	40 f4       	brcc	.+16     	; 0x2f0 <read_pin+0x1a>
 2e0:	82 34       	cpi	r24, 0x42	; 66
 2e2:	39 f1       	breq	.+78     	; 0x332 <read_pin+0x5c>
 2e4:	83 34       	cpi	r24, 0x43	; 67
 2e6:	c0 f5       	brcc	.+112    	; 0x358 <read_pin+0x82>
 2e8:	81 34       	cpi	r24, 0x41	; 65
 2ea:	09 f0       	breq	.+2      	; 0x2ee <read_pin+0x18>
 2ec:	5a c0       	rjmp	.+180    	; 0x3a2 <read_pin+0xcc>
 2ee:	0e c0       	rjmp	.+28     	; 0x30c <read_pin+0x36>
 2f0:	82 36       	cpi	r24, 0x62	; 98
 2f2:	f9 f0       	breq	.+62     	; 0x332 <read_pin+0x5c>
 2f4:	83 36       	cpi	r24, 0x63	; 99
 2f6:	20 f4       	brcc	.+8      	; 0x300 <read_pin+0x2a>
 2f8:	81 36       	cpi	r24, 0x61	; 97
 2fa:	09 f0       	breq	.+2      	; 0x2fe <read_pin+0x28>
 2fc:	52 c0       	rjmp	.+164    	; 0x3a2 <read_pin+0xcc>
 2fe:	06 c0       	rjmp	.+12     	; 0x30c <read_pin+0x36>
 300:	83 36       	cpi	r24, 0x63	; 99
 302:	51 f1       	breq	.+84     	; 0x358 <read_pin+0x82>
 304:	84 36       	cpi	r24, 0x64	; 100
 306:	09 f0       	breq	.+2      	; 0x30a <read_pin+0x34>
 308:	4c c0       	rjmp	.+152    	; 0x3a2 <read_pin+0xcc>
 30a:	39 c0       	rjmp	.+114    	; 0x37e <read_pin+0xa8>
	{
		case 'A':
		case 'a':
		val= READ_BIT(PINA,pin_number);
 30c:	29 b3       	in	r18, 0x19	; 25
 30e:	81 e0       	ldi	r24, 0x01	; 1
 310:	90 e0       	ldi	r25, 0x00	; 0
 312:	06 2e       	mov	r0, r22
 314:	02 c0       	rjmp	.+4      	; 0x31a <read_pin+0x44>
 316:	88 0f       	add	r24, r24
 318:	99 1f       	adc	r25, r25
 31a:	0a 94       	dec	r0
 31c:	e2 f7       	brpl	.-8      	; 0x316 <read_pin+0x40>
 31e:	30 e0       	ldi	r19, 0x00	; 0
 320:	82 23       	and	r24, r18
 322:	93 23       	and	r25, r19
 324:	02 c0       	rjmp	.+4      	; 0x32a <read_pin+0x54>
 326:	95 95       	asr	r25
 328:	87 95       	ror	r24
 32a:	6a 95       	dec	r22
 32c:	e2 f7       	brpl	.-8      	; 0x326 <read_pin+0x50>
 32e:	98 2f       	mov	r25, r24
		break;
 330:	38 c0       	rjmp	.+112    	; 0x3a2 <read_pin+0xcc>
		
		case 'B':
		case 'b':
		val=  READ_BIT(PINB,pin_number);
 332:	26 b3       	in	r18, 0x16	; 22
 334:	81 e0       	ldi	r24, 0x01	; 1
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	06 2e       	mov	r0, r22
 33a:	02 c0       	rjmp	.+4      	; 0x340 <read_pin+0x6a>
 33c:	88 0f       	add	r24, r24
 33e:	99 1f       	adc	r25, r25
 340:	0a 94       	dec	r0
 342:	e2 f7       	brpl	.-8      	; 0x33c <read_pin+0x66>
 344:	30 e0       	ldi	r19, 0x00	; 0
 346:	82 23       	and	r24, r18
 348:	93 23       	and	r25, r19
 34a:	02 c0       	rjmp	.+4      	; 0x350 <read_pin+0x7a>
 34c:	95 95       	asr	r25
 34e:	87 95       	ror	r24
 350:	6a 95       	dec	r22
 352:	e2 f7       	brpl	.-8      	; 0x34c <read_pin+0x76>
 354:	98 2f       	mov	r25, r24
		break;
 356:	25 c0       	rjmp	.+74     	; 0x3a2 <read_pin+0xcc>
		
		case 'C':
		case 'c':
		val=  READ_BIT(PINC,pin_number);
 358:	23 b3       	in	r18, 0x13	; 19
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	90 e0       	ldi	r25, 0x00	; 0
 35e:	06 2e       	mov	r0, r22
 360:	02 c0       	rjmp	.+4      	; 0x366 <read_pin+0x90>
 362:	88 0f       	add	r24, r24
 364:	99 1f       	adc	r25, r25
 366:	0a 94       	dec	r0
 368:	e2 f7       	brpl	.-8      	; 0x362 <read_pin+0x8c>
 36a:	30 e0       	ldi	r19, 0x00	; 0
 36c:	82 23       	and	r24, r18
 36e:	93 23       	and	r25, r19
 370:	02 c0       	rjmp	.+4      	; 0x376 <read_pin+0xa0>
 372:	95 95       	asr	r25
 374:	87 95       	ror	r24
 376:	6a 95       	dec	r22
 378:	e2 f7       	brpl	.-8      	; 0x372 <read_pin+0x9c>
 37a:	98 2f       	mov	r25, r24
		break;
 37c:	12 c0       	rjmp	.+36     	; 0x3a2 <read_pin+0xcc>
		
		case 'D':
		case 'd':
		val=  READ_BIT(PIND,pin_number);
 37e:	20 b3       	in	r18, 0x10	; 16
 380:	81 e0       	ldi	r24, 0x01	; 1
 382:	90 e0       	ldi	r25, 0x00	; 0
 384:	06 2e       	mov	r0, r22
 386:	02 c0       	rjmp	.+4      	; 0x38c <read_pin+0xb6>
 388:	88 0f       	add	r24, r24
 38a:	99 1f       	adc	r25, r25
 38c:	0a 94       	dec	r0
 38e:	e2 f7       	brpl	.-8      	; 0x388 <read_pin+0xb2>
 390:	30 e0       	ldi	r19, 0x00	; 0
 392:	82 23       	and	r24, r18
 394:	93 23       	and	r25, r19
 396:	02 c0       	rjmp	.+4      	; 0x39c <read_pin+0xc6>
 398:	95 95       	asr	r25
 39a:	87 95       	ror	r24
 39c:	6a 95       	dec	r22
 39e:	e2 f7       	brpl	.-8      	; 0x398 <read_pin+0xc2>
 3a0:	98 2f       	mov	r25, r24
		break;
		default:
		break;
	}
	 return val;
}			
 3a2:	89 2f       	mov	r24, r25
 3a4:	08 95       	ret

000003a6 <toggle_pin>:

void toggle_pin(char port_name,char pin_number)
{
	switch(port_name)
 3a6:	84 34       	cpi	r24, 0x44	; 68
 3a8:	09 f4       	brne	.+2      	; 0x3ac <toggle_pin+0x6>
 3aa:	3d c0       	rjmp	.+122    	; 0x426 <toggle_pin+0x80>
 3ac:	85 34       	cpi	r24, 0x45	; 69
 3ae:	40 f4       	brcc	.+16     	; 0x3c0 <toggle_pin+0x1a>
 3b0:	82 34       	cpi	r24, 0x42	; 66
 3b2:	f9 f0       	breq	.+62     	; 0x3f2 <toggle_pin+0x4c>
 3b4:	83 34       	cpi	r24, 0x43	; 67
 3b6:	50 f5       	brcc	.+84     	; 0x40c <toggle_pin+0x66>
 3b8:	81 34       	cpi	r24, 0x41	; 65
 3ba:	09 f0       	breq	.+2      	; 0x3be <toggle_pin+0x18>
 3bc:	40 c0       	rjmp	.+128    	; 0x43e <toggle_pin+0x98>
 3be:	0c c0       	rjmp	.+24     	; 0x3d8 <toggle_pin+0x32>
 3c0:	82 36       	cpi	r24, 0x62	; 98
 3c2:	b9 f0       	breq	.+46     	; 0x3f2 <toggle_pin+0x4c>
 3c4:	83 36       	cpi	r24, 0x63	; 99
 3c6:	18 f4       	brcc	.+6      	; 0x3ce <toggle_pin+0x28>
 3c8:	81 36       	cpi	r24, 0x61	; 97
 3ca:	c9 f5       	brne	.+114    	; 0x43e <toggle_pin+0x98>
 3cc:	05 c0       	rjmp	.+10     	; 0x3d8 <toggle_pin+0x32>
 3ce:	83 36       	cpi	r24, 0x63	; 99
 3d0:	e9 f0       	breq	.+58     	; 0x40c <toggle_pin+0x66>
 3d2:	84 36       	cpi	r24, 0x64	; 100
 3d4:	a1 f5       	brne	.+104    	; 0x43e <toggle_pin+0x98>
 3d6:	27 c0       	rjmp	.+78     	; 0x426 <toggle_pin+0x80>
	{
		case 'A':
		case 'a':
		TOG_BIT(PORTA,pin_number);
 3d8:	2b b3       	in	r18, 0x1b	; 27
 3da:	81 e0       	ldi	r24, 0x01	; 1
 3dc:	90 e0       	ldi	r25, 0x00	; 0
 3de:	ac 01       	movw	r20, r24
 3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <toggle_pin+0x40>
 3e2:	44 0f       	add	r20, r20
 3e4:	55 1f       	adc	r21, r21
 3e6:	6a 95       	dec	r22
 3e8:	e2 f7       	brpl	.-8      	; 0x3e2 <toggle_pin+0x3c>
 3ea:	ba 01       	movw	r22, r20
 3ec:	62 27       	eor	r22, r18
 3ee:	6b bb       	out	0x1b, r22	; 27
		break;
 3f0:	08 95       	ret
		
		case 'B':
		case 'b':
		TOG_BIT(PORTB,pin_number);
 3f2:	28 b3       	in	r18, 0x18	; 24
 3f4:	81 e0       	ldi	r24, 0x01	; 1
 3f6:	90 e0       	ldi	r25, 0x00	; 0
 3f8:	ac 01       	movw	r20, r24
 3fa:	02 c0       	rjmp	.+4      	; 0x400 <toggle_pin+0x5a>
 3fc:	44 0f       	add	r20, r20
 3fe:	55 1f       	adc	r21, r21
 400:	6a 95       	dec	r22
 402:	e2 f7       	brpl	.-8      	; 0x3fc <toggle_pin+0x56>
 404:	ba 01       	movw	r22, r20
 406:	62 27       	eor	r22, r18
 408:	68 bb       	out	0x18, r22	; 24
		break;
 40a:	08 95       	ret
		case 'C':
		case 'c':
		TOG_BIT(PORTC,pin_number);
 40c:	25 b3       	in	r18, 0x15	; 21
 40e:	81 e0       	ldi	r24, 0x01	; 1
 410:	90 e0       	ldi	r25, 0x00	; 0
 412:	ac 01       	movw	r20, r24
 414:	02 c0       	rjmp	.+4      	; 0x41a <toggle_pin+0x74>
 416:	44 0f       	add	r20, r20
 418:	55 1f       	adc	r21, r21
 41a:	6a 95       	dec	r22
 41c:	e2 f7       	brpl	.-8      	; 0x416 <toggle_pin+0x70>
 41e:	ba 01       	movw	r22, r20
 420:	62 27       	eor	r22, r18
 422:	65 bb       	out	0x15, r22	; 21
		break;
 424:	08 95       	ret
		case 'D':
		case 'd':
		TOG_BIT(PORTD,pin_number);
 426:	22 b3       	in	r18, 0x12	; 18
 428:	81 e0       	ldi	r24, 0x01	; 1
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	ac 01       	movw	r20, r24
 42e:	02 c0       	rjmp	.+4      	; 0x434 <toggle_pin+0x8e>
 430:	44 0f       	add	r20, r20
 432:	55 1f       	adc	r21, r21
 434:	6a 95       	dec	r22
 436:	e2 f7       	brpl	.-8      	; 0x430 <toggle_pin+0x8a>
 438:	ba 01       	movw	r22, r20
 43a:	62 27       	eor	r22, r18
 43c:	62 bb       	out	0x12, r22	; 18
 43e:	08 95       	ret

00000440 <set_port>:
	}		
}

void set_port (char port_name,char direction)
{
	switch(port_name)
 440:	84 34       	cpi	r24, 0x44	; 68
 442:	d9 f0       	breq	.+54     	; 0x47a <set_port+0x3a>
 444:	85 34       	cpi	r24, 0x45	; 69
 446:	38 f4       	brcc	.+14     	; 0x456 <set_port+0x16>
 448:	82 34       	cpi	r24, 0x42	; 66
 44a:	99 f0       	breq	.+38     	; 0x472 <set_port+0x32>
 44c:	83 34       	cpi	r24, 0x43	; 67
 44e:	98 f4       	brcc	.+38     	; 0x476 <set_port+0x36>
 450:	81 34       	cpi	r24, 0x41	; 65
 452:	a1 f4       	brne	.+40     	; 0x47c <set_port+0x3c>
 454:	0c c0       	rjmp	.+24     	; 0x46e <set_port+0x2e>
 456:	82 36       	cpi	r24, 0x62	; 98
 458:	61 f0       	breq	.+24     	; 0x472 <set_port+0x32>
 45a:	83 36       	cpi	r24, 0x63	; 99
 45c:	18 f4       	brcc	.+6      	; 0x464 <set_port+0x24>
 45e:	81 36       	cpi	r24, 0x61	; 97
 460:	69 f4       	brne	.+26     	; 0x47c <set_port+0x3c>
 462:	05 c0       	rjmp	.+10     	; 0x46e <set_port+0x2e>
 464:	83 36       	cpi	r24, 0x63	; 99
 466:	39 f0       	breq	.+14     	; 0x476 <set_port+0x36>
 468:	84 36       	cpi	r24, 0x64	; 100
 46a:	41 f4       	brne	.+16     	; 0x47c <set_port+0x3c>
 46c:	06 c0       	rjmp	.+12     	; 0x47a <set_port+0x3a>
	{
		case 'A':
		case 'a':
		DDRA=direction;
 46e:	6a bb       	out	0x1a, r22	; 26
		break;
 470:	08 95       	ret
		case 'B':
		case 'b':
		DDRB=direction;
 472:	67 bb       	out	0x17, r22	; 23
		break;
 474:	08 95       	ret
		case 'C':
		case 'c':
		DDRC=direction;
 476:	64 bb       	out	0x14, r22	; 20
		break;
 478:	08 95       	ret
		case 'D':
		case 'd':
		DDRD=direction;
 47a:	61 bb       	out	0x11, r22	; 17
 47c:	08 95       	ret

0000047e <write_port>:
		break;
	}			
}
void write_port (char port_name,char val)
{
	switch(port_name)
 47e:	84 34       	cpi	r24, 0x44	; 68
 480:	d9 f0       	breq	.+54     	; 0x4b8 <write_port+0x3a>
 482:	85 34       	cpi	r24, 0x45	; 69
 484:	38 f4       	brcc	.+14     	; 0x494 <write_port+0x16>
 486:	82 34       	cpi	r24, 0x42	; 66
 488:	99 f0       	breq	.+38     	; 0x4b0 <write_port+0x32>
 48a:	83 34       	cpi	r24, 0x43	; 67
 48c:	98 f4       	brcc	.+38     	; 0x4b4 <write_port+0x36>
 48e:	81 34       	cpi	r24, 0x41	; 65
 490:	a1 f4       	brne	.+40     	; 0x4ba <write_port+0x3c>
 492:	0c c0       	rjmp	.+24     	; 0x4ac <write_port+0x2e>
 494:	82 36       	cpi	r24, 0x62	; 98
 496:	61 f0       	breq	.+24     	; 0x4b0 <write_port+0x32>
 498:	83 36       	cpi	r24, 0x63	; 99
 49a:	18 f4       	brcc	.+6      	; 0x4a2 <write_port+0x24>
 49c:	81 36       	cpi	r24, 0x61	; 97
 49e:	69 f4       	brne	.+26     	; 0x4ba <write_port+0x3c>
 4a0:	05 c0       	rjmp	.+10     	; 0x4ac <write_port+0x2e>
 4a2:	83 36       	cpi	r24, 0x63	; 99
 4a4:	39 f0       	breq	.+14     	; 0x4b4 <write_port+0x36>
 4a6:	84 36       	cpi	r24, 0x64	; 100
 4a8:	41 f4       	brne	.+16     	; 0x4ba <write_port+0x3c>
 4aa:	06 c0       	rjmp	.+12     	; 0x4b8 <write_port+0x3a>
	{
		case 'A':
		case 'a':
		PORTA=val;
 4ac:	6b bb       	out	0x1b, r22	; 27
		break;
 4ae:	08 95       	ret
		case 'B':
		case 'b':
		PORTB=val;
 4b0:	68 bb       	out	0x18, r22	; 24
		break;
 4b2:	08 95       	ret
		case 'C':
		case 'c':
		PORTC=val;
 4b4:	65 bb       	out	0x15, r22	; 21
		break;
 4b6:	08 95       	ret
		case 'D':
		case 'd':
		PORTD=val;
 4b8:	62 bb       	out	0x12, r22	; 18
 4ba:	08 95       	ret

000004bc <read_port>:

char read_port(char port_name)
{
	unsigned char val;
	
	switch(port_name)
 4bc:	84 34       	cpi	r24, 0x44	; 68
 4be:	d9 f0       	breq	.+54     	; 0x4f6 <read_port+0x3a>
 4c0:	85 34       	cpi	r24, 0x45	; 69
 4c2:	38 f4       	brcc	.+14     	; 0x4d2 <read_port+0x16>
 4c4:	82 34       	cpi	r24, 0x42	; 66
 4c6:	99 f0       	breq	.+38     	; 0x4ee <read_port+0x32>
 4c8:	83 34       	cpi	r24, 0x43	; 67
 4ca:	98 f4       	brcc	.+38     	; 0x4f2 <read_port+0x36>
 4cc:	81 34       	cpi	r24, 0x41	; 65
 4ce:	a1 f4       	brne	.+40     	; 0x4f8 <read_port+0x3c>
 4d0:	0c c0       	rjmp	.+24     	; 0x4ea <read_port+0x2e>
 4d2:	82 36       	cpi	r24, 0x62	; 98
 4d4:	61 f0       	breq	.+24     	; 0x4ee <read_port+0x32>
 4d6:	83 36       	cpi	r24, 0x63	; 99
 4d8:	18 f4       	brcc	.+6      	; 0x4e0 <read_port+0x24>
 4da:	81 36       	cpi	r24, 0x61	; 97
 4dc:	69 f4       	brne	.+26     	; 0x4f8 <read_port+0x3c>
 4de:	05 c0       	rjmp	.+10     	; 0x4ea <read_port+0x2e>
 4e0:	83 36       	cpi	r24, 0x63	; 99
 4e2:	39 f0       	breq	.+14     	; 0x4f2 <read_port+0x36>
 4e4:	84 36       	cpi	r24, 0x64	; 100
 4e6:	41 f4       	brne	.+16     	; 0x4f8 <read_port+0x3c>
 4e8:	06 c0       	rjmp	.+12     	; 0x4f6 <read_port+0x3a>
	{
		case 'A':
		case 'a':
		val=PINA;
 4ea:	89 b3       	in	r24, 0x19	; 25
		break;
 4ec:	08 95       	ret
		case 'B':
		case 'b':
		val=PINB;
 4ee:	86 b3       	in	r24, 0x16	; 22
		break;
 4f0:	08 95       	ret
		case 'C':
		case 'c':
		val=PINC;
 4f2:	83 b3       	in	r24, 0x13	; 19
		break;
 4f4:	08 95       	ret
		case 'D':
		case 'd':
		val=PIND;
 4f6:	80 b3       	in	r24, 0x10	; 16
		break;
		default:
		break;
	}		
 4f8:	08 95       	ret

000004fa <main>:
#define F_CPU 8000000UL
#include <util/delay.h>

int main(void)
{
	UART_init(9600);
 4fa:	60 e8       	ldi	r22, 0x80	; 128
 4fc:	75 e2       	ldi	r23, 0x25	; 37
 4fe:	80 e0       	ldi	r24, 0x00	; 0
 500:	90 e0       	ldi	r25, 0x00	; 0
 502:	0e 94 76 03 	call	0x6ec	; 0x6ec <UART_init>
	LCD_Init();
 506:	0e 94 d5 02 	call	0x5aa	; 0x5aa <LCD_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 50a:	8f ef       	ldi	r24, 0xFF	; 255
 50c:	92 e5       	ldi	r25, 0x52	; 82
 50e:	a7 e0       	ldi	r26, 0x07	; 7
 510:	81 50       	subi	r24, 0x01	; 1
 512:	90 40       	sbci	r25, 0x00	; 0
 514:	a0 40       	sbci	r26, 0x00	; 0
 516:	e1 f7       	brne	.-8      	; 0x510 <main+0x16>
 518:	00 c0       	rjmp	.+0      	; 0x51a <main+0x20>
 51a:	00 00       	nop
	_delay_ms(300);
	UART_sendString("MOHAMMED");
 51c:	80 e6       	ldi	r24, 0x60	; 96
 51e:	90 e0       	ldi	r25, 0x00	; 0
 520:	0e 94 a1 03 	call	0x742	; 0x742 <UART_sendString>
	char x;
    while(1)
    {
       x=UART_receiveData();
 524:	0e 94 9d 03 	call	0x73a	; 0x73a <UART_receiveData>
	   LCD_send_char(x);
 528:	0e 94 15 03 	call	0x62a	; 0x62a <LCD_send_char>
 52c:	fb cf       	rjmp	.-10     	; 0x524 <main+0x2a>

0000052e <send_falling_edge>:
	 #endif
 }

static void send_falling_edge(void)
{
	write_pin('b',EN,1);
 52e:	82 e6       	ldi	r24, 0x62	; 98
 530:	60 e0       	ldi	r22, 0x00	; 0
 532:	41 e0       	ldi	r20, 0x01	; 1
 534:	0e 94 da 00 	call	0x1b4	; 0x1b4 <write_pin>
 538:	8f e9       	ldi	r24, 0x9F	; 159
 53a:	9f e0       	ldi	r25, 0x0F	; 15
 53c:	01 97       	sbiw	r24, 0x01	; 1
 53e:	f1 f7       	brne	.-4      	; 0x53c <send_falling_edge+0xe>
 540:	00 c0       	rjmp	.+0      	; 0x542 <send_falling_edge+0x14>
 542:	00 00       	nop
	_delay_ms(2);
	write_pin('b',EN,0);
 544:	82 e6       	ldi	r24, 0x62	; 98
 546:	60 e0       	ldi	r22, 0x00	; 0
 548:	40 e0       	ldi	r20, 0x00	; 0
 54a:	0e 94 da 00 	call	0x1b4	; 0x1b4 <write_pin>
 54e:	8f e9       	ldi	r24, 0x9F	; 159
 550:	9f e0       	ldi	r25, 0x0F	; 15
 552:	01 97       	sbiw	r24, 0x01	; 1
 554:	f1 f7       	brne	.-4      	; 0x552 <send_falling_edge+0x24>
 556:	00 c0       	rjmp	.+0      	; 0x558 <send_falling_edge+0x2a>
 558:	00 00       	nop
	_delay_ms(2);
}
 55a:	08 95       	ret

0000055c <LCD_send_cmd>:

void LCD_send_cmd(char cmd)
{
 55c:	cf 93       	push	r28
 55e:	c8 2f       	mov	r28, r24
	write_port('b',cmd);
	write_pin('b',RS,0);
	send_falling_edge();

	#elif defined four_bits_mode
	write_port('b',(PORTA & 0x0f)|(cmd&0xf0));
 560:	6b b3       	in	r22, 0x1b	; 27
 562:	80 7f       	andi	r24, 0xF0	; 240
 564:	6f 70       	andi	r22, 0x0F	; 15
 566:	68 2b       	or	r22, r24
 568:	82 e6       	ldi	r24, 0x62	; 98
 56a:	0e 94 3f 02 	call	0x47e	; 0x47e <write_port>
	write_pin('b',RS,0);
 56e:	82 e6       	ldi	r24, 0x62	; 98
 570:	61 e0       	ldi	r22, 0x01	; 1
 572:	40 e0       	ldi	r20, 0x00	; 0
 574:	0e 94 da 00 	call	0x1b4	; 0x1b4 <write_pin>
	send_falling_edge();
 578:	0e 94 97 02 	call	0x52e	; 0x52e <send_falling_edge>
	write_port('b',(PORTA & 0x0f)|(cmd<<4));
 57c:	6b b3       	in	r22, 0x1b	; 27
 57e:	c2 95       	swap	r28
 580:	c0 7f       	andi	r28, 0xF0	; 240
 582:	6f 70       	andi	r22, 0x0F	; 15
 584:	6c 2b       	or	r22, r28
 586:	82 e6       	ldi	r24, 0x62	; 98
 588:	0e 94 3f 02 	call	0x47e	; 0x47e <write_port>
	write_pin('b',RS,0);
 58c:	82 e6       	ldi	r24, 0x62	; 98
 58e:	61 e0       	ldi	r22, 0x01	; 1
 590:	40 e0       	ldi	r20, 0x00	; 0
 592:	0e 94 da 00 	call	0x1b4	; 0x1b4 <write_pin>
	send_falling_edge();
 596:	0e 94 97 02 	call	0x52e	; 0x52e <send_falling_edge>
 59a:	8f ec       	ldi	r24, 0xCF	; 207
 59c:	97 e0       	ldi	r25, 0x07	; 7
 59e:	01 97       	sbiw	r24, 0x01	; 1
 5a0:	f1 f7       	brne	.-4      	; 0x59e <LCD_send_cmd+0x42>
 5a2:	00 c0       	rjmp	.+0      	; 0x5a4 <LCD_send_cmd+0x48>
 5a4:	00 00       	nop
	_delay_ms(1);
	#endif
}
 5a6:	cf 91       	pop	r28
 5a8:	08 95       	ret

000005aa <LCD_Init>:
 5aa:	8f ef       	ldi	r24, 0xFF	; 255
 5ac:	91 ee       	ldi	r25, 0xE1	; 225
 5ae:	a4 e0       	ldi	r26, 0x04	; 4
 5b0:	81 50       	subi	r24, 0x01	; 1
 5b2:	90 40       	sbci	r25, 0x00	; 0
 5b4:	a0 40       	sbci	r26, 0x00	; 0
 5b6:	e1 f7       	brne	.-8      	; 0x5b0 <LCD_Init+0x6>
 5b8:	00 c0       	rjmp	.+0      	; 0x5ba <LCD_Init+0x10>
 5ba:	00 00       	nop
	_delay_ms(10);
	LCD_send_cmd(ENTRY_MODE); //entry mode
	_delay_ms(1);
	
	#elif defined four_bits_mode
	set_port('b',0xff);
 5bc:	82 e6       	ldi	r24, 0x62	; 98
 5be:	6f ef       	ldi	r22, 0xFF	; 255
 5c0:	0e 94 20 02 	call	0x440	; 0x440 <set_port>
	write_pin('b',RW,0);
 5c4:	82 e6       	ldi	r24, 0x62	; 98
 5c6:	62 e0       	ldi	r22, 0x02	; 2
 5c8:	40 e0       	ldi	r20, 0x00	; 0
 5ca:	0e 94 da 00 	call	0x1b4	; 0x1b4 <write_pin>
	 LCD_send_cmd(RETURN_HOME); //return home
 5ce:	82 e0       	ldi	r24, 0x02	; 2
 5d0:	0e 94 ae 02 	call	0x55c	; 0x55c <LCD_send_cmd>
 5d4:	af e1       	ldi	r26, 0x1F	; 31
 5d6:	be e4       	ldi	r27, 0x4E	; 78
 5d8:	11 97       	sbiw	r26, 0x01	; 1
 5da:	f1 f7       	brne	.-4      	; 0x5d8 <LCD_Init+0x2e>
 5dc:	00 c0       	rjmp	.+0      	; 0x5de <LCD_Init+0x34>
 5de:	00 00       	nop
	 _delay_ms(10);
	 //LCD_send_cmd(0x33);
	 //LCD_send_cmd(0x32);  
	 LCD_send_cmd(FOUR_BITS); //4bit mode
 5e0:	88 e2       	ldi	r24, 0x28	; 40
 5e2:	0e 94 ae 02 	call	0x55c	; 0x55c <LCD_send_cmd>
 5e6:	8f ec       	ldi	r24, 0xCF	; 207
 5e8:	97 e0       	ldi	r25, 0x07	; 7
 5ea:	01 97       	sbiw	r24, 0x01	; 1
 5ec:	f1 f7       	brne	.-4      	; 0x5ea <LCD_Init+0x40>
 5ee:	00 c0       	rjmp	.+0      	; 0x5f0 <LCD_Init+0x46>
 5f0:	00 00       	nop
	 _delay_ms(1);
	 LCD_send_cmd(CURSOR_ON_DISPLAN_ON);//display on cursor on
 5f2:	8e e0       	ldi	r24, 0x0E	; 14
 5f4:	0e 94 ae 02 	call	0x55c	; 0x55c <LCD_send_cmd>
 5f8:	af ec       	ldi	r26, 0xCF	; 207
 5fa:	b7 e0       	ldi	r27, 0x07	; 7
 5fc:	11 97       	sbiw	r26, 0x01	; 1
 5fe:	f1 f7       	brne	.-4      	; 0x5fc <LCD_Init+0x52>
 600:	00 c0       	rjmp	.+0      	; 0x602 <LCD_Init+0x58>
 602:	00 00       	nop
	 _delay_ms(1);
	 LCD_send_cmd(CLR_SCREEN);//clear the screen
 604:	81 e0       	ldi	r24, 0x01	; 1
 606:	0e 94 ae 02 	call	0x55c	; 0x55c <LCD_send_cmd>
 60a:	8f e1       	ldi	r24, 0x1F	; 31
 60c:	9e e4       	ldi	r25, 0x4E	; 78
 60e:	01 97       	sbiw	r24, 0x01	; 1
 610:	f1 f7       	brne	.-4      	; 0x60e <LCD_Init+0x64>
 612:	00 c0       	rjmp	.+0      	; 0x614 <LCD_Init+0x6a>
 614:	00 00       	nop
	 _delay_ms(10);
	 LCD_send_cmd(ENTRY_MODE); //entry mode
 616:	86 e0       	ldi	r24, 0x06	; 6
 618:	0e 94 ae 02 	call	0x55c	; 0x55c <LCD_send_cmd>
 61c:	af ec       	ldi	r26, 0xCF	; 207
 61e:	b7 e0       	ldi	r27, 0x07	; 7
 620:	11 97       	sbiw	r26, 0x01	; 1
 622:	f1 f7       	brne	.-4      	; 0x620 <LCD_Init+0x76>
 624:	00 c0       	rjmp	.+0      	; 0x626 <LCD_Init+0x7c>
 626:	00 00       	nop
	 _delay_ms(1);
	 #endif
 }
 628:	08 95       	ret

0000062a <LCD_send_char>:
	#endif
}


void LCD_send_char(char data)
{
 62a:	cf 93       	push	r28
 62c:	c8 2f       	mov	r28, r24
	write_port('b',data);
	write_pin('b',RS,1);
	send_falling_edge();

	#elif defined four_bits_mode
	write_port('b',(PORTA & 0x0f)|(data&0xf0));
 62e:	6b b3       	in	r22, 0x1b	; 27
 630:	80 7f       	andi	r24, 0xF0	; 240
 632:	6f 70       	andi	r22, 0x0F	; 15
 634:	68 2b       	or	r22, r24
 636:	82 e6       	ldi	r24, 0x62	; 98
 638:	0e 94 3f 02 	call	0x47e	; 0x47e <write_port>
	write_pin('b',RS,1);
 63c:	82 e6       	ldi	r24, 0x62	; 98
 63e:	61 e0       	ldi	r22, 0x01	; 1
 640:	41 e0       	ldi	r20, 0x01	; 1
 642:	0e 94 da 00 	call	0x1b4	; 0x1b4 <write_pin>
	send_falling_edge();
 646:	0e 94 97 02 	call	0x52e	; 0x52e <send_falling_edge>
	write_port('b',(PORTA & 0x0f)|(data<<4));
 64a:	6b b3       	in	r22, 0x1b	; 27
 64c:	c2 95       	swap	r28
 64e:	c0 7f       	andi	r28, 0xF0	; 240
 650:	6f 70       	andi	r22, 0x0F	; 15
 652:	6c 2b       	or	r22, r28
 654:	82 e6       	ldi	r24, 0x62	; 98
 656:	0e 94 3f 02 	call	0x47e	; 0x47e <write_port>
	write_pin('b',RS,1);
 65a:	82 e6       	ldi	r24, 0x62	; 98
 65c:	61 e0       	ldi	r22, 0x01	; 1
 65e:	41 e0       	ldi	r20, 0x01	; 1
 660:	0e 94 da 00 	call	0x1b4	; 0x1b4 <write_pin>
	send_falling_edge();
 664:	0e 94 97 02 	call	0x52e	; 0x52e <send_falling_edge>
 668:	8f ec       	ldi	r24, 0xCF	; 207
 66a:	97 e0       	ldi	r25, 0x07	; 7
 66c:	01 97       	sbiw	r24, 0x01	; 1
 66e:	f1 f7       	brne	.-4      	; 0x66c <LCD_send_char+0x42>
 670:	00 c0       	rjmp	.+0      	; 0x672 <LCD_send_char+0x48>
 672:	00 00       	nop
	_delay_ms(1);
	#endif
}
 674:	cf 91       	pop	r28
 676:	08 95       	ret

00000678 <LCD_send_string>:

void LCD_send_string(char *data)
{
 678:	cf 93       	push	r28
 67a:	df 93       	push	r29
 67c:	ec 01       	movw	r28, r24
	while((*data)!='\0')
 67e:	88 81       	ld	r24, Y
 680:	88 23       	and	r24, r24
 682:	31 f0       	breq	.+12     	; 0x690 <LCD_send_string+0x18>
	send_falling_edge();
	_delay_ms(1);
	#endif
}

void LCD_send_string(char *data)
 684:	21 96       	adiw	r28, 0x01	; 1
{
	while((*data)!='\0')
	{
		LCD_send_char(*data);
 686:	0e 94 15 03 	call	0x62a	; 0x62a <LCD_send_char>
	#endif
}

void LCD_send_string(char *data)
{
	while((*data)!='\0')
 68a:	89 91       	ld	r24, Y+
 68c:	88 23       	and	r24, r24
 68e:	d9 f7       	brne	.-10     	; 0x686 <LCD_send_string+0xe>
	{
		LCD_send_char(*data);
		data++;
	}
}
 690:	df 91       	pop	r29
 692:	cf 91       	pop	r28
 694:	08 95       	ret

00000696 <LCD_clearscreen>:
void LCD_clearscreen()
{
	LCD_send_cmd(CLR_SCREEN);
 696:	81 e0       	ldi	r24, 0x01	; 1
 698:	0e 94 ae 02 	call	0x55c	; 0x55c <LCD_send_cmd>
 69c:	8f e1       	ldi	r24, 0x1F	; 31
 69e:	9e e4       	ldi	r25, 0x4E	; 78
 6a0:	01 97       	sbiw	r24, 0x01	; 1
 6a2:	f1 f7       	brne	.-4      	; 0x6a0 <LCD_clearscreen+0xa>
 6a4:	00 c0       	rjmp	.+0      	; 0x6a6 <LCD_clearscreen+0x10>
 6a6:	00 00       	nop
	_delay_ms(10);
}
 6a8:	08 95       	ret

000006aa <LCD_movecursor>:


void LCD_movecursor(char row,char coloumn)
{
	char data ;
	if(row>2||row<1||coloumn>16||coloumn<1)
 6aa:	28 2f       	mov	r18, r24
 6ac:	21 50       	subi	r18, 0x01	; 1
 6ae:	22 30       	cpi	r18, 0x02	; 2
 6b0:	70 f4       	brcc	.+28     	; 0x6ce <LCD_movecursor+0x24>
 6b2:	61 31       	cpi	r22, 0x11	; 17
 6b4:	70 f4       	brcc	.+28     	; 0x6d2 <LCD_movecursor+0x28>
 6b6:	66 23       	and	r22, r22
 6b8:	71 f0       	breq	.+28     	; 0x6d6 <LCD_movecursor+0x2c>
	{
		data=0x80;
	}
	else if(row==1)
 6ba:	81 30       	cpi	r24, 0x01	; 1
 6bc:	19 f4       	brne	.+6      	; 0x6c4 <LCD_movecursor+0x1a>
	{
		data=0x80+coloumn-1 ;
 6be:	96 2f       	mov	r25, r22
 6c0:	91 58       	subi	r25, 0x81	; 129
 6c2:	0a c0       	rjmp	.+20     	; 0x6d8 <LCD_movecursor+0x2e>
	}
	else if (row==2)
 6c4:	82 30       	cpi	r24, 0x02	; 2
 6c6:	41 f4       	brne	.+16     	; 0x6d8 <LCD_movecursor+0x2e>
	{
		data=0xc0+coloumn-1;
 6c8:	96 2f       	mov	r25, r22
 6ca:	91 54       	subi	r25, 0x41	; 65
 6cc:	05 c0       	rjmp	.+10     	; 0x6d8 <LCD_movecursor+0x2e>
void LCD_movecursor(char row,char coloumn)
{
	char data ;
	if(row>2||row<1||coloumn>16||coloumn<1)
	{
		data=0x80;
 6ce:	90 e8       	ldi	r25, 0x80	; 128
 6d0:	03 c0       	rjmp	.+6      	; 0x6d8 <LCD_movecursor+0x2e>
 6d2:	90 e8       	ldi	r25, 0x80	; 128
 6d4:	01 c0       	rjmp	.+2      	; 0x6d8 <LCD_movecursor+0x2e>
 6d6:	90 e8       	ldi	r25, 0x80	; 128
	}
	else if (row==2)
	{
		data=0xc0+coloumn-1;
	}
	LCD_send_cmd(data);
 6d8:	89 2f       	mov	r24, r25
 6da:	0e 94 ae 02 	call	0x55c	; 0x55c <LCD_send_cmd>
 6de:	8f ec       	ldi	r24, 0xCF	; 207
 6e0:	97 e0       	ldi	r25, 0x07	; 7
 6e2:	01 97       	sbiw	r24, 0x01	; 1
 6e4:	f1 f7       	brne	.-4      	; 0x6e2 <LCD_movecursor+0x38>
 6e6:	00 c0       	rjmp	.+0      	; 0x6e8 <LCD_movecursor+0x3e>
 6e8:	00 00       	nop
	_delay_ms(1);
}
 6ea:	08 95       	ret

000006ec <UART_init>:
#include "std_macros.h"
#define F_CPU 8000000UL
#include <util/delay.h>

void UART_init(unsigned long baud)
{
 6ec:	dc 01       	movw	r26, r24
 6ee:	cb 01       	movw	r24, r22
	unsigned short UBRR ;
	UBRR =(F_CPU/(16*baud))-1;
 6f0:	88 0f       	add	r24, r24
 6f2:	99 1f       	adc	r25, r25
 6f4:	aa 1f       	adc	r26, r26
 6f6:	bb 1f       	adc	r27, r27
 6f8:	88 0f       	add	r24, r24
 6fa:	99 1f       	adc	r25, r25
 6fc:	aa 1f       	adc	r26, r26
 6fe:	bb 1f       	adc	r27, r27
 700:	9c 01       	movw	r18, r24
 702:	ad 01       	movw	r20, r26
 704:	22 0f       	add	r18, r18
 706:	33 1f       	adc	r19, r19
 708:	44 1f       	adc	r20, r20
 70a:	55 1f       	adc	r21, r21
 70c:	22 0f       	add	r18, r18
 70e:	33 1f       	adc	r19, r19
 710:	44 1f       	adc	r20, r20
 712:	55 1f       	adc	r21, r21
 714:	60 e0       	ldi	r22, 0x00	; 0
 716:	72 e1       	ldi	r23, 0x12	; 18
 718:	8a e7       	ldi	r24, 0x7A	; 122
 71a:	90 e0       	ldi	r25, 0x00	; 0
 71c:	0e 94 b9 03 	call	0x772	; 0x772 <__udivmodsi4>
 720:	21 50       	subi	r18, 0x01	; 1
 722:	30 40       	sbci	r19, 0x00	; 0
	UBRRH = (unsigned char)(UBRR>>8);
 724:	30 bd       	out	0x20, r19	; 32
	UBRRL = (unsigned char)UBRR;
 726:	29 b9       	out	0x09, r18	; 9
	SET_BIT(UCSRB,TXEN);
 728:	53 9a       	sbi	0x0a, 3	; 10
	SET_BIT(UCSRB,RXEN);
 72a:	54 9a       	sbi	0x0a, 4	; 10
	UCSRC= (1<<URSEL)|(1<<UCSZ0)|(1<<UCSZ1);
 72c:	86 e8       	ldi	r24, 0x86	; 134
 72e:	80 bd       	out	0x20, r24	; 32
}
 730:	08 95       	ret

00000732 <UART_sendData>:

void UART_sendData (char data)
{
	while(READ_BIT(UCSRA,UDRE)==0);
 732:	5d 9b       	sbis	0x0b, 5	; 11
 734:	fe cf       	rjmp	.-4      	; 0x732 <UART_sendData>
	UDR=data;
 736:	8c b9       	out	0x0c, r24	; 12
}
 738:	08 95       	ret

0000073a <UART_receiveData>:

char UART_receiveData ()
{
	while(READ_BIT(UCSRA,RXC)==0);
 73a:	5f 9b       	sbis	0x0b, 7	; 11
 73c:	fe cf       	rjmp	.-4      	; 0x73a <UART_receiveData>
	return UDR;
 73e:	8c b1       	in	r24, 0x0c	; 12
}
 740:	08 95       	ret

00000742 <UART_sendString>:

void UART_sendString (char *ptr)
{
 742:	cf 93       	push	r28
 744:	df 93       	push	r29
 746:	ec 01       	movw	r28, r24
	while(*ptr!=0)
 748:	88 81       	ld	r24, Y
 74a:	88 23       	and	r24, r24
 74c:	79 f0       	breq	.+30     	; 0x76c <UART_sendString+0x2a>
{
	while(READ_BIT(UCSRA,RXC)==0);
	return UDR;
}

void UART_sendString (char *ptr)
 74e:	21 96       	adiw	r28, 0x01	; 1
{
	while(*ptr!=0)
	{
		UART_sendData(*ptr);
 750:	0e 94 99 03 	call	0x732	; 0x732 <UART_sendData>
 754:	8f ef       	ldi	r24, 0xFF	; 255
 756:	90 e7       	ldi	r25, 0x70	; 112
 758:	a2 e0       	ldi	r26, 0x02	; 2
 75a:	81 50       	subi	r24, 0x01	; 1
 75c:	90 40       	sbci	r25, 0x00	; 0
 75e:	a0 40       	sbci	r26, 0x00	; 0
 760:	e1 f7       	brne	.-8      	; 0x75a <UART_sendString+0x18>
 762:	00 c0       	rjmp	.+0      	; 0x764 <UART_sendString+0x22>
 764:	00 00       	nop
	return UDR;
}

void UART_sendString (char *ptr)
{
	while(*ptr!=0)
 766:	89 91       	ld	r24, Y+
 768:	88 23       	and	r24, r24
 76a:	91 f7       	brne	.-28     	; 0x750 <UART_sendString+0xe>
	{
		UART_sendData(*ptr);
		ptr++;
		_delay_ms(100);
	}
}
 76c:	df 91       	pop	r29
 76e:	cf 91       	pop	r28
 770:	08 95       	ret

00000772 <__udivmodsi4>:
 772:	a1 e2       	ldi	r26, 0x21	; 33
 774:	1a 2e       	mov	r1, r26
 776:	aa 1b       	sub	r26, r26
 778:	bb 1b       	sub	r27, r27
 77a:	fd 01       	movw	r30, r26
 77c:	0d c0       	rjmp	.+26     	; 0x798 <__udivmodsi4_ep>

0000077e <__udivmodsi4_loop>:
 77e:	aa 1f       	adc	r26, r26
 780:	bb 1f       	adc	r27, r27
 782:	ee 1f       	adc	r30, r30
 784:	ff 1f       	adc	r31, r31
 786:	a2 17       	cp	r26, r18
 788:	b3 07       	cpc	r27, r19
 78a:	e4 07       	cpc	r30, r20
 78c:	f5 07       	cpc	r31, r21
 78e:	20 f0       	brcs	.+8      	; 0x798 <__udivmodsi4_ep>
 790:	a2 1b       	sub	r26, r18
 792:	b3 0b       	sbc	r27, r19
 794:	e4 0b       	sbc	r30, r20
 796:	f5 0b       	sbc	r31, r21

00000798 <__udivmodsi4_ep>:
 798:	66 1f       	adc	r22, r22
 79a:	77 1f       	adc	r23, r23
 79c:	88 1f       	adc	r24, r24
 79e:	99 1f       	adc	r25, r25
 7a0:	1a 94       	dec	r1
 7a2:	69 f7       	brne	.-38     	; 0x77e <__udivmodsi4_loop>
 7a4:	60 95       	com	r22
 7a6:	70 95       	com	r23
 7a8:	80 95       	com	r24
 7aa:	90 95       	com	r25
 7ac:	9b 01       	movw	r18, r22
 7ae:	ac 01       	movw	r20, r24
 7b0:	bd 01       	movw	r22, r26
 7b2:	cf 01       	movw	r24, r30
 7b4:	08 95       	ret

000007b6 <_exit>:
 7b6:	f8 94       	cli

000007b8 <__stop_program>:
 7b8:	ff cf       	rjmp	.-2      	; 0x7b8 <__stop_program>
