// Seed: 1355959733
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3 = 1'b0;
  assign id_2 = id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd34,
    parameter id_13 = 32'd40,
    parameter id_19 = 32'd83
) (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4
    , id_28,
    input wor id_5,
    output wand id_6,
    input wire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri0 _id_10,
    output supply0 id_11,
    output tri id_12,
    output supply1 _id_13,
    output wire id_14,
    input tri1 id_15,
    output wire id_16,
    output supply0 id_17,
    input uwire id_18,
    output tri _id_19[id_13  -  1 : id_10],
    input tri1 id_20,
    output wor id_21,
    input uwire id_22,
    input tri0 id_23,
    input tri id_24[id_19 : 1],
    input wand id_25,
    input supply1 id_26
);
  logic id_29;
  ;
  logic id_30;
  module_0 modCall_1 (
      id_29,
      id_30
  );
endmodule
