[1m[33m> 'Compile Software' step has not yet run.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.

  - Compile Software

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
PASS!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 14:05:44 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 260100
Info: Pipelining the loop on line 20 of sobel.cpp with label "for.loop:sobel.cpp:20:5".
Info: Assigning new label to the loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5"
Info: Resource constraint limits initiation interval to 4.
      Resource '@in_var@_external_memory_port' has 8 uses per cycle but only 2 units available.
      +--------------------------------------+---------------------------+---------------------+
      | Operation                            | Location                  | Competing Use Count |
      +--------------------------------------+---------------------------+---------------------+
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 1                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 2                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 3                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 4                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 5                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 6                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 7                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 8                   |
      +--------------------------------------+---------------------------+---------------------+
      |                                      | Total # of Competing Uses | 8                   |
      +--------------------------------------+---------------------------+---------------------+
      
Info: Done pipelining the loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5".
      Pipeline Initiation Interval (II) = 4. Pipeline length = 6.
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Generating pipeline for loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5".
      Pipeline initiation interval = 4.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: The pipeline 'for_loop_sobel_cpp_20_5' never stalls, removing its stall logic.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part2/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part2_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 14:07:02 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
Gathering inputs/outputs from software execution for sobel_filter function call 1.
PASS!
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Reading pref.tcl

# 2022.2

# vmap -c
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap -c 
# Copying /home/shadjis/latest_linux_Libero_SoC/ModelSimPro/modeltech/linuxacoem/../modelsim.ini to modelsim.ini
#  vlib work
#  vmap work ./work
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap work ./work 
# Modifying modelsim.ini
#  exit
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 14:07:24 on Mar 31,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/sobel_tutorial/part2/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/sobel_tutorial/part2/hls_output/rtl/part2_sobel_filter.v cosim_tb.sv 
-- Compiling module sobel_filter_top
-- Compiling module sobel_filter_sobel_filter
-- Compiling module sobel_filter_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 14:07:24 on Mar 31,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 14:07:25 on Mar 31,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.sobel_filter_top_tb
# Loading work.sobel_filter_top
# Loading work.sobel_filter_sobel_filter
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory out_var at cycle =           0
# Initializing memory in_var at cycle =           0
# Storing memory contents out_var at cycle =     1040407
# Storing memory contents in_var at cycle =     1040407
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:     1040408
# ** Note: $finish    : cosim_tb.sv(338)
#    Time: 20808370 ns  Iteration: 1  Instance: /cosim_tb
# End time: 14:07:43 on Mar 31,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
Retrieving hardware outputs from RTL simulation for sobel_filter function call 1.
PASS!
Number of calls: 1
Cycle latency: 1,040,408
SW/HW co-simulation: PASS
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 16:10:08 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 260100
Info: Pipelining the loop on line 20 of sobel.cpp with label "for.loop:sobel.cpp:20:5".
Info: Assigning new label to the loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5"
Info: Resource constraint limits initiation interval to 4.
      Resource '@in_var@_external_memory_port' has 8 uses per cycle but only 2 units available.
      +--------------------------------------+---------------------------+---------------------+
      | Operation                            | Location                  | Competing Use Count |
      +--------------------------------------+---------------------------+---------------------+
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 1                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 2                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 3                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 4                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 5                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 6                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 7                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 8                   |
      +--------------------------------------+---------------------------+---------------------+
      |                                      | Total # of Competing Uses | 8                   |
      +--------------------------------------+---------------------------+---------------------+
      
Info: Done pipelining the loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5".
      Pipeline Initiation Interval (II) = 4. Pipeline length = 6.
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Generating pipeline for loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5".
      Pipeline initiation interval = 4.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: The pipeline 'for_loop_sobel_cpp_20_5' never stalls, removing its stall logic.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part2/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part2_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 16:11:13 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
Gathering inputs/outputs from software execution for sobel_filter function call 1.
PASS!
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 16:11:33 on Mar 31,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/sobel_tutorial/part2/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/sobel_tutorial/part2/hls_output/rtl/part2_sobel_filter.v cosim_tb.sv 
-- Compiling module sobel_filter_top
-- Compiling module sobel_filter_sobel_filter
-- Compiling module sobel_filter_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 16:11:33 on Mar 31,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 16:11:35 on Mar 31,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.sobel_filter_top_tb
# Loading work.sobel_filter_top
# Loading work.sobel_filter_sobel_filter
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory out_var at cycle =           0
# Initializing memory in_var at cycle =           0
# Storing memory contents out_var at cycle =     1040407
# Storing memory contents in_var at cycle =     1040407
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:     1040408
# ** Note: $finish    : cosim_tb.sv(338)
#    Time: 20808370 ns  Iteration: 1  Instance: /cosim_tb
# End time: 16:11:53 on Mar 31,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
Retrieving hardware outputs from RTL simulation for sobel_filter function call 1.
PASS!
Number of calls: 1
Cycle latency: 1,040,408
SW/HW co-simulation: PASS
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Apr  3 08:59:56 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 260100
Info: Pipelining the loop on line 20 of sobel.cpp with label "for.loop:sobel.cpp:20:5".
Info: Assigning new label to the loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5"
Info: Resource constraint limits initiation interval to 4.
      Resource '@in_var@_external_memory_port' has 8 uses per cycle but only 2 units available.
      +--------------------------------------+---------------------------+---------------------+
      | Operation                            | Location                  | Competing Use Count |
      +--------------------------------------+---------------------------+---------------------+
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 1                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 2                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 3                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 4                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 5                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 6                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 7                   |
      | 'load' (8b) operation for array 'in' | line 30 of sobel.cpp      | 8                   |
      +--------------------------------------+---------------------------+---------------------+
      |                                      | Total # of Competing Uses | 8                   |
      +--------------------------------------+---------------------------+---------------------+
      
Info: Done pipelining the loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5".
      Pipeline Initiation Interval (II) = 4. Pipeline length = 6.
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Generating pipeline for loop on line 20 of sobel.cpp with label "for_loop_sobel_cpp_20_5".
      Pipeline initiation interval = 4.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: The pipeline 'for_loop_sobel_cpp_20_5' never stalls, removing its stall logic.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part2/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part2_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Apr  3 09:00:23 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
Gathering inputs/outputs from software execution for sobel_filter function call 1.
PASS!
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 09:00:43 on Apr 03,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/reporting/part2/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/reporting/part2/hls_output/rtl/part2_sobel_filter.v cosim_tb.sv 
-- Compiling module sobel_filter_top
-- Compiling module sobel_filter_sobel_filter
-- Compiling module sobel_filter_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 09:00:43 on Apr 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 09:00:44 on Apr 03,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.sobel_filter_top_tb
# Loading work.sobel_filter_top
# Loading work.sobel_filter_sobel_filter
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory out_var at cycle =           0
# Initializing memory in_var at cycle =           0
# Storing memory contents out_var at cycle =     1040407
# Storing memory contents in_var at cycle =     1040407
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:     1040408
# ** Note: $finish    : cosim_tb.sv(338)
#    Time: 20808370 ns  Iteration: 1  Instance: /cosim_tb
# End time: 09:01:02 on Apr 03,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
Retrieving hardware outputs from RTL simulation for sobel_filter function call 1.
PASS!
Number of calls: 1
Cycle latency: 1,040,408
SW/HW co-simulation: PASS
