FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef BCM63XX_IUDMA_H_
#define BCM63XX_IUDMA_H_

/* bench 18110.0.0 2b85a34ca6f2 */
/* bench 18110.0.1 daf1d5eb4892 */
/* bench 18110.0.2 7d0e37efed6a */
/* bench 18110.0.3 72c039eb1b39 */
/* bench 18110.0.4 93bb66e1c99d */
/* bench 18110.0.5 13fc58e43b76 */
/* bench 18110.0.6 edba31d58a74 */
/* bench 18110.0.7 d43ee4de6338 */
/* bench 18110.0.8 737b292dbc9a */
/* bench 18110.0.9 22119199f6a6 */

/*
 * rx/tx dma descriptor
 */
struct bcm_enet_desc {
/* bench 3775.1.0 1aa48cf9ad44 */
/* bench 3775.1.1 26660d53439f */
/* bench 3775.1.2 b8c27d26d057 */
/* bench 3775.1.3 cb2bdfe83b5b */
/* bench 3775.1.4 1f111661f665 */
/* bench 3775.1.5 250006112c90 */
/* bench 3775.1.6 781cc98ea0cc */
/* bench 3775.1.7 b71b653224e6 */
};

/* control */
#define DMADESC_LENGTH_SHIFT	16
#define DMADESC_LENGTH_MASK	(0xfff << DMADESC_LENGTH_SHIFT)
#define DMADESC_OWNER_MASK	(1 << 15)
#define DMADESC_EOP_MASK	(1 << 14)
#define DMADESC_SOP_MASK	(1 << 13)
#define DMADESC_ESOP_MASK	(DMADESC_EOP_MASK | DMADESC_SOP_MASK)
#define DMADESC_WRAP_MASK	(1 << 12)
#define DMADESC_USB_NOZERO_MASK (1 << 1)
#define DMADESC_USB_ZERO_MASK	(1 << 0)

/* status */
#define DMADESC_UNDER_MASK	(1 << 9)
#define DMADESC_APPEND_CRC	(1 << 8)
#define DMADESC_OVSIZE_MASK	(1 << 4)
#define DMADESC_RXER_MASK	(1 << 2)
#define DMADESC_CRC_MASK	(1 << 1)
#define DMADESC_OV_MASK		(1 << 0)
#define DMADESC_ERR_MASK	(DMADESC_UNDER_MASK | \
				DMADESC_OVSIZE_MASK | \
				DMADESC_RXER_MASK | \
				DMADESC_CRC_MASK | \
				DMADESC_OV_MASK)

#endif /* ! BCM63XX_IUDMA_H_ */
