module module_0 (
    id_1,
    output logic id_2,
    id_3,
    id_4,
    id_5,
    output id_6,
    input id_7,
    id_8
);
  id_9 id_10 (
      1,
      .id_7(id_4)
  );
  assign id_3 = id_5;
  id_11 id_12 (
      id_7,
      .id_5(id_2)
  );
  logic id_13;
  always @(negedge id_10) begin
    id_12 <= 1'b0;
  end
endmodule
