---
title: "aarch64: FP register support - Extend VReg/PReg to handle float class, add S/D register encoding in emit.zig"
status: closed
priority: 2
issue-type: task
created-at: "\"2026-01-01T19:42:09.462517+02:00\""
closed-at: "\"2026-01-02T00:48:37.930845+02:00\""
close-reason: Complete - FP register support already in place. S/D register encoding working with .float class. Verified in FP instruction tests.
blocks:
  - hoist-47571cb1451cb9d0
---

Floating point register allocation
