<!doctype html>
<html>
<head>
<title>reg_capabilities (SDIO) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sdio.html")>SDIO Module</a> &gt; reg_capabilities (SDIO) Register</p><h1>reg_capabilities (SDIO) Register</h1>
<h2>reg_capabilities (SDIO) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>reg_capabilities</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000040</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF160040 (SD0)<br/>0x00FF170040 (SD1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>64</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x280737EC6481</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Host controller implementation.</td></tr>
</table>
<p>This register provides the host driver with information specific to the host controller implementation</p>
<h2>reg_capabilities (SDIO) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>corecfg_spiblkmode</td><td class="center">57</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>SPI Block Mode is not supported.</td></tr>
<tr valign=top><td>corecfg_spisupport</td><td class="center">56</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>SPI Mode is not supported.</td></tr>
<tr valign=top><td>corecfg_clockmultiplier</td><td class="center">55:48</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Clock multiplier is not supported.</td></tr>
<tr valign=top><td>corecfg_retuningmodes</td><td class="center">47:46</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>This field defines the re-tuning capability of a Host Controller and how to manage the data transfer length and a Re-Tuning Timer by the Host Driver.<br/>00: Mode 1<br/>01: Mode 2<br/>10: Mode 3<br/>11: reserved.<br/>There are two re-tuning timings:Re-Tuning Request and expiration of a Re-Tuning Timer. By receiving either timing, the Host Driver executes the re-tuning procedure just before a next command issue.</td></tr>
<tr valign=top><td>corecfg_tuningforsdr50</td><td class="center">45</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>SDR50 requires tuning.</td></tr>
<tr valign=top><td>corecfg_retuningtimercnt</td><td class="center">43:40</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x8</td><td>This field indicates an initial value of the Re-Tuning Timer for Re-Tuning Mode 1 to 3.<br/>0h: Get information via other source<br/>1h: 1 seconds<br/>2h: 2 seconds<br/>3h: 4 seconds<br/>4h: 8 seconds<br/>------<br/>nh: 2 (n-1) seconds<br/>------<br/>Bh:<br/>1024 seconds<br/>Others: reserved</td></tr>
<tr valign=top><td>corecfg_ddriversupport</td><td class="center">38</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Driver Type D (1.8 Signaling) is not supported.</td></tr>
<tr valign=top><td>corecfg_cdriversupport</td><td class="center">37</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Driver Type C (1.8 Signaling) is not supported.</td></tr>
<tr valign=top><td>corecfg_adriversupport</td><td class="center">36</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Driver Type A (for 1.8 Signaling) is not supported.</td></tr>
<tr valign=top><td>corecfg_ddr50support</td><td class="center">34</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>DDR50 is supported.</td></tr>
<tr valign=top><td>corecfg_sdr104support</td><td class="center">33</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>SDR104 is supported (requires tuning).</td></tr>
<tr valign=top><td>corecfg_sdr50support</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>SDR50 is supported; bit 45 indicates SDR50 requires tuning.</td></tr>
<tr valign=top><td>corecfg_slottype</td><td class="center">31:30</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>This field indicates usage of a slot by a specific Host System. (A host controller register set is defined perslot.) Embedded slot for one device (01b) means that only one non-removable device is connected to a SD bus slot. Shared Bus Slot (10b) can be set if Host Controller supports Shared Bus Control register. The Standard Host Driver controls only a removable card or one embedded device is connected to a SD bus slot. If a slot is configured for shared bus (10b), the Standard Host Driver does not control embedded devices connected to a shared bus. Shared bus slot is controlled by a specific host driver developed by a Host System.'00' Removable Card Slot'01' Embedded Slot for One Device'10' Shared Bus Slot'11' Reserved</td></tr>
<tr valign=top><td>corecfg_asynchintrsupport</td><td class="center">29</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Asynchronous Interrupt is supported; refer to SDIO Specification Version 3.00.</td></tr>
<tr valign=top><td>corecfg_64bitsupport</td><td class="center">28</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Host controller supports 64-bit system address.</td></tr>
<tr valign=top><td>corecfg_1p8voltsupport</td><td class="center">26</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Host controller supports 1.8V I/O.</td></tr>
<tr valign=top><td>corecfg_3p0voltsupport</td><td class="center">25</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Host controller supports 3.0V I/O.</td></tr>
<tr valign=top><td>corecfg_3p3voltsupport</td><td class="center">24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Host controller supports 3.3V I/O.</td></tr>
<tr valign=top><td>corecfg_suspressupport</td><td class="center">23</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Host controller supports Suspend / Resume functionality.</td></tr>
<tr valign=top><td>corecfg_sdmasupport</td><td class="center">22</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>SMDA is supported; transfers data between system memory and the host controller.</td></tr>
<tr valign=top><td>corecfg_highspeedsupport</td><td class="center">21</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>This bit indicates whether the HC and the Host System support High Speed mode and they can supply SD Clock frequency from 25Mhz to 50 Mhz (for SD)/ 20MHz to 52MHz (for MMC).'0' High Speed Not Supported'1' High Speed Supported</td></tr>
<tr valign=top><td>corecfg_adma2support</td><td class="center">19</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>ADMA2 is supported</td></tr>
<tr valign=top><td>corecfg_8bitsupport</td><td class="center">18</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>This bit indicates whether the Host Controller is capable of using 8-bit bus width mode. This bit is not effective when Slot Type is set to 10b. In this case, refer to Bus Width Preset in the Shared Bus resister.'0' Extended Media Bus Not Supported'1' Extended Media Bus Supported</td></tr>
<tr valign=top><td>corecfg_maxblklength</td><td class="center">17:16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>This value indicates the maximum block size that the HD can read and write to the buffer in the HC. The buffer shall transfer this block size without wait cycles. Three sizes can be defined as indicated below.'00' 512byte'01' 1024byte'10' 2048byte'11' 4096byte</td></tr>
<tr valign=top><td>corecfg_baseclkfreq</td><td class="center">15:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x64</td><td>(1)6-bit Base Clock Frequency:<br/>This mode is supported by the Host Controller Version 1.00 and 2.00. Upper 2-bit is not effective and always 0. Unit values are 1MHz. The supported clock range is 10MHz to 63MHz.<br/>11xx xxxxb' Not Supported'0011 1111b' 63MHz'0000 0010b' 2MHz'0000 0001b' 1MHz'0000 0000b'Get Information via another method<br/>(2)8-bit Base Clock Frequency:<br/>This mode is supported by the Host Controller Version 3.00.Unit values are 1MHz. The supported clock range is 10MHz to 255MHz.'FFh' 255MHz'02h' 2MHz'01h' 1MHz'00h' Get Information via another method.<br/>If the real frequency is 16.5MHz, the lager value shall be set 0001 0001b (17MHz) because the Host Driver use this value to calculate the clock divider value (Refer to the SDCLK Frequency Select in the Clock Control register.) and it shall not exceed upper limit of the SD Clock frequency. If these bits are all 0, the Host System has to get information via another method.</td></tr>
<tr valign=top><td>corecfg_timeoutclkunit</td><td class="center"> 7</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Base clock frequency to detect Data Timeout Error is measured in MHz.</td></tr>
<tr valign=top><td>corecfg_timeoutclkfreq</td><td class="center"> 5:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Base clock frequency to detect the Data Timeout Error is 1 to 63 MHz</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>