////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Jul  5 08:12:05 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx9-csg324-2
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, clk100, user_btn5, user_sw0, user_sw1, user_sw2, user_sw3, user_sw4, user_sw5, user_sw6, user_sw7, user_btn0, user_btn1, user_btn2, 
user_btn3, user_btn4, spiflash_miso, serial_tx, ddram_clock_p, ddram_clock_n, user_led0, user_led1, user_led2, user_led3, user_led4, user_led5, 
user_led6, user_led7, spiflash_cs_n, spiflash_clk, spiflash_mosi, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_a, ddram_ba, ddram_dq, 
ddram_dqs, ddram_dm
);
  input serial_rx;
  input clk100;
  input user_btn5;
  input user_sw0;
  input user_sw1;
  input user_sw2;
  input user_sw3;
  input user_sw4;
  input user_sw5;
  input user_sw6;
  input user_sw7;
  input user_btn0;
  input user_btn1;
  input user_btn2;
  input user_btn3;
  input user_btn4;
  input spiflash_miso;
  output serial_tx;
  output ddram_clock_p;
  output ddram_clock_n;
  output user_led0;
  output user_led1;
  output user_led2;
  output user_led3;
  output user_led4;
  output user_led5;
  output user_led6;
  output user_led7;
  output spiflash_cs_n;
  output spiflash_clk;
  output spiflash_mosi;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output [12 : 0] ddram_a;
  output [1 : 0] ddram_ba;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dm;
  wire serial_rx_IBUF_0;
  wire user_btn5_IBUF_2;
  wire user_sw0_IBUF_3;
  wire user_sw1_IBUF_4;
  wire user_sw2_IBUF_5;
  wire user_sw3_IBUF_6;
  wire user_sw4_IBUF_7;
  wire user_sw5_IBUF_8;
  wire user_sw6_IBUF_9;
  wire user_sw7_IBUF_10;
  wire user_btn0_IBUF_11;
  wire user_btn1_IBUF_12;
  wire user_btn2_IBUF_13;
  wire user_btn3_IBUF_14;
  wire user_btn4_IBUF_15;
  wire spiflash_miso_IBUF_16;
  wire xilinxmultiregimpl0_regs0_17;
  wire crg_clk100a;
  wire xilinxasyncresetsynchronizerimpl0;
  wire spiflash_miso1_28;
  wire xilinxmultiregimpl0_regs1_29;
  wire crg_clk100b;
  wire base50_clk_BUFG_31;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire basesoc_uart_phy_rx_r_135;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<7> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<6> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<5> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<4> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<3> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<2> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<1> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<0> ;
  wire sdram_full_wr_clk;
  wire crg_clk4x_wr_strb;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl2;
  wire basesoc_uart_phy_rx_busy_192;
  wire ddram_dm_0_OBUF_233;
  wire ddram_dm_1_OBUF_234;
  wire ddrphy_sdram_half_clk_n;
  wire ddrphy_phase_half_304;
  wire ddram_a_12_335;
  wire ddram_a_11_336;
  wire ddram_a_10_337;
  wire ddram_a_9_338;
  wire ddram_a_8_339;
  wire ddram_a_7_340;
  wire ddram_a_6_341;
  wire ddram_a_5_342;
  wire ddram_a_4_343;
  wire ddram_a_3_344;
  wire ddram_a_2_345;
  wire ddram_a_1_346;
  wire ddram_a_0_347;
  wire ddram_ba_1_348;
  wire ddram_ba_0_349;
  wire ddram_cke_OBUF_350;
  wire ddram_ras_n_OBUF_351;
  wire ddram_cas_n_OBUF_352;
  wire ddram_we_n_OBUF_353;
  wire ddrphy_postamble_354;
  wire ddrphy_phase_sel_356;
  wire ddrphy_record0_cke;
  wire ddrphy_record0_cas_n_358;
  wire ddrphy_record0_ras_n_359;
  wire ddrphy_record0_we_n_360;
  wire ddrphy_record1_cas_n_361;
  wire ddrphy_record1_ras_n_362;
  wire ddrphy_record1_we_n_363;
  wire ddram_clock_p_OBUF_364;
  wire crg_clk_sdram_half_shifted_INV_440_o;
  wire ddram_clock_n_OBUF_366;
  wire \picorv32/mem_valid_433 ;
  wire \picorv32/mem_instr_434 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire basesoc_sram_bus_ack_598;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire \basesoc_interface_adr[1] ;
  wire basesoc_uart_phy_sink_ready_625;
  wire basesoc_uart_phy_uart_clk_txen_658;
  wire basesoc_uart_phy_source_valid_659;
  wire basesoc_uart_phy_uart_clk_rxen_692;
  wire basesoc_uart_tx_old_trigger_693;
  wire basesoc_uart_rx_old_trigger_694;
  wire basesoc_timer0_zero_old_trigger_727;
  wire eventsourceprocess0_old_trigger_728;
  wire eventsourceprocess1_old_trigger_729;
  wire eventsourceprocess2_old_trigger_730;
  wire eventsourceprocess3_old_trigger_731;
  wire eventsourceprocess4_old_trigger_732;
  wire basesoc_sdram_bandwidth_period_733;
  wire ddrphy_phase_sys_766;
  wire ddrphy_bitslip_inc_767;
  wire ddrphy_drive_dq_n1_817;
  wire ddrphy_wrdata_en_d_818;
  wire basesoc_sdram_cmd_payload_cas_821;
  wire basesoc_sdram_cmd_payload_we_822;
  wire basesoc_sdram_generator_done_823;
  wire new_master_rdata_valid0;
  wire basesoc_sdram_dfi_p1_wrdata_en;
  wire basesoc_sdram_bandwidth_cmd_valid_856;
  wire basesoc_sdram_bandwidth_cmd_ready_857;
  wire basesoc_sdram_bandwidth_cmd_is_read_858;
  wire basesoc_sdram_bandwidth_cmd_is_write_859;
  wire new_master_wdata_ready;
  wire new_master_rdata_valid5_861;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_883;
  wire basesoc_sdram_dfi_p0_cas_n_928;
  wire basesoc_sdram_dfi_p0_ras_n_929;
  wire basesoc_sdram_dfi_p0_we_n_930;
  wire basesoc_sdram_dfi_p1_cas_n_931;
  wire basesoc_sdram_dfi_p1_ras_n_932;
  wire basesoc_sdram_dfi_p1_we_n_933;
  wire basesoc_sdram_cmd_payload_ras_934;
  wire basesoc_interface_we_945;
  wire refresher_state_FSM_FFd2_946;
  wire refresher_state_FSM_FFd1_947;
  wire bankmachine0_state_FSM_FFd1_948;
  wire bankmachine0_state_FSM_FFd2_949;
  wire bankmachine0_state_FSM_FFd3_950;
  wire bankmachine1_state_FSM_FFd1_951;
  wire bankmachine1_state_FSM_FFd2_952;
  wire bankmachine1_state_FSM_FFd3_953;
  wire bankmachine2_state_FSM_FFd1_954;
  wire bankmachine2_state_FSM_FFd2_955;
  wire bankmachine2_state_FSM_FFd3_956;
  wire bankmachine3_state_FSM_FFd1_957;
  wire bankmachine3_state_FSM_FFd2_958;
  wire bankmachine3_state_FSM_FFd3_959;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_960;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_961;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_962;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_963;
  wire multiplexer_state_FSM_FFd1;
  wire multiplexer_state_FSM_FFd2_965;
  wire basesoc_sdram_choose_cmd_cmd_ready;
  wire cache_state_FSM_FFd1_967;
  wire basesoc_bus_wishbone_ack_1016;
  wire spiflash_clk1_1132;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1258;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1301;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1344;
  wire basesoc_ctrl_storage_full_31_1526;
  wire basesoc_ctrl_storage_full_30_1527;
  wire basesoc_ctrl_storage_full_29_1528;
  wire basesoc_ctrl_storage_full_27_1529;
  wire basesoc_ctrl_storage_full_26_1530;
  wire basesoc_ctrl_storage_full_24_1531;
  wire basesoc_ctrl_storage_full_23_1532;
  wire basesoc_ctrl_storage_full_22_1533;
  wire basesoc_ctrl_storage_full_19_1534;
  wire basesoc_ctrl_storage_full_17_1535;
  wire basesoc_ctrl_storage_full_16_1536;
  wire basesoc_ctrl_storage_full_15_1537;
  wire basesoc_ctrl_storage_full_13_1538;
  wire basesoc_ctrl_storage_full_11_1539;
  wire basesoc_ctrl_storage_full_8_1540;
  wire basesoc_ctrl_storage_full_7_1541;
  wire basesoc_ctrl_storage_full_2_1542;
  wire basesoc_ctrl_storage_full_1_1543;
  wire basesoc_ctrl_storage_full_0_1544;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_1555;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_1556;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_1557;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_1558;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_1559;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_1568;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_1569;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_1570;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_1571;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_1572;
  wire spiflash_bitbang_en_storage_full_1579;
  wire basesoc_timer0_en_storage_full_1580;
  wire basesoc_timer0_eventmanager_storage_full_1581;
  wire basesoc_uart_phy_storage_full_23_1584;
  wire basesoc_uart_phy_storage_full_22_1585;
  wire basesoc_uart_phy_storage_full_21_1586;
  wire basesoc_uart_phy_storage_full_20_1587;
  wire basesoc_uart_phy_storage_full_15_1588;
  wire basesoc_uart_phy_storage_full_14_1589;
  wire basesoc_uart_phy_storage_full_13_1590;
  wire basesoc_uart_phy_storage_full_10_1591;
  wire basesoc_uart_phy_storage_full_9_1592;
  wire basesoc_ctrl_storage_full_28_1597;
  wire basesoc_ctrl_storage_full_25_1598;
  wire basesoc_ctrl_storage_full_21_1599;
  wire basesoc_ctrl_storage_full_20_1600;
  wire basesoc_ctrl_storage_full_18_1601;
  wire basesoc_ctrl_storage_full_14_1602;
  wire basesoc_ctrl_storage_full_12_1603;
  wire basesoc_ctrl_storage_full_10_1604;
  wire basesoc_ctrl_storage_full_9_1605;
  wire basesoc_ctrl_storage_full_6_1606;
  wire basesoc_ctrl_storage_full_5_1607;
  wire basesoc_ctrl_storage_full_4_1608;
  wire basesoc_ctrl_storage_full_3_1609;
  wire basesoc_uart_phy_storage_full_19_1610;
  wire basesoc_uart_phy_storage_full_18_1611;
  wire basesoc_uart_phy_storage_full_17_1612;
  wire basesoc_uart_phy_storage_full_16_1613;
  wire basesoc_uart_phy_storage_full_12_1614;
  wire basesoc_uart_phy_storage_full_11_1615;
  wire basesoc_uart_phy_storage_full_8_1616;
  wire basesoc_uart_phy_tx_busy_1621;
  wire serial_tx_OBUF_1622;
  wire basesoc_uart_tx_pending_1623;
  wire basesoc_uart_rx_pending_1624;
  wire basesoc_uart_tx_fifo_readable_1625;
  wire basesoc_uart_rx_fifo_readable_1626;
  wire basesoc_timer0_zero_pending_1627;
  wire eventsourceprocess0_pending_1628;
  wire eventsourceprocess1_pending_1629;
  wire eventsourceprocess2_pending_1630;
  wire eventsourceprocess3_pending_1631;
  wire eventsourceprocess4_pending_1632;
  wire spiflash_cs_n1_1633;
  wire spiflash_bus_ack_1634;
  wire basesoc_sdram_bankmachine0_row_opened_1635;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_1636;
  wire basesoc_sdram_bankmachine1_row_opened_1637;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_1638;
  wire basesoc_sdram_bankmachine2_row_opened_1639;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_1640;
  wire basesoc_sdram_bankmachine3_row_opened_1641;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_1642;
  wire basesoc_sdram_twtrcon_ready_1651;
  wire basesoc_grant_1652;
  wire basesoc_sdram_bandwidth_counter_22_1673;
  wire basesoc_sdram_bandwidth_counter_21_1674;
  wire basesoc_sdram_bandwidth_counter_20_1675;
  wire basesoc_sdram_bandwidth_counter_19_1676;
  wire basesoc_sdram_bandwidth_counter_18_1677;
  wire basesoc_sdram_bandwidth_counter_17_1678;
  wire basesoc_sdram_bandwidth_counter_16_1679;
  wire basesoc_sdram_bandwidth_counter_15_1680;
  wire basesoc_sdram_bandwidth_counter_14_1681;
  wire basesoc_sdram_bandwidth_counter_13_1682;
  wire basesoc_sdram_bandwidth_counter_12_1683;
  wire basesoc_sdram_bandwidth_counter_11_1684;
  wire basesoc_sdram_bandwidth_counter_10_1685;
  wire basesoc_sdram_bandwidth_counter_9_1686;
  wire basesoc_sdram_bandwidth_counter_8_1687;
  wire basesoc_sdram_bandwidth_counter_7_1688;
  wire basesoc_sdram_bandwidth_counter_6_1689;
  wire basesoc_sdram_bandwidth_counter_5_1690;
  wire basesoc_sdram_bandwidth_counter_4_1691;
  wire basesoc_sdram_bandwidth_counter_3_1692;
  wire basesoc_sdram_bandwidth_counter_2_1693;
  wire basesoc_sdram_bandwidth_counter_1_1694;
  wire basesoc_sdram_bandwidth_counter_23_1695;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767;
  wire basesoc_timer0_load_storage_full_31_1776;
  wire basesoc_timer0_load_storage_full_30_1777;
  wire basesoc_timer0_load_storage_full_29_1778;
  wire basesoc_timer0_load_storage_full_28_1779;
  wire basesoc_timer0_load_storage_full_27_1780;
  wire basesoc_timer0_load_storage_full_26_1781;
  wire basesoc_timer0_load_storage_full_25_1782;
  wire basesoc_timer0_load_storage_full_24_1783;
  wire basesoc_timer0_load_storage_full_23_1784;
  wire basesoc_timer0_load_storage_full_22_1785;
  wire basesoc_timer0_load_storage_full_21_1786;
  wire basesoc_timer0_load_storage_full_20_1787;
  wire basesoc_timer0_load_storage_full_19_1788;
  wire basesoc_timer0_load_storage_full_18_1789;
  wire basesoc_timer0_load_storage_full_17_1790;
  wire basesoc_timer0_load_storage_full_16_1791;
  wire basesoc_timer0_load_storage_full_15_1792;
  wire basesoc_timer0_load_storage_full_14_1793;
  wire basesoc_timer0_load_storage_full_13_1794;
  wire basesoc_timer0_load_storage_full_12_1795;
  wire basesoc_timer0_load_storage_full_11_1796;
  wire basesoc_timer0_load_storage_full_10_1797;
  wire basesoc_timer0_load_storage_full_9_1798;
  wire basesoc_timer0_load_storage_full_8_1799;
  wire basesoc_timer0_reload_storage_full_31_1808;
  wire basesoc_timer0_reload_storage_full_30_1809;
  wire basesoc_timer0_reload_storage_full_29_1810;
  wire basesoc_timer0_reload_storage_full_28_1811;
  wire basesoc_timer0_reload_storage_full_27_1812;
  wire basesoc_timer0_reload_storage_full_26_1813;
  wire basesoc_timer0_reload_storage_full_25_1814;
  wire basesoc_timer0_reload_storage_full_24_1815;
  wire basesoc_timer0_reload_storage_full_23_1816;
  wire basesoc_timer0_reload_storage_full_22_1817;
  wire basesoc_timer0_reload_storage_full_21_1818;
  wire basesoc_timer0_reload_storage_full_20_1819;
  wire basesoc_timer0_reload_storage_full_19_1820;
  wire basesoc_timer0_reload_storage_full_18_1821;
  wire basesoc_timer0_reload_storage_full_17_1822;
  wire basesoc_timer0_reload_storage_full_16_1823;
  wire basesoc_timer0_reload_storage_full_15_1824;
  wire basesoc_timer0_reload_storage_full_14_1825;
  wire basesoc_timer0_reload_storage_full_13_1826;
  wire basesoc_timer0_reload_storage_full_12_1827;
  wire basesoc_timer0_reload_storage_full_11_1828;
  wire basesoc_timer0_reload_storage_full_10_1829;
  wire basesoc_timer0_reload_storage_full_9_1830;
  wire basesoc_timer0_reload_storage_full_8_1831;
  wire basesoc_uart_phy_storage_full_31_1840;
  wire basesoc_uart_phy_storage_full_30_1841;
  wire basesoc_uart_phy_storage_full_29_1842;
  wire basesoc_uart_phy_storage_full_28_1843;
  wire basesoc_uart_phy_storage_full_27_1844;
  wire basesoc_uart_phy_storage_full_26_1845;
  wire basesoc_uart_phy_storage_full_25_1846;
  wire basesoc_uart_phy_storage_full_24_1847;
  wire xilinxasyncresetsynchronizerimpl1;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_507_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_508_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_509_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_510_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_511_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_512_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_513_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_514_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_515_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_516_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_517_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_518_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_519_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_520_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_521_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_522_o ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<0> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<31> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<30> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<29> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<28> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<27> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<26> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<25> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<24> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<23> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<22> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<21> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<20> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<19> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<18> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<17> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<16> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<15> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<14> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<13> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<12> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<11> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<10> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<9> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<8> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<7> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<6> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<5> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<4> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<3> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<2> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<1> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<0> ;
  wire GND_1_o_BUS_0010_MUX_370_o;
  wire GND_1_o_GND_1_o_MUX_369_o;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire basesoc_uart_rx_fifo_wrport_we;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1956 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1957 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1958 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1959 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1960 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1961 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1962 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1963 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1964 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1965 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1966 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1967 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1968 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1969 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1970 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1971 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1972 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1973 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1974 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1975 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1976 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1977 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1978 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1979 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1980 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1981 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1982 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1983 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1984 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1985 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1986 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB_1987 ;
  wire _n5494;
  wire _n5496;
  wire _n5498;
  wire _n5500;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd1_2065;
  wire litedramwishbone2native_state_FSM_FFd2_2066;
  wire litedramwishbone2native_state_FSM_FFd3_2067;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1119_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_1635_o ;
  wire spiflash_clk_OBUF_2074;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire spiflash_cs_n_OBUF_2079;
  wire spiflash_mosi_OBUF_2080;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<31> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<30> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<29> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<28> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<27> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<26> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<25> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<24> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<23> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<22> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<21> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<20> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<19> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<18> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<17> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<16> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<15> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<14> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<13> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<12> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<11> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<10> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<9> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<8> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<7> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<6> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<5> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<4> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<3> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<2> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<1> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<31> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<30> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<29> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<28> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<27> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<26> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<25> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<24> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<23> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<22> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<21> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<20> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<19> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<18> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<17> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<16> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<15> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<14> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<13> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<12> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<11> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<10> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<9> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<8> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<7> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<6> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<5> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<4> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<3> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<2> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<1> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<0> ;
  wire GND_1_o_BUS_0008_MUX_359_o;
  wire basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o;
  wire basesoc_uart_rx_trigger;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<0> ;
  wire eventsourceprocess0_trigger;
  wire eventsourceprocess1_trigger;
  wire eventsourceprocess2_trigger;
  wire eventsourceprocess3_trigger;
  wire eventsourceprocess4_trigger;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_499_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_500_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_501_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_502_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_503_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_504_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_505_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_506_o ;
  wire ddrphy_dqs_t_d0;
  wire ddrphy_dqs_t_d1;
  wire basesoc_picorv32_mem_ready;
  wire sys_rst_INV_439_o_2308;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o ;
  wire \basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ;
  wire eventsourceprocess0_clear;
  wire basesoc_uart_tx_clear;
  wire basesoc_timer0_zero_clear_2316;
  wire eventsourceprocess4_clear;
  wire eventsourceprocess3_clear;
  wire eventsourceprocess2_clear;
  wire eventsourceprocess1_clear;
  wire basesoc_uart_rx_clear;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire ddrphy_wrdata_en_2387;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re;
  wire basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re;
  wire basesoc_csrbankarray_csrbank1_scratch3_re;
  wire basesoc_csrbankarray_csrbank1_scratch2_re;
  wire basesoc_csrbankarray_csrbank1_scratch1_re;
  wire basesoc_csrbankarray_csrbank1_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank4_bitbang0_re;
  wire basesoc_csrbankarray_csrbank4_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank5_load3_re;
  wire basesoc_csrbankarray_csrbank5_load2_re;
  wire basesoc_csrbankarray_csrbank5_load1_re;
  wire basesoc_csrbankarray_csrbank5_load0_re;
  wire basesoc_csrbankarray_csrbank5_reload3_re;
  wire basesoc_csrbankarray_csrbank5_reload2_re;
  wire basesoc_csrbankarray_csrbank5_reload1_re;
  wire basesoc_csrbankarray_csrbank5_reload0_re;
  wire basesoc_csrbankarray_csrbank5_en0_re;
  wire basesoc_timer0_update_value_re;
  wire basesoc_csrbankarray_csrbank5_ev_enable0_re;
  wire basesoc_csrbankarray_csrbank6_ev_enable0_re;
  wire basesoc_uart_tx_fifo_wrport_we;
  wire basesoc_csrbankarray_csrbank7_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word0_re;
  wire basesoc_sdram_twtrcon_valid;
  wire array_muxed15_INV_285_o;
  wire array_muxed16_INV_286_o;
  wire array_muxed17_INV_287_o;
  wire array_muxed8_INV_282_o_2435;
  wire array_muxed9_INV_283_o_2436;
  wire array_muxed10_INV_284_o_2437;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[7] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<7> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<6> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<5> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<4> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<3> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<2> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<1> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<0> ;
  wire basesoc_uart_tx_trigger;
  wire dna_do;
  wire \spiflash_counter[8]_PWR_1_o_equal_1148_o ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1149_o ;
  wire \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o;
  wire basesoc_csrbankarray_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<0> ;
  wire basesoc_uart_tx_fifo_do_read;
  wire ddrphy_drive_dq_n0;
  wire basesoc_sdram_timer_done;
  wire \basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<8> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<7> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<6> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<5> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<4> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<3> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<2> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<1> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<0> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<3> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<2> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<1> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<0> ;
  wire \n3906[23] ;
  wire \n3906[22] ;
  wire \n3906[21] ;
  wire \n3906[20] ;
  wire \n3906[19] ;
  wire \n3906[18] ;
  wire \n3906[17] ;
  wire \n3906[16] ;
  wire \n3906[15] ;
  wire \n3906[14] ;
  wire \n3906[13] ;
  wire \n3906[12] ;
  wire \n3906[11] ;
  wire \n3906[10] ;
  wire \n3906[9] ;
  wire \n3906[8] ;
  wire \n3906[7] ;
  wire \n3906[6] ;
  wire \n3906[5] ;
  wire \n3906[4] ;
  wire \n3906[3] ;
  wire \n3906[2] ;
  wire \n3906[0] ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<0> ;
  wire basesoc_timer0_zero_trigger;
  wire basesoc_uart_rx_fifo_do_read;
  wire basesoc_sdram_tccdcon_ready;
  wire _n5558_inv;
  wire _n5592_inv_2644;
  wire _n5601_inv_2645;
  wire _n5948_inv;
  wire _n5952_inv;
  wire _n5960_inv;
  wire _n5956_inv;
  wire _n5578_inv;
  wire _n5529_inv;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire multiplexer_state_FSM_FFd3_2654;
  wire user_btn1_inv;
  wire _n5975_inv;
  wire Mcount_waittimer1_count;
  wire Mcount_waittimer1_count1;
  wire Mcount_waittimer1_count2;
  wire Mcount_waittimer1_count3;
  wire Mcount_waittimer1_count4;
  wire Mcount_waittimer1_count5;
  wire Mcount_waittimer1_count6;
  wire Mcount_waittimer1_count7;
  wire Mcount_waittimer1_count8;
  wire Mcount_waittimer1_count9;
  wire Mcount_waittimer1_count10;
  wire Mcount_waittimer1_count11;
  wire Mcount_waittimer1_count12;
  wire Mcount_waittimer1_count13;
  wire Mcount_waittimer1_count14;
  wire Mcount_waittimer1_count15;
  wire Mcount_waittimer1_count16;
  wire Mcount_waittimer1_count17;
  wire Mcount_waittimer1_count18;
  wire Mcount_waittimer1_count19;
  wire user_btn0_inv;
  wire _n5972_inv;
  wire Mcount_waittimer0_count;
  wire Mcount_waittimer0_count1;
  wire Mcount_waittimer0_count2;
  wire Mcount_waittimer0_count3;
  wire Mcount_waittimer0_count4;
  wire Mcount_waittimer0_count5;
  wire Mcount_waittimer0_count6;
  wire Mcount_waittimer0_count7;
  wire Mcount_waittimer0_count8;
  wire Mcount_waittimer0_count9;
  wire Mcount_waittimer0_count10;
  wire Mcount_waittimer0_count11;
  wire Mcount_waittimer0_count12;
  wire Mcount_waittimer0_count13;
  wire Mcount_waittimer0_count14;
  wire Mcount_waittimer0_count15;
  wire Mcount_waittimer0_count16;
  wire Mcount_waittimer0_count17;
  wire Mcount_waittimer0_count18;
  wire Mcount_waittimer0_count19;
  wire user_btn4_inv;
  wire _n5984_inv;
  wire Mcount_waittimer4_count;
  wire Mcount_waittimer4_count1;
  wire Mcount_waittimer4_count2;
  wire Mcount_waittimer4_count3;
  wire Mcount_waittimer4_count4;
  wire Mcount_waittimer4_count5;
  wire Mcount_waittimer4_count6;
  wire Mcount_waittimer4_count7;
  wire Mcount_waittimer4_count8;
  wire Mcount_waittimer4_count9;
  wire Mcount_waittimer4_count10;
  wire Mcount_waittimer4_count11;
  wire Mcount_waittimer4_count12;
  wire Mcount_waittimer4_count13;
  wire Mcount_waittimer4_count14;
  wire Mcount_waittimer4_count15;
  wire Mcount_waittimer4_count16;
  wire Mcount_waittimer4_count17;
  wire Mcount_waittimer4_count18;
  wire Mcount_waittimer4_count19;
  wire user_btn2_inv;
  wire _n5978_inv;
  wire Mcount_waittimer2_count;
  wire Mcount_waittimer2_count1;
  wire Mcount_waittimer2_count2;
  wire Mcount_waittimer2_count3;
  wire Mcount_waittimer2_count4;
  wire Mcount_waittimer2_count5;
  wire Mcount_waittimer2_count6;
  wire Mcount_waittimer2_count7;
  wire Mcount_waittimer2_count8;
  wire Mcount_waittimer2_count9;
  wire Mcount_waittimer2_count10;
  wire Mcount_waittimer2_count11;
  wire Mcount_waittimer2_count12;
  wire Mcount_waittimer2_count13;
  wire Mcount_waittimer2_count14;
  wire Mcount_waittimer2_count15;
  wire Mcount_waittimer2_count16;
  wire Mcount_waittimer2_count17;
  wire Mcount_waittimer2_count18;
  wire Mcount_waittimer2_count19;
  wire user_btn3_inv;
  wire _n5981_inv;
  wire Mcount_waittimer3_count;
  wire Mcount_waittimer3_count1;
  wire Mcount_waittimer3_count2;
  wire Mcount_waittimer3_count3;
  wire Mcount_waittimer3_count4;
  wire Mcount_waittimer3_count5;
  wire Mcount_waittimer3_count6;
  wire Mcount_waittimer3_count7;
  wire Mcount_waittimer3_count8;
  wire Mcount_waittimer3_count9;
  wire Mcount_waittimer3_count10;
  wire Mcount_waittimer3_count11;
  wire Mcount_waittimer3_count12;
  wire Mcount_waittimer3_count13;
  wire Mcount_waittimer3_count14;
  wire Mcount_waittimer3_count15;
  wire Mcount_waittimer3_count16;
  wire Mcount_waittimer3_count17;
  wire Mcount_waittimer3_count18;
  wire Mcount_waittimer3_count19;
  wire n1251_inv_2960;
  wire Result;
  wire _n5514_inv;
  wire \Result<0>1 ;
  wire \Result<1>1 ;
  wire \Result<2>1 ;
  wire \Result<3>1 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire Mcount_basesoc_sdram_timer_count9;
  wire _n5532_inv;
  wire Mcount_basesoc_uart_phy_tx_bitcount;
  wire Mcount_basesoc_uart_phy_tx_bitcount1;
  wire Mcount_basesoc_uart_phy_tx_bitcount2;
  wire Mcount_basesoc_uart_phy_tx_bitcount3;
  wire _n5520_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire _n5537_inv;
  wire Mcount_basesoc_uart_phy_rx_bitcount;
  wire Mcount_basesoc_uart_phy_rx_bitcount1;
  wire Mcount_basesoc_uart_phy_rx_bitcount2;
  wire Mcount_basesoc_uart_phy_rx_bitcount3;
  wire _n5565_inv;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>2 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<4>3 ;
  wire \Result<5>2 ;
  wire \Result<6>2_3078 ;
  wire _n5572_inv;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<4>4 ;
  wire \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire _n5617_inv;
  wire _n5633_inv;
  wire \Result<2>16 ;
  wire \Result<3>12 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n5649_inv;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n5673_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire \Result<3>13 ;
  wire _n5665_inv;
  wire _n5679_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time1_inv;
  wire basesoc_sdram_choose_req_want_writes_inv;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire basesoc_sdram_max_time0_inv;
  wire basesoc_sdram_choose_req_want_reads_inv;
  wire \Result<2>23 ;
  wire \Result<3>15 ;
  wire \Result<4>5 ;
  wire write_ctrl_3321;
  wire write_ctrl1_3322;
  wire write_ctrl2_3323;
  wire write_ctrl3_3324;
  wire write_ctrl4_3325;
  wire write_ctrl5_3326;
  wire write_ctrl6_3327;
  wire write_ctrl7_3328;
  wire write_ctrl8_3329;
  wire write_ctrl9_3330;
  wire write_ctrl10_3331;
  wire write_ctrl11_3332;
  wire write_ctrl12_3333;
  wire write_ctrl13_3334;
  wire write_ctrl14_3335;
  wire write_ctrl15_3336;
  wire write_ctrl16_3337;
  wire write_ctrl17_3338;
  wire write_ctrl18_3339;
  wire write_ctrl19_3340;
  wire write_ctrl20_3341;
  wire write_ctrl21_3342;
  wire write_ctrl22_3343;
  wire write_ctrl23_3344;
  wire write_ctrl24_3345;
  wire write_ctrl25_3346;
  wire write_ctrl26_3347;
  wire write_ctrl27_3348;
  wire write_ctrl28_3349;
  wire write_ctrl29_3350;
  wire write_ctrl30_3351;
  wire write_ctrl31_3352;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N74;
  wire N75;
  wire N76;
  wire N77;
  wire N78;
  wire N79;
  wire N80;
  wire N81;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N138;
  wire N139;
  wire N140;
  wire N141;
  wire N142;
  wire N143;
  wire N144;
  wire N145;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N202;
  wire N203;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire N272;
  wire N273;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire inst_LPM_FF_2_3609;
  wire inst_LPM_FF_1_3610;
  wire inst_LPM_FF_0_3611;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_3615;
  wire cache_state_FSM_FFd2_3616;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3621;
  wire write_ctrl32_3622;
  wire write_ctrl33_3623;
  wire write_ctrl34_3624;
  wire write_ctrl35_3625;
  wire write_ctrl36_3626;
  wire write_ctrl37_3627;
  wire write_ctrl38_3628;
  wire write_ctrl39_3629;
  wire write_ctrl40_3630;
  wire write_ctrl41_3631;
  wire write_ctrl42_3632;
  wire write_ctrl43_3633;
  wire write_ctrl44_3634;
  wire write_ctrl45_3635;
  wire write_ctrl46_3636;
  wire write_ctrl47_3637;
  wire N527;
  wire N528;
  wire N529;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N591;
  wire N592;
  wire N593;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N655;
  wire N656;
  wire N657;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N719;
  wire N720;
  wire N721;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire \bankmachine0_state_FSM_FFd3-In_3766 ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire \bankmachine3_state_FSM_FFd3-In_3769 ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire \bankmachine1_state_FSM_FFd3-In_3772 ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire \bankmachine2_state_FSM_FFd3-In_3775 ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3782 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3783 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3784 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3785 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3786 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3787 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3788 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3789 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3790 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3791 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3792 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3793 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3794 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3795 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3796 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3797 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3798 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3799 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3800 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3801 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3802 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3803 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3804 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3805 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3806 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3807 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3808 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3809 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3810 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3811 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3812 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3813 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3814 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3815 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3816 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3817 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3818 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3819 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3820 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3821 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3822 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3823 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3824 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3825 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3826 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3827 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3828 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3829 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3830 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3831 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3832 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3833 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3834 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3835 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3836 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3837 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3838 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3839 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3840 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3841 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>_3842 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>_3892 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>_3893 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>_3894 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>_3895 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>_3896 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>_3897 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>_3898 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>_3899 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>_3900 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>_3901 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>_3902 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>_3903 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>_3904 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>_3905 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>_3906 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>_3907 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>_3908 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>_3909 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>_3910 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>_3911 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>_3912 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>_3913 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>_3914 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>_3915 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>_3916 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>_3917 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>_3918 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>_3919 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>_3920 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>_3921 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>_3922 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>_3923 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>_3924 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>_3925 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>_3926 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>_3927 ;
  wire basesoc_done_mmx_out31;
  wire basesoc_done_mmx_out30;
  wire basesoc_done_mmx_out29;
  wire basesoc_done_mmx_out28;
  wire basesoc_done_mmx_out27;
  wire basesoc_done_mmx_out26;
  wire basesoc_done_mmx_out25;
  wire basesoc_done_mmx_out24;
  wire basesoc_done_mmx_out23;
  wire basesoc_done_mmx_out22;
  wire basesoc_done_mmx_out21;
  wire basesoc_done_mmx_out20;
  wire basesoc_done_mmx_out19;
  wire basesoc_done_mmx_out18;
  wire basesoc_done_mmx_out17;
  wire basesoc_done_mmx_out16;
  wire basesoc_done_mmx_out15;
  wire basesoc_done_mmx_out14;
  wire basesoc_done_mmx_out13;
  wire basesoc_done_mmx_out12;
  wire basesoc_done_mmx_out11;
  wire basesoc_done_mmx_out10;
  wire basesoc_done_mmx_out9;
  wire basesoc_done_mmx_out8;
  wire basesoc_done_mmx_out7;
  wire basesoc_done_mmx_out6;
  wire basesoc_done_mmx_out5;
  wire basesoc_done_mmx_out4;
  wire basesoc_done_mmx_out3;
  wire basesoc_done_mmx_out2;
  wire basesoc_done_mmx_out1;
  wire basesoc_done_mmx_out;
  wire inst_LPM_MUX_4_4216;
  wire inst_LPM_MUX_3_4217;
  wire inst_LPM_MUX3_4_4219;
  wire inst_LPM_MUX3_3_4220;
  wire inst_LPM_MUX1_4_4221;
  wire inst_LPM_MUX1_3_4222;
  wire inst_LPM_MUX2_4_4223;
  wire inst_LPM_MUX2_3_4224;
  wire inst_LPM_MUX6_4_4225;
  wire inst_LPM_MUX6_3_4226;
  wire inst_LPM_MUX4_4_4227;
  wire inst_LPM_MUX4_3_4228;
  wire inst_LPM_MUX5_4_4229;
  wire inst_LPM_MUX5_3_4230;
  wire inst_LPM_MUX7_4_4231;
  wire inst_LPM_MUX7_3_4232;
  wire inst_LPM_MUX8_4_4233;
  wire inst_LPM_MUX8_3_4234;
  wire inst_LPM_MUX9_4_4235;
  wire inst_LPM_MUX9_3_4236;
  wire inst_LPM_MUX10_4_4237;
  wire inst_LPM_MUX10_3_4238;
  wire inst_LPM_MUX13_4_4239;
  wire inst_LPM_MUX13_3_4240;
  wire inst_LPM_MUX11_4_4241;
  wire inst_LPM_MUX11_3_4242;
  wire inst_LPM_MUX12_4_4243;
  wire inst_LPM_MUX12_3_4244;
  wire inst_LPM_MUX16_4_4245;
  wire inst_LPM_MUX16_3_4246;
  wire inst_LPM_MUX14_4_4247;
  wire inst_LPM_MUX14_3_4248;
  wire inst_LPM_MUX15_4_4249;
  wire inst_LPM_MUX15_3_4250;
  wire inst_LPM_MUX19_4_4251;
  wire inst_LPM_MUX19_3_4252;
  wire inst_LPM_MUX17_4_4253;
  wire inst_LPM_MUX17_3_4254;
  wire inst_LPM_MUX18_4_4255;
  wire inst_LPM_MUX18_3_4256;
  wire inst_LPM_MUX20_4_4257;
  wire inst_LPM_MUX20_3_4258;
  wire inst_LPM_MUX21_4_4259;
  wire inst_LPM_MUX21_3_4260;
  wire inst_LPM_MUX22_4_4261;
  wire inst_LPM_MUX22_3_4262;
  wire inst_LPM_MUX23_4_4263;
  wire inst_LPM_MUX23_3_4264;
  wire inst_LPM_MUX26_4_4265;
  wire inst_LPM_MUX26_3_4266;
  wire inst_LPM_MUX24_4_4267;
  wire inst_LPM_MUX24_3_4268;
  wire inst_LPM_MUX25_4_4269;
  wire inst_LPM_MUX25_3_4270;
  wire inst_LPM_MUX29_4_4271;
  wire inst_LPM_MUX29_3_4272;
  wire inst_LPM_MUX27_4_4273;
  wire inst_LPM_MUX27_3_4274;
  wire inst_LPM_MUX28_4_4275;
  wire inst_LPM_MUX28_3_4276;
  wire inst_LPM_MUX30_4_4277;
  wire inst_LPM_MUX30_3_4278;
  wire inst_LPM_MUX31_4_4279;
  wire inst_LPM_MUX31_3_4280;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>_4281 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>_4282 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>_4283 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>_4284 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>_4285 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>_4286 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>_4287 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>_4288 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>_4289 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>_4290 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>_4291 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>_4292 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>_4293 ;
  wire Mmux_GND_1_o_GND_1_o_MUX_358_o11;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1;
  wire waittimer3_done;
  wire waittimer2_done;
  wire waittimer1_done;
  wire waittimer0_done;
  wire waittimer4_done;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire basesoc_timer0_zero_trigger_INV_217_o;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire _n71031_4304;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire basesoc_csrbankarray_csrbank5_sel;
  wire basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o;
  wire _n71121_4308;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4309 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT312 ;
  wire _n71061;
  wire _n7202;
  wire _n7181;
  wire \_n7139<5>1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT311_4315 ;
  wire _n7145;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT811 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT511_4319 ;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire _n7160;
  wire _n7178;
  wire \_n7139<5>2_FRB_4323 ;
  wire \_n7130<5>1_FRB_4324 ;
  wire _n7121;
  wire _n71601_4326;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 ;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1_4330 ;
  wire _n7166;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ;
  wire _n7118;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ;
  wire \_n7136<5>1_FRB_4335 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ;
  wire \_n7190<5>1_FRB_4337 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1321_FRB_4338 ;
  wire \_n7193<5>1_FRB_4339 ;
  wire \_n7196<5>1_FRB_4340 ;
  wire _n71121_FRB_4341;
  wire \_n7133<5>1_FRB_4342 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ;
  wire _n71271_FRB_4344;
  wire _n71241_FRB_4345;
  wire _n7151;
  wire _n7175;
  wire _n7172;
  wire _n7163;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ;
  wire _n7157;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ;
  wire _n7148;
  wire _n7142;
  wire _n7115;
  wire _n7109;
  wire _n7103;
  wire _n7100;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT431 ;
  wire \_n7187<5>1_FRB_4361 ;
  wire \_n7199<5>1_FRB_4362 ;
  wire \_n7184<5>1_FRB_4363 ;
  wire n0086;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire n0065;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out4;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out7 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out10;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out10 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out9;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out9 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out8;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out8 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ;
  wire Mmux_basesoc_data_port_dat_w1012;
  wire mux12011_4396;
  wire basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o;
  wire basesoc_done;
  wire n0011;
  wire \spiflash_counter[8]_GND_1_o_equal_1146_o ;
  wire \Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1151_o ;
  wire \spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 ;
  wire \spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ;
  wire \spiflash_counter[8]_GND_1_o_equal_1145_o ;
  wire \spiflash_i[1]_PWR_1_o_equal_1140_o ;
  wire basesoc_ack;
  wire basesoc_port_cmd_ready;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire \bankmachine0_state<2>_mmx_out1 ;
  wire \bankmachine2_state<2>_mmx_out1 ;
  wire \bankmachine1_state<2>_mmx_out1 ;
  wire \bankmachine3_state<2>_mmx_out1 ;
  wire \bankmachine0_state<2>_mmx_out ;
  wire \bankmachine2_state<2>_mmx_out ;
  wire \bankmachine1_state<2>_mmx_out ;
  wire \bankmachine3_state<2>_mmx_out ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire _n4169;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire _n4155;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out5 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out6;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out6;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out5;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out5;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out3 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out3;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out4;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out2 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out2;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out2;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out12 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out12;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out12;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out11 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out11;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out11;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out1 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out1;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out1;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out;
  wire basesoc_sdram_bankmachine2_auto_precharge;
  wire basesoc_sdram_bankmachine3_req_lock;
  wire basesoc_port_cmd_ready4_4475;
  wire \n0585<3>1 ;
  wire basesoc_sdram_bankmachine3_auto_precharge;
  wire basesoc_sdram_bankmachine1_auto_precharge;
  wire \n0417<3>1 ;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o5;
  wire _n4085;
  wire basesoc_sdram_cmd_valid1_FRB_4485;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4487 ;
  wire rhs_array_muxed0;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ;
  wire _n4222;
  wire _n4529;
  wire _n4254;
  wire _n4215;
  wire basesoc_sdram_max_time1;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire \multiplexer_state_FSM_FFd1-In1_4497 ;
  wire basesoc_sdram_write_available_4498;
  wire basesoc_sdram_read_available_4499;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_305_o1_4511;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_304_o1_4512;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out7;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine0_auto_precharge;
  wire \n0332<3>1 ;
  wire basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o;
  wire GND_1_o_GND_1_o_MUX_369_o1;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 ;
  wire \picorv32/out191_4529 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_4530 ;
  wire \picorv32/cpu_state_FSM_FFd7-In21_4531 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_4533 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4539 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ;
  wire \picorv32/Mmux_mem_rdata_word111 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ;
  wire \picorv32/cpu_state_FSM_FFd6-In1_4546 ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 ;
  wire \picorv32/Mmux_mem_rdata_word110 ;
  wire \picorv32/_n1587<13>1_4549 ;
  wire \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4552 ;
  wire \picorv32/Mcompar_alu_lts_lutdi14_4685 ;
  wire \picorv32/Mcompar_alu_lts_lutdi13_4688 ;
  wire \picorv32/Mcompar_alu_lts_lutdi12_4691 ;
  wire \picorv32/Mcompar_alu_lts_lutdi11_4694 ;
  wire \picorv32/Mcompar_alu_lts_lutdi10_4697 ;
  wire \picorv32/Mcompar_alu_lts_lutdi9_4700 ;
  wire \picorv32/Mcompar_alu_lts_lutdi8_4703 ;
  wire \picorv32/Mcompar_alu_lts_lutdi7_4706 ;
  wire \picorv32/Mcompar_alu_lts_lutdi6_4709 ;
  wire \picorv32/Mcompar_alu_lts_lutdi5_4712 ;
  wire \picorv32/Mcompar_alu_lts_lutdi4_4715 ;
  wire \picorv32/Mcompar_alu_lts_lutdi3_4718 ;
  wire \picorv32/Mcompar_alu_lts_lutdi2_4721 ;
  wire \picorv32/Mcompar_alu_lts_lutdi1_4724 ;
  wire \picorv32/Mcompar_alu_lts_lutdi_4727 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi14_4731 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi13_4734 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi12_4737 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi11_4740 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi10_4743 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi9_4746 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi8_4749 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi7_4752 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi6_4755 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi5_4758 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi4_4761 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi3_4764 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi2_4767 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi1_4770 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi_4773 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>_4888 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4889 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4890 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4891 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4892 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4893 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4894 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4895 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4896 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4897 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4898 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4899 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4900 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4901 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4902 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4903 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4904 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4905 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4906 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4907 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4908 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4909 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4910 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4911 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4912 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4913 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4914 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4915 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4916 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4917 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4918 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4919 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4920 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4921 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4922 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4923 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4924 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4925 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4926 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4927 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4928 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4929 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4930 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4931 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4932 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4933 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4934 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4935 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4936 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4937 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4938 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4939 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4940 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4941 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4942 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4943 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4944 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4945 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4946 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4947 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4948 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4949 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4950 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4951 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4952 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4953 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4954 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4955 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4956 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4957 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4958 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4959 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4960 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4961 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4962 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4963 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4964 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4965 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4966 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4967 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4968 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4969 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4970 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4971 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4972 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4973 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4974 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4975 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4976 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4977 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_4978 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_4979 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4980 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4981 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4982 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4983 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4984 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4985 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4986 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4987 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4988 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4989 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4990 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4991 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4992 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4993 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4994 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4995 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4996 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4997 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4998 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4999 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_5000 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_5001 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_5002 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_5003 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_5004 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_5005 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_5006 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_5007 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_5008 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_5009 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_5010 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_5011 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_5012 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5013 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5014 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5015 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5016 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5017 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5018 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5019 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5020 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5021 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5022 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5023 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5024 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5025 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5026 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5027 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5028 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5029 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5030 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5031 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5032 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5033 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5034 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5035 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5036 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5037 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5038 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_5040 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_5041 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5042 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5043 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5044 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5045 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5046 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5047 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5048 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5049 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5050 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5051 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5052 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5053 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5054 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5055 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5056 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5057 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5058 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5059 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5060 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5061 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5062 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5063 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5064 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5065 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5066 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5067 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5068 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5069 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5070 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5071 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5072 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5073 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5074 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5075 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5076 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5077 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5078 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5079 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5080 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5081 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5082 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5083 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5084 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5085 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5086 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5087 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5088 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5089 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5090 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5091 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5092 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5093 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5094 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5095 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5096 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5097 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5098 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5099 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5100 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5101 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5102 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_5103 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_5104 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5105 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5106 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5107 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5108 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5109 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5110 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5111 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5112 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5113 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5114 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5115 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5116 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5117 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5118 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5119 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5120 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5121 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5122 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5123 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5124 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5125 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5126 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5127 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5128 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5129 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5130 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5131 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5132 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5133 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5134 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5135 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5136 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5137 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5138 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5139 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5140 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5141 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5142 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5143 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5144 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5145 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5146 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5147 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5148 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5149 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5150 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5151 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5152 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5153 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5154 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5155 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5156 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5157 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5158 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5159 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5160 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5161 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5162 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5163 ;
  wire \picorv32/irq_state_FSM_FFd1-In ;
  wire \picorv32/irq_state_FSM_FFd2-In ;
  wire \picorv32/Result<3>2 ;
  wire \picorv32/Result<2>2 ;
  wire \picorv32/Result<1>2 ;
  wire \picorv32/Result<0>2 ;
  wire \picorv32/resetn_pcpi_int_wait_AND_769_o_inv ;
  wire \picorv32/Result<63>1 ;
  wire \picorv32/Result<62>1 ;
  wire \picorv32/Result<61>1 ;
  wire \picorv32/Result<60>1 ;
  wire \picorv32/Result<59>1 ;
  wire \picorv32/Result<58>1 ;
  wire \picorv32/Result<57>1 ;
  wire \picorv32/Result<56>1 ;
  wire \picorv32/Result<55>1 ;
  wire \picorv32/Result<54>1 ;
  wire \picorv32/Result<53>1 ;
  wire \picorv32/Result<52>1 ;
  wire \picorv32/Result<51>1 ;
  wire \picorv32/Result<50>1 ;
  wire \picorv32/Result<49>1 ;
  wire \picorv32/Result<48>1 ;
  wire \picorv32/Result<47>1 ;
  wire \picorv32/Result<46>1 ;
  wire \picorv32/Result<45>1 ;
  wire \picorv32/Result<44>1 ;
  wire \picorv32/Result<43>1 ;
  wire \picorv32/Result<42>1 ;
  wire \picorv32/Result<41>1 ;
  wire \picorv32/Result<40>1 ;
  wire \picorv32/Result<39>1 ;
  wire \picorv32/Result<38>1 ;
  wire \picorv32/Result<37>1 ;
  wire \picorv32/Result<36>1 ;
  wire \picorv32/Result<35>1 ;
  wire \picorv32/Result<34>1 ;
  wire \picorv32/Result<33>1 ;
  wire \picorv32/Result<32>1 ;
  wire \picorv32/Result<31>1 ;
  wire \picorv32/Result<30>1 ;
  wire \picorv32/Result<29>1 ;
  wire \picorv32/Result<28>1 ;
  wire \picorv32/Result<27>1 ;
  wire \picorv32/Result<26>1 ;
  wire \picorv32/Result<25>1 ;
  wire \picorv32/Result<24>1 ;
  wire \picorv32/Result<23>1 ;
  wire \picorv32/Result<22>1 ;
  wire \picorv32/Result<21>1 ;
  wire \picorv32/Result<20>1 ;
  wire \picorv32/Result<19>1 ;
  wire \picorv32/Result<18>1 ;
  wire \picorv32/Result<17>1 ;
  wire \picorv32/Result<16>1 ;
  wire \picorv32/Result<15>1 ;
  wire \picorv32/Result<14>1 ;
  wire \picorv32/Result<13>1 ;
  wire \picorv32/Result<12>1 ;
  wire \picorv32/Result<11>1 ;
  wire \picorv32/Result<10>1 ;
  wire \picorv32/Result<9>1 ;
  wire \picorv32/Result<8>1 ;
  wire \picorv32/Result<7>1 ;
  wire \picorv32/Result<6>1 ;
  wire \picorv32/Result<5>1 ;
  wire \picorv32/Result<4>1 ;
  wire \picorv32/Result<3>1 ;
  wire \picorv32/Result<2>1 ;
  wire \picorv32/Result<1>1 ;
  wire \picorv32/Result<0>1 ;
  wire \picorv32/reg_op1_1 ;
  wire \picorv32/reg_op1_0 ;
  wire \picorv32/cpu_state_FSM_FFd3-In_5301 ;
  wire \picorv32/cpu_state_FSM_FFd6-In ;
  wire \picorv32/cpu_state_FSM_FFd6-In2_5303 ;
  wire \picorv32/cpu_state_FSM_FFd7-In2 ;
  wire \picorv32/cpu_state_FSM_FFd6-In3 ;
  wire \picorv32/cpu_state_FSM_FFd6-In411 ;
  wire \picorv32/cpu_state_FSM_FFd2-In21_5307 ;
  wire \picorv32/resetn_trap_OR_423_o_inv ;
  wire \picorv32/_n1459_inv ;
  wire \picorv32/_n1504_inv ;
  wire \picorv32/_n1337_inv ;
  wire \picorv32/_n1469_inv ;
  wire \picorv32/_n1379_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable16 ;
  wire \picorv32/_n1499_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable14 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable11 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable10 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable ;
  wire \picorv32/_n1333_inv_5320 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_0_0 ;
  wire \picorv32/_n1611 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o ;
  wire \picorv32/PWR_10_o_instr_jalr_equal_277_o ;
  wire \picorv32/instr_lbu_reduce_or_156_o ;
  wire \picorv32/instr_sltiu_reduce_or_155_o ;
  wire \picorv32/instr_slti_reduce_or_154_o ;
  wire \picorv32/PWR_10_o_instr_lui_equal_276_o ;
  wire \picorv32/instr_lui_reduce_or_152_o ;
  wire \picorv32/out361_FRB_5368 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> ;
  wire \picorv32/GND_2_o_GND_2_o_equal_501_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_5440 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o ;
  wire \picorv32/alu_eq ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_697_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o ;
  wire \picorv32/instr_jalr_is_alu_reg_imm_OR_531_o ;
  wire \picorv32/mem_xfer_mem_state[1]_OR_413_o ;
  wire \picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o ;
  wire \picorv32/instr_lui_reduce_or_153_o ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> ;
  wire \picorv32/reg_op2_0_5505 ;
  wire \picorv32/reg_op2_1_5506 ;
  wire \picorv32/reg_op2_2_5507 ;
  wire \picorv32/reg_op2_3_5508 ;
  wire \picorv32/reg_op2_4_5509 ;
  wire \picorv32/reg_op2_5_5510 ;
  wire \picorv32/reg_op2_6_5511 ;
  wire \picorv32/reg_op2_7_5512 ;
  wire \picorv32/_n1587[31] ;
  wire \picorv32/_n1587[30] ;
  wire \picorv32/_n1587[29] ;
  wire \picorv32/_n1587[28] ;
  wire \picorv32/_n1587[13] ;
  wire \picorv32/_n1587[3] ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_5555 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_5556 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_5557 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_5558 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_5559 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_5560 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_5561 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_5562 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31> ;
  wire \picorv32/_n1471 ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<0> ;
  wire \picorv32/cpu_state[7]_irq_active_Select_559_o ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o ;
  wire \picorv32/cpu_state[7]_latched_stalu_Select_566_o ;
  wire \picorv32/_n2161_5611 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> ;
  wire \picorv32/alu_out_0_5644 ;
  wire \picorv32/n0568 ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o ;
  wire \picorv32/_n1309 ;
  wire \picorv32/cpu_state[7]_cpu_state[7]_MUX_2070_o ;
  wire \picorv32/mem_do_prefetch_mem_done_OR_610_o ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<1> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<2> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<3> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<4> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<5> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<6> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<7> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<8> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<9> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<10> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<11> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<12> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<13> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<14> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<15> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<16> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<17> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<18> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<19> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<20> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<21> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<22> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<23> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<24> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<25> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<26> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<27> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<28> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<29> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<30> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<31> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<1> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<2> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o ;
  wire \picorv32/_n1717 ;
  wire \picorv32/mem_do_rinst_mem_done_AND_682_o ;
  wire \picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ;
  wire \picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5795 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5796 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5797 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5798 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5799 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5800 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5801 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5802 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5803 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5804 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5805 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5806 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5807 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5808 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5809 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5810 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5811 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5812 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5813 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5814 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5815 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5816 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5817 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5818 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5819 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5820 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5821 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5822 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5823 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5824 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5825 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5826 ;
  wire \picorv32/timer[31]_reduce_or_376_o ;
  wire \picorv32/PWR_10_o_instr_ori_equal_331_o ;
  wire \picorv32/PWR_10_o_instr_xori_equal_330_o ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB_5862 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB_5863 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB_5864 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB_5865 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB_5866 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB_5867 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB_5868 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB_5869 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB_5870 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB_5871 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB_5872 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB_5873 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB_5874 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB_5875 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB_5876 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB_5877 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB_5878 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB_5879 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB_5880 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB_5881 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB_5882 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB_5883 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB_5884 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB_5885 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB_5886 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB_5887 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB_5888 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB_5889 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB_5890 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB_5891 ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> ;
  wire \picorv32/_n1603 ;
  wire \picorv32/PWR_10_o_instr_slli_equal_508_o ;
  wire \picorv32/decoded_rs2[5]_reduce_or_357_o ;
  wire \picorv32/decoded_rs1[5]_reduce_or_354_o ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_560_o ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<1> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<2> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<3> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<4> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<5> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<6> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<7> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<8> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<9> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<10> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<11> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<12> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<13> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<14> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<15> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<16> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<17> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<18> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<19> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<20> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<21> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<22> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<23> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<24> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<25> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<26> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<27> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<28> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<29> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<30> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<31> ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o ;
  wire \picorv32/decoder_trigger_instr_waitirq_AND_776_o ;
  wire \picorv32/latched_store_latched_branch_AND_762_o ;
  wire \picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o ;
  wire \picorv32/irq_pending[31]_reduce_or_407_o ;
  wire \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ;
  wire \picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ;
  wire \picorv32/PWR_10_o_PWR_10_o_OR_598_o ;
  wire \picorv32/mem_xfer ;
  wire \picorv32/resetn_latched_rd[5]_AND_765_o ;
  wire \picorv32/reg_op2_8_6044 ;
  wire \picorv32/reg_op2_9_6045 ;
  wire \picorv32/reg_op2_10_6046 ;
  wire \picorv32/reg_op2_11_6047 ;
  wire \picorv32/reg_op2_12_6048 ;
  wire \picorv32/reg_op2_13_6049 ;
  wire \picorv32/reg_op2_14_6050 ;
  wire \picorv32/reg_op2_15_6051 ;
  wire \picorv32/reg_op2_16_6052 ;
  wire \picorv32/reg_op2_17_6053 ;
  wire \picorv32/reg_op2_18_6054 ;
  wire \picorv32/reg_op2_19_6055 ;
  wire \picorv32/reg_op2_20_6056 ;
  wire \picorv32/reg_op2_21_6057 ;
  wire \picorv32/reg_op2_22_6058 ;
  wire \picorv32/reg_op2_23_6059 ;
  wire \picorv32/reg_op2_24_6060 ;
  wire \picorv32/reg_op2_25_6061 ;
  wire \picorv32/reg_op2_26_6062 ;
  wire \picorv32/reg_op2_27_6063 ;
  wire \picorv32/reg_op2_28_6064 ;
  wire \picorv32/reg_op2_29_6065 ;
  wire \picorv32/reg_op2_30_6066 ;
  wire \picorv32/reg_op2_31_6067 ;
  wire \picorv32/reg_op1_2 ;
  wire \picorv32/reg_op1_3 ;
  wire \picorv32/reg_op1_4 ;
  wire \picorv32/reg_op1_5 ;
  wire \picorv32/reg_op1_6 ;
  wire \picorv32/reg_op1_7 ;
  wire \picorv32/reg_op1_8 ;
  wire \picorv32/reg_op1_9 ;
  wire \picorv32/reg_op1_10 ;
  wire \picorv32/reg_op1_11 ;
  wire \picorv32/reg_op1_12 ;
  wire \picorv32/reg_op1_13 ;
  wire \picorv32/reg_op1_14 ;
  wire \picorv32/reg_op1_15 ;
  wire \picorv32/reg_op1_16 ;
  wire \picorv32/reg_op1_17 ;
  wire \picorv32/reg_op1_18 ;
  wire \picorv32/reg_op1_19 ;
  wire \picorv32/reg_op1_20 ;
  wire \picorv32/reg_op1_21 ;
  wire \picorv32/reg_op1_22 ;
  wire \picorv32/reg_op1_23 ;
  wire \picorv32/reg_op1_24 ;
  wire \picorv32/reg_op1_25 ;
  wire \picorv32/reg_op1_26 ;
  wire \picorv32/reg_op1_27 ;
  wire \picorv32/reg_op1_28 ;
  wire \picorv32/reg_op1_29 ;
  wire \picorv32/reg_op1_30 ;
  wire \picorv32/reg_op1_31 ;
  wire \picorv32/is_alu_reg_imm ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu ;
  wire \picorv32/instr_jalr_6100 ;
  wire \picorv32/instr_lw_6101 ;
  wire \picorv32/instr_lhu_6102 ;
  wire \picorv32/instr_lbu_6103 ;
  wire \picorv32/instr_sltu_6104 ;
  wire \picorv32/instr_bltu_6105 ;
  wire \picorv32/instr_sltiu_6106 ;
  wire \picorv32/instr_slt_6107 ;
  wire \picorv32/instr_blt_6108 ;
  wire \picorv32/instr_slti_6109 ;
  wire \picorv32/instr_jal_6110 ;
  wire \picorv32/instr_auipc_6111 ;
  wire \picorv32/instr_lui_6112 ;
  wire \picorv32/instr_rdinstrh_6113 ;
  wire \picorv32/instr_rdinstr_6114 ;
  wire \picorv32/instr_rdcycleh_6115 ;
  wire \picorv32/instr_rdcycle_6116 ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<0> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<1> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<2> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<3> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<4> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<5> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<6> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<7> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<8> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<9> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<10> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<11> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<12> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<13> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<14> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<15> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<16> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<17> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<18> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<19> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<20> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<21> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<22> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<23> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<24> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<25> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<26> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<27> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<28> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<29> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<30> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<31> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<0> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<1> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<2> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<3> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<4> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<5> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<6> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<7> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<8> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<9> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<10> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<11> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<12> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<13> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<14> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<15> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<16> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<17> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<18> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<19> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<20> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<21> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<22> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<23> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<24> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<25> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<26> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<27> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<28> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<29> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<30> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<31> ;
  wire \picorv32/cpu_state_FSM_FFd1 ;
  wire \picorv32/cpu_state_FSM_FFd2 ;
  wire \picorv32/cpu_state_FSM_FFd3_6183 ;
  wire \picorv32/cpu_state_FSM_FFd4 ;
  wire \picorv32/cpu_state_FSM_FFd5 ;
  wire \picorv32/cpu_state_FSM_FFd6_6186 ;
  wire \picorv32/cpu_state_FSM_FFd7_6187 ;
  wire \picorv32/mem_do_rinst ;
  wire \picorv32/mem_do_prefetch ;
  wire \picorv32/irq_delay_6225 ;
  wire \picorv32/pcpi_valid_6226 ;
  wire \picorv32/instr_and_6323 ;
  wire \picorv32/instr_or_6324 ;
  wire \picorv32/instr_sra_6325 ;
  wire \picorv32/instr_srl_6326 ;
  wire \picorv32/instr_xor_6327 ;
  wire \picorv32/instr_sll_6328 ;
  wire \picorv32/instr_sub_6329 ;
  wire \picorv32/instr_add_6330 ;
  wire \picorv32/instr_andi_6331 ;
  wire \picorv32/instr_ori_6332 ;
  wire \picorv32/instr_xori_6333 ;
  wire \picorv32/instr_addi_6334 ;
  wire \picorv32/instr_bgeu_6335 ;
  wire \picorv32/instr_bge_6336 ;
  wire \picorv32/instr_bne_6337 ;
  wire \picorv32/instr_beq_6338 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu ;
  wire \picorv32/is_sll_srl_sra_6438 ;
  wire \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ;
  wire \picorv32/is_slli_srli_srai_6440 ;
  wire \picorv32/instr_timer_6441 ;
  wire \picorv32/instr_maskirq_6442 ;
  wire \picorv32/instr_setq_6443 ;
  wire \picorv32/instr_getq_6444 ;
  wire \picorv32/instr_ecall_ebreak_6445 ;
  wire \picorv32/instr_srai_6446 ;
  wire \picorv32/instr_srli_6447 ;
  wire \picorv32/instr_slli_6448 ;
  wire \picorv32/instr_sw_6449 ;
  wire \picorv32/instr_sh_6450 ;
  wire \picorv32/instr_sb_6451 ;
  wire \picorv32/instr_lh_6452 ;
  wire \picorv32/instr_lb_6453 ;
  wire \picorv32/pcpi_insn[0] ;
  wire \picorv32/pcpi_insn[1] ;
  wire \picorv32/pcpi_insn[2] ;
  wire \picorv32/pcpi_insn[3] ;
  wire \picorv32/pcpi_insn[4] ;
  wire \picorv32/pcpi_insn[5] ;
  wire \picorv32/pcpi_insn[6] ;
  wire \picorv32/pcpi_insn[12] ;
  wire \picorv32/pcpi_insn[13] ;
  wire \picorv32/pcpi_insn[14] ;
  wire \picorv32/pcpi_insn[25] ;
  wire \picorv32/pcpi_insn[26] ;
  wire \picorv32/pcpi_insn[27] ;
  wire \picorv32/pcpi_insn[28] ;
  wire \picorv32/pcpi_insn[29] ;
  wire \picorv32/pcpi_insn[30] ;
  wire \picorv32/pcpi_insn[31] ;
  wire \picorv32/is_alu_reg_reg ;
  wire \picorv32/is_sb_sh_sw ;
  wire \picorv32/instr_waitirq_6504 ;
  wire \picorv32/instr_retirq_6505 ;
  wire \picorv32/irq_state_FSM_FFd1_6506 ;
  wire \picorv32/irq_state_FSM_FFd2_6507 ;
  wire \picorv32/mem_do_wdata ;
  wire \picorv32/mem_do_rdata ;
  wire \picorv32/irq_active_6510 ;
  wire \picorv32/latched_is_lb ;
  wire \picorv32/latched_is_lh ;
  wire \picorv32/latched_is_lu ;
  wire \picorv32/latched_branch_6514 ;
  wire \picorv32/latched_stalu_6515 ;
  wire \picorv32/latched_store_6516 ;
  wire \picorv32/do_waitirq ;
  wire \picorv32/decoder_pseudo_trigger ;
  wire \picorv32/pcpi_timeout_6583 ;
  wire \picorv32/trap_6584 ;
  wire \picorv32/is_compare ;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ;
  wire \picorv32/decoder_trigger ;
  wire \picorv32/is_sltiu_bltu_sltu_6662 ;
  wire \picorv32/is_slti_blt_slt_6663 ;
  wire \picorv32/is_lui_auipc_jal_6664 ;
  wire \picorv32/pcpi_div/pcpi_ready_6697 ;
  wire \picorv32/pcpi_div/pcpi_wait_6698 ;
  wire \picorv32/pcpi_mul/pcpi_wr_6731 ;
  wire \picorv32/pcpi_mul/pcpi_wait_6732 ;
  wire \picorv32/mem_rdata_word[7] ;
  wire \picorv32/mem_rdata_word[15] ;
  wire \picorv32/pcpi_mul/Madd_n0121_lut<0>21 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter6 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter5 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter4 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter3 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter2 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter1 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter ;
  wire \picorv32/pcpi_mul/Madd_n0108_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0108_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0108_lut<0>1_6817 ;
  wire \picorv32/pcpi_mul/Madd_n0109_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0109_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0109_lut<0>1_6821 ;
  wire \picorv32/pcpi_mul/Madd_n0107_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0107_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0107_lut<0>1_6825 ;
  wire \picorv32/pcpi_mul/Madd_n0110_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0110_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0110_lut<0>1_6829 ;
  wire \picorv32/pcpi_mul/Madd_n0111_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0111_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0111_lut<0>1_6833 ;
  wire \picorv32/pcpi_mul/Madd_n0113_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0113_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0113_lut<0>1_6837 ;
  wire \picorv32/pcpi_mul/Madd_n0114_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0114_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0114_lut<0>1_6841 ;
  wire \picorv32/pcpi_mul/Madd_n0112_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0112_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0112_lut<0>1_6845 ;
  wire \picorv32/pcpi_mul/Madd_n0115_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0115_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0115_lut<0>1_6849 ;
  wire \picorv32/pcpi_mul/Madd_n0116_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0116_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0116_lut<0>1_6853 ;
  wire \picorv32/pcpi_mul/Madd_n0118_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0118_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0118_lut<0>1_6857 ;
  wire \picorv32/pcpi_mul/Madd_n0119_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0119_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0119_lut<0>1_6861 ;
  wire \picorv32/pcpi_mul/Madd_n0117_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0117_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0117_lut<0>1_6865 ;
  wire \picorv32/pcpi_mul/Madd_n0120_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0120_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0120_lut<0>1_6869 ;
  wire \picorv32/pcpi_mul/Madd_n0121_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0121_lut<0>1_6872 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ;
  wire \picorv32/pcpi_mul/instr_any_mulh ;
  wire \picorv32/pcpi_mul/instr_any_mul ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o ;
  wire \picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1186_o ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o ;
  wire \picorv32/pcpi_mul/_n0330 ;
  wire \picorv32/pcpi_mul/instr_mulhu_7092 ;
  wire \picorv32/pcpi_mul/instr_mulhsu_7093 ;
  wire \picorv32/pcpi_mul/instr_mulh_7094 ;
  wire \picorv32/pcpi_mul/instr_mul_7095 ;
  wire \picorv32/pcpi_mul/mul_waiting_7096 ;
  wire \picorv32/pcpi_mul/rdx[60] ;
  wire \picorv32/pcpi_mul/rdx[56] ;
  wire \picorv32/pcpi_mul/rdx[52] ;
  wire \picorv32/pcpi_mul/rdx[48] ;
  wire \picorv32/pcpi_mul/rdx[44] ;
  wire \picorv32/pcpi_mul/rdx[40] ;
  wire \picorv32/pcpi_mul/rdx[36] ;
  wire \picorv32/pcpi_mul/rdx[32] ;
  wire \picorv32/pcpi_mul/rdx[28] ;
  wire \picorv32/pcpi_mul/rdx[24] ;
  wire \picorv32/pcpi_mul/rdx[20] ;
  wire \picorv32/pcpi_mul/rdx[16] ;
  wire \picorv32/pcpi_mul/rdx[12] ;
  wire \picorv32/pcpi_mul/rdx[8] ;
  wire \picorv32/pcpi_mul/rdx[4] ;
  wire \picorv32/pcpi_mul/mul_finish_7305 ;
  wire \picorv32/pcpi_mul/pcpi_wait_q_7306 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_7307 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_7308 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7309 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7310 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7311 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7312 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7313 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7314 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7315 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7316 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7317 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7318 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7319 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7320 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7321 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7322 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7323 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7324 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7325 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7326 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7327 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7328 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7329 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7330 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7331 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7332 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7333 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7334 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7335 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7336 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7337 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7338 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7339 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7340 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7341 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7342 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7343 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7344 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7345 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7346 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7347 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7348 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7349 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7350 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7351 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7352 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7353 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7354 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7355 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7356 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7357 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7358 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7359 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7360 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7361 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7362 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7363 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7364 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7365 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7366 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7367 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7368 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7369 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_7370 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_7371 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7372 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7373 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7374 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7375 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7376 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7377 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7378 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7379 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7380 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7381 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7382 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7383 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7384 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7385 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7386 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7387 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7388 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7389 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7390 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7391 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7392 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7393 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7394 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7395 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7396 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7397 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7398 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7399 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7400 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7401 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7402 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7403 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7404 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7405 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7406 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7407 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7408 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7409 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7410 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7411 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7412 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7413 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7414 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7415 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7416 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7417 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7418 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7419 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7420 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7421 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7422 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7423 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7424 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7425 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7426 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7427 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7428 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7429 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7430 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7431 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7432 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi15_7447 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi14_7450 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi13_7453 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi12_7456 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi11_7459 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi10_7462 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi9_7465 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi8_7468 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi7_7471 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi6_7474 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi5_7477 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi4_7480 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi3_7483 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi2_7486 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi1_7489 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi_7492 ;
  wire \picorv32/pcpi_div/_n0146_inv ;
  wire \picorv32/pcpi_div/_n0151_inv ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ;
  wire \picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ;
  wire \picorv32/pcpi_div/_n0164_inv ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> ;
  wire \picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1323_o ;
  wire \picorv32/pcpi_div/start ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB_7785 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB_7786 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB_7787 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB_7788 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB_7789 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB_7790 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB_7791 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB_7792 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB_7793 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB_7794 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB_7795 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB_7796 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB_7797 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB_7798 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB_7799 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB_7800 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB_7801 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB_7802 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB_7803 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB_7804 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB_7805 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB_7806 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB_7807 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB_7808 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB_7809 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB_7810 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB_7811 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB_7812 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB_7813 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB_7814 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB_7815 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB_7816 ;
  wire \picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ;
  wire \picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o ;
  wire \picorv32/pcpi_div/_n0137 ;
  wire \picorv32/pcpi_div/instr_remu_7855 ;
  wire \picorv32/pcpi_div/instr_rem_7856 ;
  wire \picorv32/pcpi_div/instr_divu_7857 ;
  wire \picorv32/pcpi_div/instr_div_7858 ;
  wire \picorv32/pcpi_div/running_7859 ;
  wire \picorv32/pcpi_div/outsign_7924 ;
  wire \picorv32/pcpi_div/pcpi_wait_q_8020 ;
  wire xilinxasyncresetsynchronizerimpl11_8021;
  wire xilinxasyncresetsynchronizerimpl12_8022;
  wire N0;
  wire \basesoc_csrcon_dat_r<3>1_8024 ;
  wire \basesoc_csrcon_dat_r<3>2_8025 ;
  wire N234;
  wire N42;
  wire N61;
  wire \basesoc_csrcon_dat_r<1>1_8029 ;
  wire \basesoc_csrcon_dat_r<1>2_8030 ;
  wire \waittimer3_done<19>1_8032 ;
  wire \waittimer3_done<19>2_8033 ;
  wire \waittimer2_done<19>1_8035 ;
  wire \waittimer2_done<19>2_8036 ;
  wire \waittimer1_done<19>1_8038 ;
  wire \waittimer1_done<19>2_8039 ;
  wire \waittimer0_done<19>1_8041 ;
  wire \waittimer0_done<19>2_8042 ;
  wire \waittimer4_done<19>1_8044 ;
  wire \waittimer4_done<19>2_8045 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>1_8047 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>2_8048 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>3_8049 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>4_8050 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>5_8051 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_8053 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14_8054 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15_8055 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16_8056 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17_8057 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81_8059 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT84 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_8061 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71_8063 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT74 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_8065 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61_8067 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62_8068 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63_8069 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64_8070 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65_8071 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51_8073 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52_8074 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53_8075 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54_8076 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55_8077 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41_8079 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42_8080 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43_8081 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44_8082 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45_8083 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31_8085 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT32_8086 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT33_8087 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT34_8088 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_8089 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21_8091 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT22_8092 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT23_8093 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT24_8094 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_8095 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61_8097 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62_8098 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63_8099 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51_8101 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52_8102 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53_8103 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41_8105 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42_8106 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43_8107 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT31_8109 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT32_8110 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT33_8111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT21_8113 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT22_8114 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT23_8115 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702_8116 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703_8117 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704_8118 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705_8119 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_8120 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010_8121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7013 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT521 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT523 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT524_8125 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT527 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_8127 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529_8128 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210_8129 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT611 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT613 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT614_8133 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT617 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_8135 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT619_8136 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110_8137 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111_8138 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT42 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421_8140 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422_8141 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423_8142 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT426 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT427_8144 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT429 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4210_8146 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4211_8147 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4212_8148 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213_8149 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT32 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321_8151 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322_8152 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323_8153 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT326 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT327_8155 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT329 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3210_8157 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3211_8158 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3212_8159 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213_8160 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT222 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT224 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT226 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT227_8165 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_8167 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212_8168 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_8169 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2214_8170 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT78 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781_8172 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT783 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT785 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_8175 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787_8176 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788_8177 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT11 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT112 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT114 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT116 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT117_8182 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1110 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_8184 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112_8185 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_8186 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1114_8187 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21_8189 ;
  wire N810;
  wire _n5514_inv1_8191;
  wire _n5514_inv2_8192;
  wire _n5514_inv3_8193;
  wire _n5514_inv4_8194;
  wire _n5514_inv5_8195;
  wire _n5514_inv6_8196;
  wire \basesoc_done<19>1_8198 ;
  wire \basesoc_done<19>2_8199 ;
  wire N106;
  wire N121;
  wire N1410;
  wire N1610;
  wire N181;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1_8205;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2_8206;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1_8207;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2_8208;
  wire N2210;
  wire N241;
  wire N261;
  wire N2810;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT10 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT4 ;
  wire N321;
  wire N3410;
  wire N362;
  wire N381;
  wire N4010;
  wire N426;
  wire N44;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT81_8227 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82_8228 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83_8229 ;
  wire roundrobin0_grant_roundrobin3_grant_OR_335_o2_8230;
  wire N46;
  wire N48;
  wire N50;
  wire \multiplexer_state_FSM_FFd2-In1_8234 ;
  wire \multiplexer_state_FSM_FFd2-In2_8235 ;
  wire N52;
  wire \bankmachine0_state_FSM_FFd2-In1_8237 ;
  wire N54;
  wire \bankmachine1_state_FSM_FFd2-In1_8239 ;
  wire N56;
  wire \bankmachine2_state_FSM_FFd2-In1_8241 ;
  wire N58;
  wire \bankmachine3_state_FSM_FFd2-In1_8243 ;
  wire N60;
  wire N62;
  wire basesoc_done5_8246;
  wire basesoc_done51_8247;
  wire basesoc_done19;
  wire basesoc_done191_8249;
  wire basesoc_done27_8250;
  wire basesoc_done271_8251;
  wire basesoc_done31_8252;
  wire basesoc_done311_8253;
  wire basesoc_done9_8254;
  wire basesoc_done91_8255;
  wire basesoc_done10;
  wire basesoc_done101_8257;
  wire basesoc_done11_8258;
  wire basesoc_done111_8259;
  wire basesoc_done13_8260;
  wire basesoc_done131_8261;
  wire basesoc_done2_8262;
  wire basesoc_done21;
  wire basesoc_done20;
  wire basesoc_done201_8265;
  wire basesoc_done211_8266;
  wire basesoc_done212_8267;
  wire basesoc_done22;
  wire basesoc_done221_8269;
  wire basesoc_done24;
  wire basesoc_done241_8271;
  wire basesoc_done14_8272;
  wire basesoc_done141_8273;
  wire basesoc_done25;
  wire basesoc_done251_8275;
  wire basesoc_done1;
  wire basesoc_done3;
  wire basesoc_done12;
  wire basesoc_done15;
  wire basesoc_done121_8280;
  wire basesoc_done122_8281;
  wire basesoc_done23;
  wire basesoc_done231_8283;
  wire basesoc_done32_8284;
  wire basesoc_done33_8285;
  wire basesoc_done26;
  wire basesoc_done261_8287;
  wire basesoc_done28;
  wire basesoc_done281_8289;
  wire basesoc_done29;
  wire basesoc_done291_8291;
  wire basesoc_done30;
  wire basesoc_done301_8293;
  wire basesoc_done151_8294;
  wire basesoc_done152_8295;
  wire basesoc_done4;
  wire basesoc_done41_8297;
  wire basesoc_done6;
  wire basesoc_done61_8299;
  wire basesoc_done7;
  wire basesoc_done71_8301;
  wire basesoc_done8;
  wire basesoc_done81_8303;
  wire basesoc_done16;
  wire basesoc_done161_8305;
  wire basesoc_done17;
  wire basesoc_done171_8307;
  wire basesoc_done18;
  wire basesoc_done181_8309;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o1_8314;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o2_8315;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o3_8316;
  wire N72;
  wire N7410;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8319 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8320 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8321 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_8322 ;
  wire N761;
  wire N781;
  wire \basesoc_csrcon_dat_r<0>1_8325 ;
  wire \basesoc_csrcon_dat_r<0>2_8326 ;
  wire N801;
  wire \basesoc_csrcon_dat_r<2>1_8328 ;
  wire \basesoc_csrcon_dat_r<2>2_8329 ;
  wire N821;
  wire N861;
  wire N881;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT32 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT33_8335 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT34_8336 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT35_8337 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT14 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT15_8340 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT16_8341 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT43 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT71_8345 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT72_8346 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73_8347 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74_8348 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT75_8349 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51_8351 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52_8352 ;
  wire N921;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21_8355 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22_8356 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23_8357 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24_8358 ;
  wire N981;
  wire N1001;
  wire basesoc_port_cmd_ready1_8361;
  wire basesoc_port_cmd_ready2_8362;
  wire basesoc_port_cmd_ready3_8363;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61_8365 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT63 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_8367 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT66 ;
  wire \cache_state_FSM_FFd3-In1_8369 ;
  wire \cache_state_FSM_FFd3-In2_8370 ;
  wire N108;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_8372 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_8373 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_8374 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_8375 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_8376 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1_8377 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_8378 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_8379 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1_8380 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_8381 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_8382 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1_8383 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_8384 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_8385 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT42 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT21 ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o1_8388 ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o2_8389 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o3_8390 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_8391 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_8392 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_8393 ;
  wire N110;
  wire N112;
  wire \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o11 ;
  wire \picorv32/cpuregs_wrdata<4>1_8397 ;
  wire \picorv32/cpuregs_wrdata<4>2_8398 ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_560_o1_8399 ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_560_o2_8400 ;
  wire \picorv32/cpuregs_wrdata<3>1_8401 ;
  wire \picorv32/cpuregs_wrdata<3>2_8402 ;
  wire \picorv32/cpuregs_wrdata<2>1_8403 ;
  wire \picorv32/cpuregs_wrdata<2>2_8404 ;
  wire \picorv32/cpuregs_wrdata<1>1_8405 ;
  wire \picorv32/cpuregs_wrdata<1>2_8406 ;
  wire N116;
  wire \picorv32/cpu_state_FSM_FFd7-In22_8408 ;
  wire N118;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> ;
  wire N122;
  wire N130;
  wire N132;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_8414 ;
  wire \picorv32/cpu_state_FSM_FFd6-In4_8415 ;
  wire \picorv32/cpu_state_FSM_FFd6-In5_8416 ;
  wire \picorv32/cpu_state_FSM_FFd6-In7_8417 ;
  wire \picorv32/cpu_state_FSM_FFd6-In8 ;
  wire \picorv32/cpu_state_FSM_FFd6-In9 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o2_8420 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o4 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o5_8422 ;
  wire N134;
  wire N136;
  wire \picorv32/cpu_state_FSM_FFd4-In1_8425 ;
  wire \picorv32/cpu_state_FSM_FFd4-In2_8426 ;
  wire \picorv32/cpu_state_FSM_FFd4-In3_8427 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8428 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8430 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8432 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8433 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT9 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT7 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT62 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT60 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT58 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT56 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT54 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52_8444 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT50 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT5 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT48 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT46 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT44 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT40 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT38 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT36 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT34 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32_8454 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT30 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT3 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT28 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT26 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT24 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT19 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT17 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT15 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT13 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT11 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_8465 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_8466 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_8467 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_8468 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_8469 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_8470 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_8471 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_8472 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_8473 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_8474 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_8475 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_8476 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_8477 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_8478 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_8479 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_8480 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_8481 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_8482 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_8483 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_8484 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_8485 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_8486 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_8487 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_8488 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_8489 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_8490 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_8492 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_8493 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_8494 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_8495 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_8496 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_8497 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_8498 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_8499 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_8500 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_8501 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_8502 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_8503 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_8504 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_8505 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_8506 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_8507 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_8508 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_8509 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_8510 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_8511 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_8512 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_8513 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_8514 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_8515 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_8516 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_8517 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_8518 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_8519 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_8520 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_8521 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_8522 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_8523 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_8524 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_8525 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_8527 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_8528 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_8529 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_8530 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_8531 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_8533 ;
  wire \picorv32/Mmux_mem_rdata_word30 ;
  wire N1381;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_8536 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_8537 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_8538 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_8539 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_8540 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_8541 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_8542 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_8543 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_8544 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_8545 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_8546 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_8547 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_8548 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_8549 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_8550 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_8551 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_8552 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_8553 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_8554 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_8555 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_8556 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_8557 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_8558 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_8559 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_8560 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_8561 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_8562 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_8563 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_8564 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_8565 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_8566 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_8567 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_8568 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_8569 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_8570 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_8571 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_8572 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_8573 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_8574 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_8575 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_8576 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_8577 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_8578 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_8579 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_8580 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_8581 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_8582 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_8583 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_8584 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_8585 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_8586 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_8587 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_8588 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_8589 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_8590 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_8591 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_8592 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_8593 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_8594 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_8595 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_8596 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_8598 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_8599 ;
  wire \picorv32/out19 ;
  wire \picorv32/out192_8601 ;
  wire \picorv32/out193_8602 ;
  wire \picorv32/out194_8603 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_8604 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8605 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_8606 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_8607 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_8608 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8609 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_8610 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_8611 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_8612 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8613 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_8614 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_8615 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_8616 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8617 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_8618 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_8619 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_8620 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8621 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_8622 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_8623 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_8624 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8625 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_8626 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_8627 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1_8628 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_8629 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_8630 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1_8631 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_8632 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_8633 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_8634 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8635 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_8636 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_8637 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_8638 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8639 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_8640 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_8641 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_8642 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8643 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_8644 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_8645 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_8646 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8647 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_8648 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_8649 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_8650 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8651 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_8652 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_8653 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_8654 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8655 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_8656 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_8657 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_8658 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8659 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_8660 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_8661 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_8662 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8663 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_8664 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_8665 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1_8666 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_8667 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_8668 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_8669 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8670 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_8671 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_8672 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_8673 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8674 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_8675 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_8676 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_8677 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8678 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_8679 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_8680 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_8681 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8682 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_8683 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_8684 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_8685 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8686 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_8687 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_8688 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_8689 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8690 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_8691 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_8692 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_8693 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8694 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_8695 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_8696 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_8697 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8698 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_8699 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_8700 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_8701 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8702 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_8703 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_8704 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3_8705 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8706 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_8707 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_8708 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_8709 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_8710 ;
  wire N1401;
  wire N1421;
  wire N1441;
  wire N1461;
  wire N1481;
  wire N1501;
  wire N1521;
  wire N1541;
  wire N1561;
  wire N1581;
  wire N1601;
  wire N1621;
  wire N1641;
  wire N1661;
  wire N1681;
  wire N170;
  wire N172;
  wire N174;
  wire N176;
  wire N178;
  wire N180;
  wire N182;
  wire N184;
  wire N186;
  wire N188;
  wire N190;
  wire N192;
  wire N194;
  wire N196;
  wire N198;
  wire N200;
  wire N2021;
  wire N2041;
  wire N2061;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_8746 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_8747 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_8748 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_8749 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_8750 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_8751 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18_8752 ;
  wire N2081;
  wire N2101;
  wire N2121;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8756 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8757 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8758 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8759 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8760 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8761 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8762 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8763 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8764 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8765 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8766 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8767 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8768 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8769 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8770 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8771 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8772 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8773 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8774 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8775 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8776 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8777 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8778 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8779 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8780 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8781 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8782 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8783 ;
  wire N2141;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_8785 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_8786 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_8787 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_8788 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_8790 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_8791 ;
  wire \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o ;
  wire \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1_8793 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12_8794 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o13 ;
  wire N2161;
  wire N2341;
  wire \picorv32/out7 ;
  wire \picorv32/out71_8799 ;
  wire \picorv32/out72_8800 ;
  wire \picorv32/out73_8801 ;
  wire \picorv32/out74_8802 ;
  wire \picorv32/out75_8803 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1_8805 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2_8806 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3_8807 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1_8808 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2_8809 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3_8810 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4_8811 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_8812 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1_8813 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2_8814 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3_8815 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1_8816 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2_8817 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3_8818 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4_8819 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5_8820 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6_8821 ;
  wire base50_clk;
  wire basesoc_uart_phy_rx_busy_glue_set_8874;
  wire basesoc_sdram_cmd_payload_ras_glue_set_8875;
  wire basesoc_uart_tx_pending_glue_set_8876;
  wire basesoc_uart_phy_tx_busy_glue_set_8877;
  wire basesoc_uart_rx_fifo_readable_glue_set_8878;
  wire basesoc_uart_rx_pending_glue_set_8879;
  wire eventsourceprocess1_pending_glue_set_8880;
  wire basesoc_timer0_zero_pending_glue_set_8881;
  wire eventsourceprocess0_pending_glue_set_8882;
  wire eventsourceprocess4_pending_glue_set_8883;
  wire eventsourceprocess2_pending_glue_set_8884;
  wire eventsourceprocess3_pending_glue_set_8885;
  wire spiflash_cs_n1_glue_rst_8886;
  wire spiflash_bus_ack_glue_set_8887;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_8888;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8889;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_8890;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_8891;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8892;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8893;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8894;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_8895;
  wire basesoc_sdram_twtrcon_ready_glue_rst_8896;
  wire basesoc_grant_glue_set_8897;
  wire basesoc_uart_tx_fifo_readable_glue_set_8898;
  wire ddrphy_record0_ras_n_glue_set_8899;
  wire ddrphy_record0_cas_n_glue_set_8900;
  wire ddrphy_record1_ras_n_glue_set_8901;
  wire ddrphy_record0_we_n_glue_set_8902;
  wire ddrphy_record1_cas_n_glue_set_8903;
  wire ddrphy_record1_we_n_glue_set_8904;
  wire serial_tx_glue_rst_8905;
  wire basesoc_sdram_twtrcon_count_0_glue_set_8906;
  wire basesoc_sdram_time1_0_glue_set_8907;
  wire basesoc_sdram_time1_1_glue_set_8908;
  wire basesoc_sdram_time1_2_glue_set_8909;
  wire basesoc_sdram_time1_3_glue_set_8910;
  wire basesoc_sdram_time0_0_glue_set_8911;
  wire basesoc_sdram_time0_1_glue_set_8912;
  wire basesoc_sdram_time0_2_glue_set_8913;
  wire basesoc_sdram_time0_3_glue_set_8914;
  wire basesoc_sdram_time0_4_glue_set_8915;
  wire \picorv32/mem_do_wdata_glue_rst_8916 ;
  wire \picorv32/mem_do_rdata_glue_rst_8917 ;
  wire \picorv32/pcpi_div/running_glue_set_8918 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8919 ;
  wire \Madd_n3906_cy<1>_rt_8920 ;
  wire \Madd_n3906_cy<2>_rt_8921 ;
  wire \Madd_n3906_cy<3>_rt_8922 ;
  wire \Madd_n3906_cy<4>_rt_8923 ;
  wire \Madd_n3906_cy<5>_rt_8924 ;
  wire \Madd_n3906_cy<6>_rt_8925 ;
  wire \Madd_n3906_cy<7>_rt_8926 ;
  wire \Madd_n3906_cy<8>_rt_8927 ;
  wire \Madd_n3906_cy<9>_rt_8928 ;
  wire \Madd_n3906_cy<10>_rt_8929 ;
  wire \Madd_n3906_cy<11>_rt_8930 ;
  wire \Madd_n3906_cy<12>_rt_8931 ;
  wire \Madd_n3906_cy<13>_rt_8932 ;
  wire \Madd_n3906_cy<14>_rt_8933 ;
  wire \Madd_n3906_cy<15>_rt_8934 ;
  wire \Madd_n3906_cy<16>_rt_8935 ;
  wire \Madd_n3906_cy<17>_rt_8936 ;
  wire \Madd_n3906_cy<18>_rt_8937 ;
  wire \Madd_n3906_cy<19>_rt_8938 ;
  wire \Madd_n3906_cy<20>_rt_8939 ;
  wire \Madd_n3906_cy<21>_rt_8940 ;
  wire \Madd_n3906_cy<22>_rt_8941 ;
  wire \Madd_n3906_cy<23>_rt_8942 ;
  wire \Mcount_crg_por_cy<0>_rt_8943 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8944 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8945 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8946 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8947 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8948 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8949 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8950 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8951 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8952 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8953 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8954 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8955 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8956 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8957 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8958 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8959 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8960 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8961 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8962 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8963 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8964 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8965 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8966 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8967 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8968 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8969 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8970 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8971 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8972 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8973 ;
  wire \picorv32/Mcount_count_cycle_cy<62>_rt_8974 ;
  wire \picorv32/Mcount_count_cycle_cy<61>_rt_8975 ;
  wire \picorv32/Mcount_count_cycle_cy<60>_rt_8976 ;
  wire \picorv32/Mcount_count_cycle_cy<59>_rt_8977 ;
  wire \picorv32/Mcount_count_cycle_cy<58>_rt_8978 ;
  wire \picorv32/Mcount_count_cycle_cy<57>_rt_8979 ;
  wire \picorv32/Mcount_count_cycle_cy<56>_rt_8980 ;
  wire \picorv32/Mcount_count_cycle_cy<55>_rt_8981 ;
  wire \picorv32/Mcount_count_cycle_cy<54>_rt_8982 ;
  wire \picorv32/Mcount_count_cycle_cy<53>_rt_8983 ;
  wire \picorv32/Mcount_count_cycle_cy<52>_rt_8984 ;
  wire \picorv32/Mcount_count_cycle_cy<51>_rt_8985 ;
  wire \picorv32/Mcount_count_cycle_cy<50>_rt_8986 ;
  wire \picorv32/Mcount_count_cycle_cy<49>_rt_8987 ;
  wire \picorv32/Mcount_count_cycle_cy<48>_rt_8988 ;
  wire \picorv32/Mcount_count_cycle_cy<47>_rt_8989 ;
  wire \picorv32/Mcount_count_cycle_cy<46>_rt_8990 ;
  wire \picorv32/Mcount_count_cycle_cy<45>_rt_8991 ;
  wire \picorv32/Mcount_count_cycle_cy<44>_rt_8992 ;
  wire \picorv32/Mcount_count_cycle_cy<43>_rt_8993 ;
  wire \picorv32/Mcount_count_cycle_cy<42>_rt_8994 ;
  wire \picorv32/Mcount_count_cycle_cy<41>_rt_8995 ;
  wire \picorv32/Mcount_count_cycle_cy<40>_rt_8996 ;
  wire \picorv32/Mcount_count_cycle_cy<39>_rt_8997 ;
  wire \picorv32/Mcount_count_cycle_cy<38>_rt_8998 ;
  wire \picorv32/Mcount_count_cycle_cy<37>_rt_8999 ;
  wire \picorv32/Mcount_count_cycle_cy<36>_rt_9000 ;
  wire \picorv32/Mcount_count_cycle_cy<35>_rt_9001 ;
  wire \picorv32/Mcount_count_cycle_cy<34>_rt_9002 ;
  wire \picorv32/Mcount_count_cycle_cy<33>_rt_9003 ;
  wire \picorv32/Mcount_count_cycle_cy<32>_rt_9004 ;
  wire \picorv32/Mcount_count_cycle_cy<31>_rt_9005 ;
  wire \picorv32/Mcount_count_cycle_cy<30>_rt_9006 ;
  wire \picorv32/Mcount_count_cycle_cy<29>_rt_9007 ;
  wire \picorv32/Mcount_count_cycle_cy<28>_rt_9008 ;
  wire \picorv32/Mcount_count_cycle_cy<27>_rt_9009 ;
  wire \picorv32/Mcount_count_cycle_cy<26>_rt_9010 ;
  wire \picorv32/Mcount_count_cycle_cy<25>_rt_9011 ;
  wire \picorv32/Mcount_count_cycle_cy<24>_rt_9012 ;
  wire \picorv32/Mcount_count_cycle_cy<23>_rt_9013 ;
  wire \picorv32/Mcount_count_cycle_cy<22>_rt_9014 ;
  wire \picorv32/Mcount_count_cycle_cy<21>_rt_9015 ;
  wire \picorv32/Mcount_count_cycle_cy<20>_rt_9016 ;
  wire \picorv32/Mcount_count_cycle_cy<19>_rt_9017 ;
  wire \picorv32/Mcount_count_cycle_cy<18>_rt_9018 ;
  wire \picorv32/Mcount_count_cycle_cy<17>_rt_9019 ;
  wire \picorv32/Mcount_count_cycle_cy<16>_rt_9020 ;
  wire \picorv32/Mcount_count_cycle_cy<15>_rt_9021 ;
  wire \picorv32/Mcount_count_cycle_cy<14>_rt_9022 ;
  wire \picorv32/Mcount_count_cycle_cy<13>_rt_9023 ;
  wire \picorv32/Mcount_count_cycle_cy<12>_rt_9024 ;
  wire \picorv32/Mcount_count_cycle_cy<11>_rt_9025 ;
  wire \picorv32/Mcount_count_cycle_cy<10>_rt_9026 ;
  wire \picorv32/Mcount_count_cycle_cy<9>_rt_9027 ;
  wire \picorv32/Mcount_count_cycle_cy<8>_rt_9028 ;
  wire \picorv32/Mcount_count_cycle_cy<7>_rt_9029 ;
  wire \picorv32/Mcount_count_cycle_cy<6>_rt_9030 ;
  wire \picorv32/Mcount_count_cycle_cy<5>_rt_9031 ;
  wire \picorv32/Mcount_count_cycle_cy<4>_rt_9032 ;
  wire \picorv32/Mcount_count_cycle_cy<3>_rt_9033 ;
  wire \picorv32/Mcount_count_cycle_cy<2>_rt_9034 ;
  wire \picorv32/Mcount_count_cycle_cy<1>_rt_9035 ;
  wire \picorv32/Mcount_count_instr_cy<62>_rt_9036 ;
  wire \picorv32/Mcount_count_instr_cy<61>_rt_9037 ;
  wire \picorv32/Mcount_count_instr_cy<60>_rt_9038 ;
  wire \picorv32/Mcount_count_instr_cy<59>_rt_9039 ;
  wire \picorv32/Mcount_count_instr_cy<58>_rt_9040 ;
  wire \picorv32/Mcount_count_instr_cy<57>_rt_9041 ;
  wire \picorv32/Mcount_count_instr_cy<56>_rt_9042 ;
  wire \picorv32/Mcount_count_instr_cy<55>_rt_9043 ;
  wire \picorv32/Mcount_count_instr_cy<54>_rt_9044 ;
  wire \picorv32/Mcount_count_instr_cy<53>_rt_9045 ;
  wire \picorv32/Mcount_count_instr_cy<52>_rt_9046 ;
  wire \picorv32/Mcount_count_instr_cy<51>_rt_9047 ;
  wire \picorv32/Mcount_count_instr_cy<50>_rt_9048 ;
  wire \picorv32/Mcount_count_instr_cy<49>_rt_9049 ;
  wire \picorv32/Mcount_count_instr_cy<48>_rt_9050 ;
  wire \picorv32/Mcount_count_instr_cy<47>_rt_9051 ;
  wire \picorv32/Mcount_count_instr_cy<46>_rt_9052 ;
  wire \picorv32/Mcount_count_instr_cy<45>_rt_9053 ;
  wire \picorv32/Mcount_count_instr_cy<44>_rt_9054 ;
  wire \picorv32/Mcount_count_instr_cy<43>_rt_9055 ;
  wire \picorv32/Mcount_count_instr_cy<42>_rt_9056 ;
  wire \picorv32/Mcount_count_instr_cy<41>_rt_9057 ;
  wire \picorv32/Mcount_count_instr_cy<40>_rt_9058 ;
  wire \picorv32/Mcount_count_instr_cy<39>_rt_9059 ;
  wire \picorv32/Mcount_count_instr_cy<38>_rt_9060 ;
  wire \picorv32/Mcount_count_instr_cy<37>_rt_9061 ;
  wire \picorv32/Mcount_count_instr_cy<36>_rt_9062 ;
  wire \picorv32/Mcount_count_instr_cy<35>_rt_9063 ;
  wire \picorv32/Mcount_count_instr_cy<34>_rt_9064 ;
  wire \picorv32/Mcount_count_instr_cy<33>_rt_9065 ;
  wire \picorv32/Mcount_count_instr_cy<32>_rt_9066 ;
  wire \picorv32/Mcount_count_instr_cy<31>_rt_9067 ;
  wire \picorv32/Mcount_count_instr_cy<30>_rt_9068 ;
  wire \picorv32/Mcount_count_instr_cy<29>_rt_9069 ;
  wire \picorv32/Mcount_count_instr_cy<28>_rt_9070 ;
  wire \picorv32/Mcount_count_instr_cy<27>_rt_9071 ;
  wire \picorv32/Mcount_count_instr_cy<26>_rt_9072 ;
  wire \picorv32/Mcount_count_instr_cy<25>_rt_9073 ;
  wire \picorv32/Mcount_count_instr_cy<24>_rt_9074 ;
  wire \picorv32/Mcount_count_instr_cy<23>_rt_9075 ;
  wire \picorv32/Mcount_count_instr_cy<22>_rt_9076 ;
  wire \picorv32/Mcount_count_instr_cy<21>_rt_9077 ;
  wire \picorv32/Mcount_count_instr_cy<20>_rt_9078 ;
  wire \picorv32/Mcount_count_instr_cy<19>_rt_9079 ;
  wire \picorv32/Mcount_count_instr_cy<18>_rt_9080 ;
  wire \picorv32/Mcount_count_instr_cy<17>_rt_9081 ;
  wire \picorv32/Mcount_count_instr_cy<16>_rt_9082 ;
  wire \picorv32/Mcount_count_instr_cy<15>_rt_9083 ;
  wire \picorv32/Mcount_count_instr_cy<14>_rt_9084 ;
  wire \picorv32/Mcount_count_instr_cy<13>_rt_9085 ;
  wire \picorv32/Mcount_count_instr_cy<12>_rt_9086 ;
  wire \picorv32/Mcount_count_instr_cy<11>_rt_9087 ;
  wire \picorv32/Mcount_count_instr_cy<10>_rt_9088 ;
  wire \picorv32/Mcount_count_instr_cy<9>_rt_9089 ;
  wire \picorv32/Mcount_count_instr_cy<8>_rt_9090 ;
  wire \picorv32/Mcount_count_instr_cy<7>_rt_9091 ;
  wire \picorv32/Mcount_count_instr_cy<6>_rt_9092 ;
  wire \picorv32/Mcount_count_instr_cy<5>_rt_9093 ;
  wire \picorv32/Mcount_count_instr_cy<4>_rt_9094 ;
  wire \picorv32/Mcount_count_instr_cy<3>_rt_9095 ;
  wire \picorv32/Mcount_count_instr_cy<2>_rt_9096 ;
  wire \picorv32/Mcount_count_instr_cy<1>_rt_9097 ;
  wire \picorv32/_n1587<2>1 ;
  wire \picorv32/_n1587<3>1_9099 ;
  wire \picorv32/_n1587<4>1 ;
  wire \picorv32/_n1587<5>1 ;
  wire \picorv32/_n1587<6>1 ;
  wire \picorv32/_n1587<7>1 ;
  wire \picorv32/_n1587<8>1 ;
  wire \picorv32/_n1587<9>1 ;
  wire \picorv32/_n1587<10>1 ;
  wire \picorv32/_n1587<11>1 ;
  wire \picorv32/_n1587<12>1 ;
  wire \picorv32/_n1587<13>11_9109 ;
  wire \picorv32/_n1587<14>1 ;
  wire \picorv32/_n1587<15>1 ;
  wire \picorv32/_n1587<16>1 ;
  wire \picorv32/_n1587<17>1 ;
  wire \picorv32/_n1587<18>1 ;
  wire \picorv32/_n1587<19>1 ;
  wire \picorv32/_n1587<20>1 ;
  wire \picorv32/_n1587<21>1 ;
  wire \picorv32/_n1587<22>1 ;
  wire \picorv32/_n1587<23>1 ;
  wire \picorv32/_n1587<24>1 ;
  wire \picorv32/_n1587<25>1 ;
  wire \picorv32/_n1587<26>1 ;
  wire \picorv32/_n1587<27>1 ;
  wire \picorv32/_n1587<28>1_9124 ;
  wire \picorv32/_n1587<29>1_9125 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9126 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9127 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9128 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9129 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9130 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9131 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9132 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9133 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9134 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9135 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9136 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9137 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9138 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9139 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9140 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9141 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9142 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9143 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9144 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9145 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9146 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9147 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9148 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9149 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9150 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9151 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9152 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9153 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9154 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9155 ;
  wire \picorv32/Mcount_count_cycle_xor<63>_rt_9156 ;
  wire \picorv32/Mcount_count_instr_xor<63>_rt_9157 ;
  wire \picorv32/_n1587<1>1 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_9159 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_9160 ;
  wire N236;
  wire N238;
  wire N246;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire N256;
  wire N258;
  wire N260;
  wire N262;
  wire N264;
  wire N2661;
  wire N2681;
  wire N2701;
  wire N2721;
  wire N2781;
  wire N2801;
  wire N2821;
  wire N2841;
  wire N2881;
  wire N2901;
  wire N3501;
  wire N3541;
  wire N3581;
  wire N364;
  wire N373;
  wire N374;
  wire N375;
  wire N376;
  wire N377;
  wire N378;
  wire N379;
  wire N380;
  wire N3811;
  wire N382;
  wire N383;
  wire N384;
  wire N385;
  wire N386;
  wire N387;
  wire N388;
  wire N389;
  wire N390;
  wire N391;
  wire N392;
  wire N393;
  wire N3941;
  wire N3951;
  wire N3961;
  wire N4041;
  wire N4061;
  wire N4081;
  wire N4101;
  wire N4121;
  wire N4141;
  wire N4161;
  wire N4181;
  wire N4241;
  wire N442;
  wire N443;
  wire N444;
  wire N445;
  wire N446;
  wire N447;
  wire N448;
  wire N449;
  wire N450;
  wire N451;
  wire N452;
  wire N453;
  wire N454;
  wire N455;
  wire N456;
  wire spiflash_miso1_rstpot_9235;
  wire spiflash_clk1_rstpot_9236;
  wire basesoc_bus_wishbone_ack_rstpot_9237;
  wire basesoc_timer0_eventmanager_storage_full_rstpot_9238;
  wire spiflash_bitbang_en_storage_full_rstpot_9239;
  wire basesoc_timer0_en_storage_full_rstpot_9240;
  wire \picorv32/pcpi_valid_rstpot_9241 ;
  wire \picorv32/pcpi_mul/mul_waiting_rstpot_9242 ;
  wire basesoc_sram_bus_ack_rstpot_9243;
  wire basesoc_interface_we_rstpot_9244;
  wire ddrphy_phase_sel_rstpot_9245;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_9246 ;
  wire \picorv32/pcpi_mul/pcpi_wr_rstpot ;
  wire \picorv32/pcpi_div/pcpi_wait_q_rstpot_9248 ;
  wire \picorv32/pcpi_div/pcpi_wait_rstpot_9249 ;
  wire \picorv32/pcpi_div/outsign_rstpot_9250 ;
  wire \picorv32/mem_valid_rstpot1_9251 ;
  wire \picorv32/mem_instr_rstpot1_9252 ;
  wire N4741;
  wire N4761;
  wire N4781;
  wire N4791;
  wire N490;
  wire N491;
  wire N493;
  wire N494;
  wire N496;
  wire N497;
  wire N499;
  wire N500;
  wire N502;
  wire N504;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_9269;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_9270;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_9271;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot;
  wire N506;
  wire N519;
  wire N520;
  wire N522;
  wire N523;
  wire N525;
  wire N526;
  wire N5281;
  wire N5291;
  wire N5311;
  wire N5321;
  wire N5341;
  wire N5351;
  wire N5431;
  wire N5481;
  wire N5491;
  wire N5511;
  wire N5521;
  wire N563;
  wire N565;
  wire N567;
  wire N569;
  wire N571;
  wire N572;
  wire N574;
  wire N575;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9300;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9301;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot_9302;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9303;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot_9304;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot_9305;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9306;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9307;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot_9308;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot_9310;
  wire N586;
  wire N587;
  wire N588;
  wire N590;
  wire N5911;
  wire N5921;
  wire N5941;
  wire N5951;
  wire N5971;
  wire N6001;
  wire N6031;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot_9322;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot_9323;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot_9324;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot_9325;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot_9326;
  wire N6061;
  wire N6081;
  wire N6101;
  wire N6121;
  wire N6141;
  wire N6161;
  wire N6171;
  wire N652;
  wire N654;
  wire N6561;
  wire N6581;
  wire N6601;
  wire N6621;
  wire N6641;
  wire N6651;
  wire N6671;
  wire N6681;
  wire N6701;
  wire N6711;
  wire N6731;
  wire N6741;
  wire N6831;
  wire N6851;
  wire N6861;
  wire N691;
  wire N693;
  wire N704;
  wire N706;
  wire N708;
  wire N710;
  wire N712;
  wire N714;
  wire N716;
  wire N7221;
  wire N7231;
  wire N7241;
  wire N7261;
  wire N7271;
  wire N7281;
  wire N7301;
  wire N7311;
  wire N7321;
  wire N7351;
  wire N7371;
  wire N751;
  wire N755;
  wire N757;
  wire N759;
  wire N760;
  wire N762;
  wire N764;
  wire N766;
  wire N767;
  wire N769;
  wire N770;
  wire N772;
  wire N774;
  wire N776;
  wire N777;
  wire N779;
  wire N780;
  wire N782;
  wire N784;
  wire N785;
  wire N787;
  wire N789;
  wire N791;
  wire N793;
  wire N795;
  wire N797;
  wire N799;
  wire N8011;
  wire N8211;
  wire N827;
  wire N834;
  wire N849;
  wire N850;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot_9404;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot_9405;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot_9406;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot_9407;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot_9408;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot_9409;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot_9410;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot_9411;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot_9412;
  wire N852;
  wire N853;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot_9415;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot_9416;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot_9417;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot_9418;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot_9419;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot_9420;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot_9421;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot_9422;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot_9423;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot_9424;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot_9425;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot_9426;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot_9427;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot_9428;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot_9429;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot_9430;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot_9431;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_rstpot_9432;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot_9433;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot_9434;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot_9435;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot_9436;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot_9437;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot_9438;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot_9439;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot_9440;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot_9441;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot_9442;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot_9443;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot_9444;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot_9445;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_rstpot_9446;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot_9447;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot_9448;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot_9449;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot_9450;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot_9451;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot_9452;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot_9453;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot_9454;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot_9455;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot_9456;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot_9457;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot_9458;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot_9459;
  wire N855;
  wire N856;
  wire N857;
  wire N859;
  wire N860;
  wire N8611;
  wire N863;
  wire N864;
  wire N865;
  wire N879;
  wire N880;
  wire N882;
  wire N883;
  wire N886;
  wire N889;
  wire N892;
  wire N895;
  wire N898;
  wire N901;
  wire N903;
  wire N904;
  wire N906;
  wire N907;
  wire N915;
  wire N916;
  wire N918;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9486;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9487;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9488;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9489;
  wire basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut_9490;
  wire \basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_l1 ;
  wire basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1_9492;
  wire N9211;
  wire Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9494;
  wire Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9495;
  wire Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9496;
  wire Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9497;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N946;
  wire N947;
  wire N948;
  wire N949;
  wire N950;
  wire N951;
  wire N952;
  wire N953;
  wire N954;
  wire N955;
  wire N956;
  wire N957;
  wire N958;
  wire N959;
  wire N960;
  wire N961;
  wire N962;
  wire N963;
  wire N964;
  wire N965;
  wire N966;
  wire N967;
  wire N968;
  wire N969;
  wire N970;
  wire N971;
  wire N972;
  wire N973;
  wire N974;
  wire N975;
  wire N976;
  wire N977;
  wire N978;
  wire N979;
  wire N980;
  wire N9811;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N10011;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire N1010;
  wire N1011;
  wire N1012;
  wire N1013;
  wire N1014;
  wire N1015;
  wire N1016;
  wire N1017;
  wire N1018;
  wire N1019;
  wire N1020;
  wire N1021;
  wire N1022;
  wire N1023;
  wire N1024;
  wire N1025;
  wire N1026;
  wire N1027;
  wire N1028;
  wire N1029;
  wire N1030;
  wire N1031;
  wire N1032;
  wire N1033;
  wire N1034;
  wire N1035;
  wire N1036;
  wire N1037;
  wire N1038;
  wire N1039;
  wire N1040;
  wire N1041;
  wire N1042;
  wire N1043;
  wire N1044;
  wire N1045;
  wire N1046;
  wire N1047;
  wire N1048;
  wire N1049;
  wire N1050;
  wire N1051;
  wire N1052;
  wire N1053;
  wire N1054;
  wire N1055;
  wire N1056;
  wire N1057;
  wire N1058;
  wire N1059;
  wire N1060;
  wire N10611;
  wire N1062;
  wire ddrphy_record0_cke_BRB0_9636;
  wire ddrphy_record0_cke_BRB1_9637;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9639;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9640;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9641;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9642;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9643;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9644;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9645;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9646;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9647;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9648;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9649;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9650;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9651;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9652;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9653;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9654;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9656;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9657;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9658;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9659;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9660;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9661;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9662;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9663;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9664;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9665;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9666;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9667;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9668;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9669;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9670;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9671;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9673;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9674;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9675;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9676;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9677;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9678;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9679;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9680;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9681;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9682;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9683;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9684;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9685;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9686;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9687;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9688;
  wire basesoc_sdram_twtrcon_count_1_BRB0_9689;
  wire basesoc_sdram_twtrcon_count_1_BRB1_9690;
  wire basesoc_sdram_twtrcon_count_1_BRB2_9691;
  wire basesoc_sdram_twtrcon_count_1_BRB3_9692;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9693 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9694 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9695 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9696 ;
  wire ddrphy_rddata_sr_4_BRB2_9697;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9698;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9699;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9700;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9701;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4_9702;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9703;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9704;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9705;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9706;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4_9707;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9708;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9709;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9710;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9711;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4_9712;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9713;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9714;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9715;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9716;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4_9717;
  wire \picorv32/decoder_pseudo_trigger_BRB0_9718 ;
  wire \picorv32/decoder_pseudo_trigger_BRB1_9719 ;
  wire \picorv32/decoder_pseudo_trigger_BRB2_9720 ;
  wire \picorv32/decoder_pseudo_trigger_BRB3_9721 ;
  wire \picorv32/decoder_pseudo_trigger_BRB4_9722 ;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9723;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9724;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9725;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9726;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4_9727;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9728;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9729;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9730;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9731;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4_9732;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9733;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9734;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9735;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9736;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4_9737;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9738;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9739;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9740;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9741;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4_9742;
  wire new_master_wdata_ready_BRB0_9743;
  wire new_master_wdata_ready_BRB1_9744;
  wire new_master_wdata_ready_BRB2_9745;
  wire new_master_wdata_ready_BRB3_9746;
  wire new_master_wdata_ready_BRB4_9747;
  wire new_master_wdata_ready_BRB5_9748;
  wire new_master_rdata_valid0_BRB0_9749;
  wire new_master_rdata_valid0_BRB1_9750;
  wire N1203;
  wire new_master_rdata_valid0_BRB3_9752;
  wire new_master_rdata_valid0_BRB4_9753;
  wire new_master_rdata_valid0_BRB5_9754;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB2_9755;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB3_9756;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB4_9757;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB5_9758;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB1_9759;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB2_9760;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB3_9761;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB4_9762;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB5_9763;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9764;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1_9765;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9766;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9767;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9768;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1_9769;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9770;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9771;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9772;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1_9773;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9774;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9775;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9776;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1_9777;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9778;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9779;
  wire \picorv32/cpu_state_FSM_FFd2_BRB1_9780 ;
  wire \picorv32/cpu_state_FSM_FFd2_BRB5_9781 ;
  wire \picorv32/cpu_state_FSM_FFd1_BRB5_9782 ;
  wire \picorv32/cpu_state_FSM_FFd4_BRB3_9783 ;
  wire \picorv32/cpu_state_FSM_FFd4_BRB4_9784 ;
  wire \picorv32/cpu_state_FSM_FFd4_BRB5_9785 ;
  wire \picorv32/mem_state_1_BRB0_9786 ;
  wire \picorv32/mem_state_1_BRB1_9787 ;
  wire \picorv32/mem_state_1_BRB2_9788 ;
  wire \picorv32/mem_state_1_BRB3_9789 ;
  wire \picorv32/mem_state_1_BRB4_9790 ;
  wire \picorv32/mem_state_1_BRB5_9791 ;
  wire \picorv32/decoder_trigger_BRB0_9792 ;
  wire \picorv32/decoder_trigger_BRB2_9793 ;
  wire \picorv32/decoder_trigger_BRB3_9794 ;
  wire \picorv32/decoder_trigger_BRB4_9795 ;
  wire \picorv32/is_alu_reg_imm_BRB0_9796 ;
  wire \picorv32/is_alu_reg_imm_BRB1_9797 ;
  wire \picorv32/is_alu_reg_imm_BRB2_9798 ;
  wire \picorv32/is_alu_reg_imm_BRB3_9799 ;
  wire \picorv32/is_alu_reg_imm_BRB4_9800 ;
  wire \picorv32/is_alu_reg_imm_BRB5_9801 ;
  wire \picorv32/reg_op1_30_BRB0_9802 ;
  wire \picorv32/reg_op1_30_BRB1_9803 ;
  wire \picorv32/reg_op1_30_BRB2_9804 ;
  wire \picorv32/reg_op1_30_BRB3_9805 ;
  wire \picorv32/reg_op1_30_BRB4_9806 ;
  wire \picorv32/reg_op1_30_BRB5_9807 ;
  wire \picorv32/mem_wordsize_1_BRB1_9808 ;
  wire \picorv32/mem_wordsize_1_BRB2_9809 ;
  wire \picorv32/mem_wordsize_1_BRB3_9810 ;
  wire \picorv32/mem_wordsize_1_BRB4_9811 ;
  wire \picorv32/mem_wordsize_1_BRB5_9812 ;
  wire \picorv32/mem_wordsize_0_BRB1_9813 ;
  wire \picorv32/mem_wordsize_0_BRB2_9814 ;
  wire \picorv32/mem_wordsize_0_BRB3_9815 ;
  wire \picorv32/mem_wordsize_0_BRB4_9816 ;
  wire \picorv32/mem_wordsize_0_BRB5_9817 ;
  wire \picorv32/is_alu_reg_reg_BRB4_9818 ;
  wire \picorv32/is_alu_reg_reg_BRB5_9819 ;
  wire \picorv32/is_sb_sh_sw_BRB4_9820 ;
  wire \picorv32/latched_is_lb_BRB0_9821 ;
  wire \picorv32/latched_is_lb_BRB1_9822 ;
  wire \picorv32/latched_is_lb_BRB2_9823 ;
  wire \picorv32/latched_is_lb_BRB3_9824 ;
  wire \picorv32/latched_is_lb_BRB4_9825 ;
  wire \picorv32/latched_is_lb_BRB5_9826 ;
  wire \picorv32/latched_is_lh_BRB1_9827 ;
  wire \picorv32/latched_is_lh_BRB3_9828 ;
  wire \picorv32/latched_is_lh_BRB4_9829 ;
  wire \picorv32/latched_is_lh_BRB5_9830 ;
  wire \picorv32/latched_is_lu_BRB1_9831 ;
  wire \picorv32/latched_is_lu_BRB3_9832 ;
  wire \picorv32/latched_is_lu_BRB4_9833 ;
  wire \picorv32/latched_is_lu_BRB5_9834 ;
  wire \picorv32/mem_do_wdata_BRB2_9835 ;
  wire \picorv32/mem_do_wdata_BRB5_9836 ;
  wire \picorv32/mem_do_rdata_BRB2_9837 ;
  wire \picorv32/mem_do_rdata_BRB5_9838 ;
  wire \picorv32/mem_do_rinst_BRB2_9839 ;
  wire \picorv32/mem_do_rinst_BRB3_9840 ;
  wire N1343;
  wire \picorv32/mem_do_rinst_BRB5_9842 ;
  wire \picorv32/mem_do_prefetch_BRB2_9843 ;
  wire \picorv32/mem_do_prefetch_BRB3_9844 ;
  wire \picorv32/mem_do_prefetch_BRB4_9845 ;
  wire \picorv32/reg_op1_31_BRB0_9846 ;
  wire \picorv32/reg_op1_31_BRB2_9847 ;
  wire \picorv32/reg_op1_31_BRB3_9848 ;
  wire \picorv32/reg_op1_31_BRB4_9849 ;
  wire \picorv32/reg_op1_31_BRB5_9850 ;
  wire \picorv32/decoded_rs1_5_BRB0_9851 ;
  wire \picorv32/decoded_rs1_5_BRB1_9852 ;
  wire multiplexer_state_FSM_FFd1_BRB0_9853;
  wire multiplexer_state_FSM_FFd1_BRB1_9854;
  wire multiplexer_state_FSM_FFd1_BRB2_9855;
  wire multiplexer_state_FSM_FFd1_BRB3_9856;
  wire multiplexer_state_FSM_FFd1_BRB4_9857;
  wire multiplexer_state_FSM_FFd1_BRB5_9858;
  wire \picorv32/reg_op1_29_BRB0_9859 ;
  wire \picorv32/reg_op1_29_BRB2_9860 ;
  wire \picorv32/reg_op1_29_BRB5_9861 ;
  wire \picorv32/reg_op1_28_BRB0_9862 ;
  wire \picorv32/reg_op1_28_BRB2_9863 ;
  wire \picorv32/reg_op1_28_BRB5_9864 ;
  wire \picorv32/reg_op1_27_BRB0_9865 ;
  wire \picorv32/reg_op1_27_BRB2_9866 ;
  wire \picorv32/reg_op1_27_BRB5_9867 ;
  wire \picorv32/reg_op1_26_BRB0_9868 ;
  wire \picorv32/reg_op1_26_BRB2_9869 ;
  wire \picorv32/reg_op1_26_BRB5_9870 ;
  wire \picorv32/reg_op1_25_BRB0_9871 ;
  wire \picorv32/reg_op1_25_BRB2_9872 ;
  wire \picorv32/reg_op1_25_BRB5_9873 ;
  wire \picorv32/reg_op1_24_BRB0_9874 ;
  wire \picorv32/reg_op1_24_BRB2_9875 ;
  wire \picorv32/reg_op1_24_BRB5_9876 ;
  wire \picorv32/reg_op1_23_BRB0_9877 ;
  wire \picorv32/reg_op1_23_BRB2_9878 ;
  wire \picorv32/reg_op1_23_BRB5_9879 ;
  wire \picorv32/reg_op1_22_BRB0_9880 ;
  wire \picorv32/reg_op1_22_BRB2_9881 ;
  wire \picorv32/reg_op1_22_BRB5_9882 ;
  wire \picorv32/reg_op1_21_BRB0_9883 ;
  wire \picorv32/reg_op1_21_BRB2_9884 ;
  wire \picorv32/reg_op1_21_BRB5_9885 ;
  wire \picorv32/reg_op1_20_BRB0_9886 ;
  wire \picorv32/reg_op1_20_BRB2_9887 ;
  wire \picorv32/reg_op1_20_BRB5_9888 ;
  wire \picorv32/reg_op1_19_BRB0_9889 ;
  wire \picorv32/reg_op1_19_BRB2_9890 ;
  wire \picorv32/reg_op1_19_BRB5_9891 ;
  wire \picorv32/reg_op1_18_BRB0_9892 ;
  wire \picorv32/reg_op1_18_BRB2_9893 ;
  wire \picorv32/reg_op1_18_BRB5_9894 ;
  wire \picorv32/reg_op1_17_BRB0_9895 ;
  wire \picorv32/reg_op1_17_BRB2_9896 ;
  wire \picorv32/reg_op1_17_BRB5_9897 ;
  wire \picorv32/reg_op1_16_BRB0_9898 ;
  wire \picorv32/reg_op1_16_BRB2_9899 ;
  wire \picorv32/reg_op1_16_BRB5_9900 ;
  wire \picorv32/reg_op1_15_BRB0_9901 ;
  wire \picorv32/reg_op1_15_BRB2_9902 ;
  wire \picorv32/reg_op1_15_BRB5_9903 ;
  wire \picorv32/reg_op1_14_BRB0_9904 ;
  wire \picorv32/reg_op1_14_BRB2_9905 ;
  wire \picorv32/reg_op1_14_BRB5_9906 ;
  wire \picorv32/reg_op1_13_BRB0_9907 ;
  wire \picorv32/reg_op1_13_BRB2_9908 ;
  wire \picorv32/reg_op1_13_BRB5_9909 ;
  wire \picorv32/reg_op1_12_BRB0_9910 ;
  wire \picorv32/reg_op1_12_BRB2_9911 ;
  wire \picorv32/reg_op1_12_BRB5_9912 ;
  wire \picorv32/reg_op1_11_BRB0_9913 ;
  wire \picorv32/reg_op1_11_BRB2_9914 ;
  wire \picorv32/reg_op1_11_BRB5_9915 ;
  wire \picorv32/reg_op1_10_BRB0_9916 ;
  wire \picorv32/reg_op1_10_BRB2_9917 ;
  wire \picorv32/reg_op1_10_BRB5_9918 ;
  wire \picorv32/reg_op1_9_BRB0_9919 ;
  wire \picorv32/reg_op1_9_BRB2_9920 ;
  wire \picorv32/reg_op1_9_BRB5_9921 ;
  wire \picorv32/reg_op1_8_BRB0_9922 ;
  wire \picorv32/reg_op1_8_BRB2_9923 ;
  wire \picorv32/reg_op1_8_BRB5_9924 ;
  wire \picorv32/is_compare_BRB0_9925 ;
  wire \picorv32/is_compare_BRB2_9926 ;
  wire \picorv32/is_compare_BRB3_9927 ;
  wire \picorv32/is_compare_BRB4_9928 ;
  wire \picorv32/is_compare_BRB5_9929 ;
  wire \picorv32/reg_op1_7_BRB0_9930 ;
  wire \picorv32/reg_op1_7_BRB2_9931 ;
  wire \picorv32/reg_op1_7_BRB5_9932 ;
  wire \picorv32/reg_op1_6_BRB0_9933 ;
  wire \picorv32/reg_op1_6_BRB2_9934 ;
  wire \picorv32/reg_op1_6_BRB5_9935 ;
  wire \picorv32/reg_op1_5_BRB0_9936 ;
  wire \picorv32/reg_op1_5_BRB2_9937 ;
  wire \picorv32/reg_op1_5_BRB5_9938 ;
  wire \picorv32/reg_op1_4_BRB0_9939 ;
  wire \picorv32/reg_op1_4_BRB2_9940 ;
  wire \picorv32/reg_op1_4_BRB5_9941 ;
  wire \picorv32/reg_op1_3_BRB0_9942 ;
  wire \picorv32/reg_op1_3_BRB2_9943 ;
  wire \picorv32/reg_op1_3_BRB5_9944 ;
  wire \picorv32/reg_op1_2_BRB0_9945 ;
  wire \picorv32/reg_op1_2_BRB2_9946 ;
  wire \picorv32/reg_op1_2_BRB5_9947 ;
  wire \picorv32/reg_op1_1_BRB0_9948 ;
  wire \picorv32/reg_op1_1_BRB2_9949 ;
  wire \picorv32/reg_op1_1_BRB5_9950 ;
  wire \picorv32/reg_op1_0_BRB0_9951 ;
  wire \picorv32/reg_op1_0_BRB2_9952 ;
  wire \picorv32/reg_op1_0_BRB5_9953 ;
  wire ddrphy_rddata_sr_3_BRB2_9954;
  wire new_master_rdata_valid0_BRB6_9955;
  wire new_master_rdata_valid0_BRB7_9956;
  wire new_master_rdata_valid0_BRB8_9957;
  wire new_master_rdata_valid0_BRB9_9958;
  wire new_master_rdata_valid0_BRB10_9959;
  wire \picorv32/cpu_state_FSM_FFd5_BRB2_9960 ;
  wire \picorv32/cpu_state_FSM_FFd5_BRB3_9961 ;
  wire \picorv32/cpu_state_FSM_FFd5_BRB4_9962 ;
  wire \picorv32/cpu_state_FSM_FFd5_BRB5_9963 ;
  wire \picorv32/do_waitirq_BRB0_9964 ;
  wire \picorv32/do_waitirq_BRB2_9965 ;
  wire \picorv32/do_waitirq_BRB3_9966 ;
  wire \picorv32/do_waitirq_BRB4_9967 ;
  wire \picorv32/do_waitirq_BRB5_9968 ;
  wire \picorv32/mem_do_rinst_BRB0_9969 ;
  wire \picorv32/mem_do_rinst_BRB7_9970 ;
  wire \picorv32/mem_do_rinst_BRB8_9971 ;
  wire ddrphy_rddata_sr_2_BRB2_9972;
  wire N1626;
  wire ddrphy_rddata_sr_1_BRB0_9974;
  wire ddrphy_rddata_sr_1_BRB1_9975;
  wire ddrphy_rddata_sr_1_BRB2_9976;
  wire ddrphy_rddata_sr_1_BRB3_9977;
  wire ddrphy_rddata_sr_1_BRB4_9978;
  wire ddrphy_rddata_sr_2_BRB5_9979;
  wire ddrphy_rddata_sr_2_BRB6_9980;
  wire ddrphy_rddata_sr_2_BRB7_9981;
  wire ddrphy_rddata_sr_2_BRB8_9982;
  wire ddrphy_rddata_sr_2_BRB9_9983;
  wire ddrphy_rddata_sr_2_BRB10_9984;
  wire \picorv32/_n1587<2>11_9985 ;
  wire \picorv32/_n1587<4>11_9986 ;
  wire \picorv32/_n1587<5>11_9987 ;
  wire \picorv32/_n1587<6>11_9988 ;
  wire \picorv32/_n1587<7>11_9989 ;
  wire \picorv32/_n1587<8>11_9990 ;
  wire \picorv32/_n1587<9>11_9991 ;
  wire \picorv32/_n1587<10>11_9992 ;
  wire \picorv32/_n1587<11>11_9993 ;
  wire \picorv32/_n1587<12>11_9994 ;
  wire \picorv32/_n1587<14>11_9995 ;
  wire \picorv32/_n1587<15>11_9996 ;
  wire \picorv32/_n1587<16>11_9997 ;
  wire \picorv32/_n1587<17>11_9998 ;
  wire \picorv32/_n1587<18>11_9999 ;
  wire \picorv32/_n1587<19>11_10000 ;
  wire \picorv32/_n1587<20>11_10001 ;
  wire \picorv32/_n1587<21>11_10002 ;
  wire \picorv32/_n1587<22>11_10003 ;
  wire \picorv32/_n1587<23>11_10004 ;
  wire \picorv32/_n1587<24>11_10005 ;
  wire \picorv32/_n1587<25>11_10006 ;
  wire \picorv32/_n1587<26>11_10007 ;
  wire \picorv32/_n1587<27>11_10008 ;
  wire \picorv32/_n1587<1>11_10009 ;
  wire N1644;
  wire N1645;
  wire N1646;
  wire N1647;
  wire N1648;
  wire N1649;
  wire N1650;
  wire N1651;
  wire N1660;
  wire N16611;
  wire N1662;
  wire N1663;
  wire N1664;
  wire N1665;
  wire N1667;
  wire N1668;
  wire N1669;
  wire N1670;
  wire N1671;
  wire N1672;
  wire N1673;
  wire N1674;
  wire N1675;
  wire N1676;
  wire N1677;
  wire N1678;
  wire N1680;
  wire N1682;
  wire N1684;
  wire N1686;
  wire N1688;
  wire N1690;
  wire N1692;
  wire N1694;
  wire N1696;
  wire N1698;
  wire N1700;
  wire N1702;
  wire N1704;
  wire N1706;
  wire N1708;
  wire N1710;
  wire N1712;
  wire N1714;
  wire N1716;
  wire N1718;
  wire N1720;
  wire N1722;
  wire N1724;
  wire N1726;
  wire N1728;
  wire N1730;
  wire N1732;
  wire N1734;
  wire N1736;
  wire N1738;
  wire N1740;
  wire N1742;
  wire \picorv32/Mcompar_alu_ltu_cy<15>_lut_10068 ;
  wire \picorv32/Mcompar_alu_ltu_cy<14>_l1 ;
  wire \picorv32/Mcompar_alu_ltu_cy<15>_lut1_10070 ;
  wire \picorv32/_n13091_lut_10071 ;
  wire basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o_l1;
  wire \picorv32/_n13091_lut1_10073 ;
  wire N1744;
  wire N1745;
  wire N1746;
  wire N1747;
  wire N1748;
  wire N1749;
  wire N1750;
  wire N1751;
  wire N1753;
  wire N1754;
  wire N1755;
  wire N1757;
  wire N1759;
  wire N1761;
  wire N1763;
  wire N1765;
  wire N1767;
  wire N1771;
  wire N1773;
  wire N1775;
  wire N1777;
  wire N1779;
  wire N1781;
  wire N1783;
  wire N1785;
  wire N1787;
  wire N1789;
  wire N1791;
  wire N1793;
  wire N1795;
  wire N1797;
  wire N1799;
  wire N1801;
  wire N1803;
  wire N1805;
  wire N1807;
  wire N1817;
  wire N1819;
  wire basesoc_interface_adr_0_1_10112;
  wire basesoc_interface_adr_1_1_10113;
  wire basesoc_interface_adr_1_2_10114;
  wire basesoc_interface_adr_2_1_10115;
  wire basesoc_interface_adr_0_2_10116;
  wire basesoc_interface_adr_3_1_10117;
  wire basesoc_interface_adr_4_1_10118;
  wire basesoc_interface_adr_5_1_10119;
  wire \basesoc_csrbankarray_csrbank3_sel<13>1_10120 ;
  wire \multiplexer_state_FSM_FFd1-In_10121 ;
  wire \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_10122 ;
  wire \basesoc_done<19>4_10123 ;
  wire \picorv32/out195_10124 ;
  wire basesoc_interface_adr_2_2_10125;
  wire basesoc_interface_adr_0_3_10126;
  wire basesoc_interface_adr_1_3_10127;
  wire \picorv32/instr_timer_1_10128 ;
  wire basesoc_interface_adr_3_2_10129;
  wire \picorv32/instr_slli_1_10130 ;
  wire \picorv32/instr_sll_1_10131 ;
  wire basesoc_interface_adr_5_2_10132;
  wire basesoc_interface_adr_4_2_10133;
  wire \picorv32/instr_setq_1_10134 ;
  wire \picorv32/instr_getq_1_10135 ;
  wire bankmachine0_state_FSM_FFd2_1_10136;
  wire bankmachine0_state_FSM_FFd3_1_10137;
  wire bankmachine1_state_FSM_FFd2_1_10138;
  wire bankmachine1_state_FSM_FFd3_1_10139;
  wire sys_rst_INV_439_o1;
  wire \picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 ;
  wire basesoc_interface_we_1_10142;
  wire bankmachine2_state_FSM_FFd2_1_10143;
  wire bankmachine2_state_FSM_FFd3_1_10144;
  wire bankmachine3_state_FSM_FFd2_1_10145;
  wire bankmachine3_state_FSM_FFd3_1_10146;
  wire basesoc_interface_adr_12_1_10147;
  wire refresher_state_FSM_FFd2_1_10148;
  wire basesoc_sdram_generator_done_1_10149;
  wire basesoc_sdram_generator_done_2_10150;
  wire refresher_state_FSM_FFd2_2_10151;
  wire N1821;
  wire N1822;
  wire \picorv32/Mshreg_latched_is_lu_BRB3_10154 ;
  wire Mshreg_ddrphy_r_dfi_wrdata_en_1_10155;
  wire Mshreg_new_master_rdata_valid5_10156;
  wire new_master_rdata_valid51_10157;
  wire Mshreg_ddrphy_rddata_sr_1_BRB3_10158;
  wire Mshreg_ddrphy_rddata_sr_1_BRB0_10159;
  wire ddrphy_rddata_sr_1_BRB01_10160;
  wire Mshreg_ddrphy_rddata_sr_1_BRB1_10161;
  wire Mshreg_ddrphy_rddata_sr_2_BRB7_10162;
  wire Mshreg_ddrphy_rddata_sr_2_BRB5_10163;
  wire Mshreg_ddrphy_rddata_sr_2_BRB6_10164;
  wire Mshreg_ddrphy_rddata_sr_2_BRB10_10165;
  wire Mshreg_ddrphy_rddata_sr_2_BRB8_10166;
  wire Mshreg_ddrphy_rddata_sr_2_BRB9_10167;
  wire sys_rst_shift1_10168;
  wire sys_rst_shift2_10169;
  wire sys_rst_shift3_10170;
  wire sys_rst_shift4_10171;
  wire ddrphy_rddata_sr_1_BRB011_10172;
  wire new_master_rdata_valid511_10173;
  wire NLW_FDPE_5_Q_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED;
  wire NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED;
  wire NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED;
  wire NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED;
  wire \NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mshreg_latched_is_lu_BRB3_Q15_UNCONNECTED ;
  wire NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire [7 : 0] switches;
  wire [19 : 0] waittimer0_count;
  wire [19 : 0] waittimer1_count;
  wire [19 : 0] waittimer2_count;
  wire [19 : 0] waittimer3_count;
  wire [19 : 0] waittimer4_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] xilinxmultiregimpl1_regs0;
  wire [7 : 0] basesoc_uart_phy_rx_reg;
  wire [7 : 0] xilinxmultiregimpl1_regs1;
  wire [7 : 0] basesoc_uart_phy_source_payload_data;
  wire [15 : 0] ddrphy_dq_o;
  wire [15 : 0] ddrphy_dq_t;
  wire [31 : 0] ddrphy_record0_rddata;
  wire [31 : 0] ddrphy_record1_rddata;
  wire [1 : 0] ddrphy_dqs_o;
  wire [1 : 0] ddrphy_dqs_t;
  wire [12 : 0] ddrphy_record0_address;
  wire [1 : 0] ddrphy_record0_bank;
  wire [12 : 0] ddrphy_record1_address;
  wire [1 : 0] ddrphy_record1_bank;
  wire [1 : 1] ddrphy_r_dfi_wrdata_en;
  wire [31 : 2] \picorv32/mem_addr ;
  wire [31 : 0] \picorv32/mem_wdata ;
  wire [3 : 0] \picorv32/mem_wstrb ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n4049;
  wire [7 : 0] _n4050;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] _n4075;
  wire [2 : 0] memadr_1;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_tx;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_rx;
  wire [31 : 0] basesoc_timer0_value;
  wire [31 : 0] spiflash_sr;
  wire [15 : 0] ddrphy_record2_wrdata;
  wire [0 : 0] ddrphy_record2_wrdata_mask;
  wire [31 : 0] ddrphy_record3_wrdata;
  wire [1 : 0] ddrphy_rddata_sr;
  wire [1 : 0] basesoc_sdram_dfi_p0_bank;
  wire [12 : 0] basesoc_sdram_dfi_p0_address;
  wire [1 : 0] basesoc_sdram_dfi_p1_bank;
  wire [12 : 0] basesoc_sdram_dfi_p1_address;
  wire [3 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [9 : 0] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [7 : 0] basesoc_uart_phy_tx_reg;
  wire [3 : 0] basesoc_uart_phy_tx_bitcount;
  wire [3 : 0] basesoc_uart_phy_rx_bitcount;
  wire [4 : 0] basesoc_uart_tx_fifo_level0;
  wire [4 : 0] basesoc_uart_rx_fifo_level0;
  wire [31 : 0] basesoc_timer0_value_status;
  wire [56 : 0] dna_status;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [12 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [7 : 0] leds_storage_full;
  wire [4 : 0] eventmanager_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] basesoc_uart_eventmanager_storage_full;
  wire [7 : 0] basesoc_uart_phy_storage_full;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [1 : 0] basesoc_sdram_twtrcon_count;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_timer0_load_storage_full;
  wire [7 : 0] basesoc_timer0_reload_storage_full;
  wire [15 : 0] ddrphy_dq_i;
  wire [12 : 0] array_muxed0;
  wire [1 : 0] array_muxed1;
  wire [12 : 0] array_muxed7;
  wire [12 : 0] array_muxed14;
  wire [1 : 0] basesoc_sdram_master_p0_bank;
  wire [12 : 0] basesoc_sdram_master_p0_address;
  wire [1 : 0] basesoc_sdram_master_p1_bank;
  wire [12 : 0] basesoc_sdram_master_p1_address;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [1 : 0] array_muxed13;
  wire [1 : 0] array_muxed6;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [3 : 0] basesoc_slave_sel;
  wire [63 : 0] basesoc_data_port_dat_w;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] n3851;
  wire [31 : 0] n3856;
  wire [7 : 0] basesoc_data_port_we;
  wire [31 : 0] basesoc_sdram_master_p0_wrdata;
  wire [0 : 0] basesoc_sdram_master_p0_wrdata_mask;
  wire [31 : 0] basesoc_sdram_master_p1_wrdata;
  wire [19 : 0] Mcount_waittimer1_count_lut;
  wire [18 : 0] Mcount_waittimer1_count_cy;
  wire [19 : 0] Mcount_waittimer0_count_lut;
  wire [18 : 0] Mcount_waittimer0_count_cy;
  wire [19 : 0] Mcount_waittimer4_count_lut;
  wire [18 : 0] Mcount_waittimer4_count_cy;
  wire [19 : 0] Mcount_waittimer2_count_lut;
  wire [18 : 0] Mcount_waittimer2_count_cy;
  wire [19 : 0] Mcount_waittimer3_count_lut;
  wire [18 : 0] Mcount_waittimer3_count_cy;
  wire [31 : 0] Result_10;
  wire [9 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [8 : 0] spiflash_counter;
  wire [3 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [31 : 0] Madd_n3851_lut;
  wire [31 : 0] Madd_n3851_cy;
  wire [31 : 0] Madd_n3856_lut;
  wire [31 : 0] Madd_n3856_cy;
  wire [0 : 0] Madd_n3906_lut;
  wire [23 : 0] Madd_n3906_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] basesoc_uart_tx_fifo_produce;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [3 : 0] basesoc_uart_rx_fifo_consume;
  wire [3 : 0] basesoc_uart_tx_fifo_consume;
  wire [3 : 0] basesoc_uart_rx_fifo_produce;
  wire [6 : 0] dna_cnt;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [1 : 1] Mcount_ddrphy_bitslip_cnt_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_uart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_basesoc_uart_tx_fifo_level0_lut;
  wire [2 : 2] Mcount_basesoc_uart_tx_fifo_level0_cy;
  wire [2 : 2] \picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy ;
  wire [3 : 0] \picorv32/pcpi_timeout_counter ;
  wire [62 : 0] \picorv32/Mcount_count_cycle_cy ;
  wire [0 : 0] \picorv32/Mcount_count_cycle_lut ;
  wire [62 : 0] \picorv32/Mcount_count_instr_cy ;
  wire [0 : 0] \picorv32/Mcount_count_instr_lut ;
  wire [14 : 0] \picorv32/Mcompar_alu_lts_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_lts_lut ;
  wire [15 : 0] \picorv32/Mcompar_alu_ltu_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_ltu_lut ;
  wire [10 : 0] \picorv32/Mcompar_alu_eq_lut ;
  wire [9 : 0] \picorv32/Mcompar_alu_eq_cy ;
  wire [30 : 2] \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy ;
  wire [2 : 2] \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut ;
  wire [31 : 0] \picorv32/Maddsub_alu_add_sub_lut ;
  wire [30 : 0] \picorv32/Maddsub_alu_add_sub_cy ;
  wire [31 : 0] \picorv32/decoded_imm ;
  wire [63 : 0] \picorv32/Result ;
  wire [31 : 1] \picorv32/_n2160 ;
  wire [31 : 0] \picorv32/cpuregs_wrdata ;
  wire [0 : 0] \picorv32/_n1542 ;
  wire [31 : 2] \picorv32/mem_la_addr ;
  wire [0 : 0] \picorv32/_n1544 ;
  wire [3 : 1] \picorv32/mem_la_wstrb ;
  wire [31 : 8] \picorv32/mem_la_wdata ;
  wire [0 : 0] \picorv32/_n1546 ;
  wire [31 : 2] \picorv32/PWR_10_o_GND_2_o_add_412_OUT ;
  wire [31 : 0] \picorv32/cpuregs_rs1 ;
  wire [31 : 0] \picorv32/_n1284 ;
  wire [31 : 0] \picorv32/alu_add_sub ;
  wire [5 : 0] \picorv32/latched_rd ;
  wire [20 : 20] \picorv32/_n1538 ;
  wire [31 : 0] \picorv32/irq_mask ;
  wire [63 : 0] \picorv32/count_instr ;
  wire [31 : 0] \picorv32/timer ;
  wire [1 : 0] \picorv32/mem_state ;
  wire [1 : 0] \picorv32/mem_wordsize ;
  wire [31 : 1] \picorv32/reg_next_pc ;
  wire [31 : 1] \picorv32/reg_pc ;
  wire [5 : 0] \picorv32/decoded_rs1 ;
  wire [4 : 0] \picorv32/decoded_rd ;
  wire [20 : 1] \picorv32/decoded_imm_uj ;
  wire [63 : 0] \picorv32/count_cycle ;
  wire [4 : 0] \picorv32/irq_pending ;
  wire [31 : 0] \picorv32/alu_out_q ;
  wire [31 : 0] \picorv32/reg_out ;
  wire [4 : 0] \picorv32/reg_sh ;
  wire [31 : 0] \picorv32/mem_rdata_q ;
  wire [31 : 0] \picorv32/pcpi_div/pcpi_rd ;
  wire [31 : 0] \picorv32/pcpi_mul/pcpi_rd ;
  wire [31 : 0] \picorv32/mem_rdata_latched_noshuffle ;
  wire [1 : 1] \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy ;
  wire [6 : 0] \picorv32/pcpi_mul/mul_counter ;
  wire [4 : 4] \picorv32/pcpi_mul/Mcount_mul_counter_cy ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0108_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0109_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0107_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0110_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0111_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0113_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0114_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0112_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0115_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0116_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0118_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0119_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0117_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0120_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0121_lut ;
  wire [3 : 0] \picorv32/pcpi_mul/n0106 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0107 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0108 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0109 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0110 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0111 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0112 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0113 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0114 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0115 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0116 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0117 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0118 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0119 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0120 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0121 ;
  wire [31 : 0] \picorv32/pcpi_mul/n0151 ;
  wire [63 : 0] \picorv32/pcpi_mul/rd ;
  wire [63 : 0] \picorv32/pcpi_mul/rs2 ;
  wire [63 : 0] \picorv32/pcpi_mul/rs1 ;
  wire [21 : 0] \picorv32/pcpi_div/Mcompar_n0050_cy ;
  wire [21 : 0] \picorv32/pcpi_div/Mcompar_n0050_lut ;
  wire [31 : 0] \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut ;
  wire [29 : 0] \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy ;
  wire [30 : 0] \picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT ;
  wire [62 : 0] \picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT ;
  wire [31 : 0] \picorv32/pcpi_div/quotient ;
  wire [31 : 0] \picorv32/pcpi_div/quotient_msk ;
  wire [62 : 0] \picorv32/pcpi_div/divisor ;
  wire [31 : 0] \picorv32/pcpi_div/dividend ;
  wire [19 : 19] waittimer3_done_11;
  wire [19 : 19] waittimer2_done_12;
  wire [19 : 19] waittimer1_done_13;
  wire [19 : 19] waittimer0_done_14;
  wire [19 : 19] waittimer4_done_15;
  wire [31 : 31] basesoc_timer0_zero_trigger_INV_217_o_16;
  wire [19 : 19] basesoc_done_17;
  VCC   XST_VCC (
    .P(basesoc_sdram_tccdcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_ddrphy_bitslip_cnt_lut[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(xilinxmultiregimpl0_regs0_17)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_0 (
    .C(sys_clk),
    .D(switches[0]),
    .Q(xilinxmultiregimpl1_regs0[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_1 (
    .C(sys_clk),
    .D(switches[1]),
    .Q(xilinxmultiregimpl1_regs0[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_2 (
    .C(sys_clk),
    .D(switches[2]),
    .Q(xilinxmultiregimpl1_regs0[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_3 (
    .C(sys_clk),
    .D(switches[3]),
    .Q(xilinxmultiregimpl1_regs0[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_4 (
    .C(sys_clk),
    .D(switches[4]),
    .Q(xilinxmultiregimpl1_regs0[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_5 (
    .C(sys_clk),
    .D(switches[5]),
    .Q(xilinxmultiregimpl1_regs0[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_6 (
    .C(sys_clk),
    .D(switches[6]),
    .Q(xilinxmultiregimpl1_regs0[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_7 (
    .C(sys_clk),
    .D(switches[7]),
    .Q(xilinxmultiregimpl1_regs0[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_17),
    .Q(xilinxmultiregimpl0_regs1_29)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_0 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[0]),
    .Q(xilinxmultiregimpl1_regs1[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[1]),
    .Q(xilinxmultiregimpl1_regs1[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_2 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[2]),
    .Q(xilinxmultiregimpl1_regs1[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_3 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[3]),
    .Q(xilinxmultiregimpl1_regs1[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_4 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[4]),
    .Q(xilinxmultiregimpl1_regs1[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_5 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[5]),
    .Q(xilinxmultiregimpl1_regs1[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_6 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[6]),
    .Q(xilinxmultiregimpl1_regs1[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_7 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[7]),
    .Q(xilinxmultiregimpl1_regs1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_r_135)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [15]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_sink_ready (
    .C(sys_clk),
    .D(Mmux_GND_1_o_GND_1_o_MUX_358_o11),
    .R(sys_rst),
    .Q(basesoc_uart_phy_sink_ready_625)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_rx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_rx_old_trigger_694)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_tx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_tx_old_trigger_693)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess0_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess0_old_trigger_728)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_timer0_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_old_trigger_727)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess3_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess3_old_trigger_731)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess1_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess1_old_trigger_729)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess2_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess2_old_trigger_730)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sys (
    .C(sys_clk),
    .D(ddrphy_phase_half_304),
    .R(sys_rst),
    .Q(ddrphy_phase_sys_766)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess4_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess4_old_trigger_732)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_522_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_521_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_520_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_519_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_518_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_517_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_516_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_515_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_514_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_513_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_512_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_511_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_510_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_509_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_508_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_507_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_506_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_505_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_504_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_503_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_502_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_501_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_500_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_499_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_bitslip_inc (
    .C(sys_clk),
    .D(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv ),
    .R(sys_rst),
    .Q(ddrphy_bitslip_inc_767)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_drive_dq_n1 (
    .C(sys_clk),
    .D(ddrphy_drive_dq_n0),
    .R(sys_rst),
    .Q(ddrphy_drive_dq_n1_817)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_wrdata_en_d (
    .C(sys_clk),
    .D(ddrphy_wrdata_en_2387),
    .R(sys_rst),
    .Q(ddrphy_wrdata_en_d_818)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr[1]),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_821)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_we_822)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_823)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_cmd_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_857)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_883)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed9_INV_283_o_2436),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_929)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed8_INV_282_o_2435),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_928)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed16_INV_286_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_932)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed10_INV_284_o_2437),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_930)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed15_INV_285_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_931)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed17_INV_287_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_933)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_8 (
    .C(sys_clk),
    .CE(_n5592_inv_2644),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<8> ),
    .R(sys_rst),
    .Q(spiflash_counter[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n5601_inv_2645),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n5601_inv_2645),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n5601_inv_2645),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n5601_inv_2645),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_period (
    .C(sys_clk),
    .D(\n3906[0] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_period_733)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_1 (
    .C(sys_clk),
    .D(\n3906[2] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_1_1694)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(\n3906[3] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_1693)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(\n3906[4] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_1692)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(\n3906[5] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_1691)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(\n3906[6] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_1690)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(\n3906[7] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_1689)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(\n3906[8] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_1688)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(\n3906[9] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_1687)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(\n3906[10] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_1686)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(\n3906[11] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_1685)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(\n3906[12] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_1684)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(\n3906[13] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_1683)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(\n3906[14] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_1682)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(\n3906[15] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_1681)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(\n3906[16] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_1680)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(\n3906[17] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_1679)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(\n3906[18] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_1678)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(\n3906[19] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_1677)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(\n3906[20] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_1676)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(\n3906[21] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_1675)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(\n3906[22] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_1674)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(\n3906[23] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_1673)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n3906_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_1695)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[7])
  );
  FD   memadr_1_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_1[0])
  );
  FD   memadr_1_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_1[1])
  );
  FD   memadr_1_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_1[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_1526)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(leds_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(leds_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(leds_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(leds_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(leds_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(leds_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_1529)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_1527)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_1528)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_1532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_1530)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_1531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_1535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_1533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_1534)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_1538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_1536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_1537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_1539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_1540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_1541)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_1542)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_1543)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_1544)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_1556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_1555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_1559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_1557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_1558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_1568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_1571)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_1569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_1570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_1572)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_23_1584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_22_1585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_21_1586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_14_1589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_20_1587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_15_1588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_9_1592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_13_1590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_10_1591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_1598)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_1597)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_1601)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_1599)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_1600)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_1604)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_1602)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_1603)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_1607)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_1605)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_1606)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_1608)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_1609)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_19_1610)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_18_1611)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_12_1614)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_17_1612)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_16_1613)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_11_1615)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_8_1616)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_16_1791)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_17_1790)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_18_1789)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_19_1788)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_20_1787)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_21_1786)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_22_1785)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_23_1784)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_24_1783)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_25_1782)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_26_1781)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_27_1780)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_28_1779)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_29_1778)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_30_1777)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_31_1776)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_8_1799)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_9_1798)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_10_1797)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_11_1796)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_12_1795)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_13_1794)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_14_1793)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_15_1792)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_24_1815)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_25_1814)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_26_1813)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_27_1812)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_28_1811)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_29_1810)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_30_1809)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_31_1808)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_16_1823)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_17_1822)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_18_1821)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_19_1820)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_20_1819)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_21_1818)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_22_1817)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_23_1816)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_24_1847)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_25_1846)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_26_1845)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_27_1844)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_28_1843)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_29_1842)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_30_1841)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_31_1840)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_8_1831)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_9_1830)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_10_1829)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_11_1828)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_12_1827)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_13_1826)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_14_1825)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_15_1824)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_postamble (
    .C(sdram_half_clk),
    .D(ddrphy_r_dfi_wrdata_en[1]),
    .Q(ddrphy_postamble_354)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[31])
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FD   ddram_cke_522 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cke),
    .Q(ddram_cke_OBUF_350)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_mask_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata_mask[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_16 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[16]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_17 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[17]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_18 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[18]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_19 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[19]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_20 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[20]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_21 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[21]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_22 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[22]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_23 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[23]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_24 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[24]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_25 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[25]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_26 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[26]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_27 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[27]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_28 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[28]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_29 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[29]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_30 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[30]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_31 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[31]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[31])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0008_MUX_359_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_txen_658)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_0 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_1 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_2 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_3 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_4 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_5 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_6 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_7 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_8 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_9 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_10 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_11 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_12 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_13 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_14 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_15 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_16 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_17 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_18 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_19 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_20 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_21 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_22 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_23 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_24 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_25 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_26 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_27 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_28 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_29 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_30 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_31 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1344)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FD   ddram_ras_n_788 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_351)
  );
  FD   ddram_cas_n_789 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_352)
  );
  FD   ddram_we_n_790 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_353)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0010_MUX_370_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_rxen_692)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[8]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[9]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[10]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[11]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[12]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[13]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[14]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[15]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[16]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[17]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[18]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[19]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[20]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[21]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[22]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[23]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[24]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[25]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[26]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[27]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[28]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[29]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[30]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[31]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_369_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_valid_659)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed6[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed6[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed13[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed13[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_856)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_858)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_859)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed7[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed7[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed7[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed7[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed7[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed7[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed7[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed7[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed7[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed7[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed7[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed7[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed7[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed14[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed14[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed14[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed14[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed14[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed14[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed14[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed14[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed14[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed14[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed14[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed14[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed14[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[0]),
    .Q(ddrphy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[1]),
    .Q(ddrphy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[0]),
    .Q(ddrphy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[1]),
    .Q(ddrphy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[0]),
    .Q(ddrphy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[1]),
    .Q(ddrphy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[2]),
    .Q(ddrphy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[3]),
    .Q(ddrphy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[4]),
    .Q(ddrphy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[5]),
    .Q(ddrphy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[6]),
    .Q(ddrphy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[7]),
    .Q(ddrphy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[8]),
    .Q(ddrphy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[9]),
    .Q(ddrphy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[10]),
    .Q(ddrphy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[11]),
    .Q(ddrphy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[12]),
    .Q(ddrphy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[0]),
    .Q(ddrphy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[1]),
    .Q(ddrphy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[2]),
    .Q(ddrphy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[3]),
    .Q(ddrphy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[4]),
    .Q(ddrphy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[5]),
    .Q(ddrphy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[6]),
    .Q(ddrphy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[7]),
    .Q(ddrphy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[8]),
    .Q(ddrphy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[9]),
    .Q(ddrphy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[10]),
    .Q(ddrphy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[11]),
    .Q(ddrphy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[12]),
    .Q(ddrphy_record1_address[12])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_349)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_348)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_347)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_346)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_345)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_344)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_343)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_342)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_341)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_340)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_339)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_338)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_337)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_336)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_335)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(base50_clk_BUFG_31),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(NLW_FDPE_5_Q_UNCONNECTED)
  );
  MUXCY   \Mcount_waittimer1_count_cy<0>  (
    .CI(user_btn1_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count_cy[0])
  );
  XORCY   \Mcount_waittimer1_count_xor<0>  (
    .CI(user_btn1_inv),
    .LI(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count)
  );
  MUXCY   \Mcount_waittimer1_count_cy<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count_cy[1])
  );
  XORCY   \Mcount_waittimer1_count_xor<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .LI(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count1)
  );
  MUXCY   \Mcount_waittimer1_count_cy<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count_cy[2])
  );
  XORCY   \Mcount_waittimer1_count_xor<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .LI(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count2)
  );
  MUXCY   \Mcount_waittimer1_count_cy<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count_cy[3])
  );
  XORCY   \Mcount_waittimer1_count_xor<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .LI(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count3)
  );
  MUXCY   \Mcount_waittimer1_count_cy<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count_cy[4])
  );
  XORCY   \Mcount_waittimer1_count_xor<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .LI(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count4)
  );
  MUXCY   \Mcount_waittimer1_count_cy<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count_cy[5])
  );
  XORCY   \Mcount_waittimer1_count_xor<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .LI(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count5)
  );
  MUXCY   \Mcount_waittimer1_count_cy<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count_cy[6])
  );
  XORCY   \Mcount_waittimer1_count_xor<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .LI(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count6)
  );
  MUXCY   \Mcount_waittimer1_count_cy<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count_cy[7])
  );
  XORCY   \Mcount_waittimer1_count_xor<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .LI(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count7)
  );
  MUXCY   \Mcount_waittimer1_count_cy<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count_cy[8])
  );
  XORCY   \Mcount_waittimer1_count_xor<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .LI(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count8)
  );
  MUXCY   \Mcount_waittimer1_count_cy<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count_cy[9])
  );
  XORCY   \Mcount_waittimer1_count_xor<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .LI(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count9)
  );
  MUXCY   \Mcount_waittimer1_count_cy<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count_cy[10])
  );
  XORCY   \Mcount_waittimer1_count_xor<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .LI(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count10)
  );
  MUXCY   \Mcount_waittimer1_count_cy<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count_cy[11])
  );
  XORCY   \Mcount_waittimer1_count_xor<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .LI(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count11)
  );
  MUXCY   \Mcount_waittimer1_count_cy<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count_cy[12])
  );
  XORCY   \Mcount_waittimer1_count_xor<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .LI(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count12)
  );
  MUXCY   \Mcount_waittimer1_count_cy<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count_cy[13])
  );
  XORCY   \Mcount_waittimer1_count_xor<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .LI(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count13)
  );
  MUXCY   \Mcount_waittimer1_count_cy<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count_cy[14])
  );
  XORCY   \Mcount_waittimer1_count_xor<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .LI(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count14)
  );
  MUXCY   \Mcount_waittimer1_count_cy<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count_cy[15])
  );
  XORCY   \Mcount_waittimer1_count_xor<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .LI(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count15)
  );
  MUXCY   \Mcount_waittimer1_count_cy<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count_cy[16])
  );
  XORCY   \Mcount_waittimer1_count_xor<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .LI(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count16)
  );
  MUXCY   \Mcount_waittimer1_count_cy<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count_cy[17])
  );
  XORCY   \Mcount_waittimer1_count_xor<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .LI(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count17)
  );
  MUXCY   \Mcount_waittimer1_count_cy<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count_cy[18])
  );
  XORCY   \Mcount_waittimer1_count_xor<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .LI(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count18)
  );
  XORCY   \Mcount_waittimer1_count_xor<19>  (
    .CI(Mcount_waittimer1_count_cy[18]),
    .LI(Mcount_waittimer1_count_lut[19]),
    .O(Mcount_waittimer1_count19)
  );
  MUXCY   \Mcount_waittimer0_count_cy<0>  (
    .CI(user_btn0_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count_cy[0])
  );
  XORCY   \Mcount_waittimer0_count_xor<0>  (
    .CI(user_btn0_inv),
    .LI(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count)
  );
  MUXCY   \Mcount_waittimer0_count_cy<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count_cy[1])
  );
  XORCY   \Mcount_waittimer0_count_xor<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .LI(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count1)
  );
  MUXCY   \Mcount_waittimer0_count_cy<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count_cy[2])
  );
  XORCY   \Mcount_waittimer0_count_xor<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .LI(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count2)
  );
  MUXCY   \Mcount_waittimer0_count_cy<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count_cy[3])
  );
  XORCY   \Mcount_waittimer0_count_xor<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .LI(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count3)
  );
  MUXCY   \Mcount_waittimer0_count_cy<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count_cy[4])
  );
  XORCY   \Mcount_waittimer0_count_xor<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .LI(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count4)
  );
  MUXCY   \Mcount_waittimer0_count_cy<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count_cy[5])
  );
  XORCY   \Mcount_waittimer0_count_xor<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .LI(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count5)
  );
  MUXCY   \Mcount_waittimer0_count_cy<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count_cy[6])
  );
  XORCY   \Mcount_waittimer0_count_xor<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .LI(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count6)
  );
  MUXCY   \Mcount_waittimer0_count_cy<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count_cy[7])
  );
  XORCY   \Mcount_waittimer0_count_xor<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .LI(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count7)
  );
  MUXCY   \Mcount_waittimer0_count_cy<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count_cy[8])
  );
  XORCY   \Mcount_waittimer0_count_xor<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .LI(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count8)
  );
  MUXCY   \Mcount_waittimer0_count_cy<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count_cy[9])
  );
  XORCY   \Mcount_waittimer0_count_xor<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .LI(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count9)
  );
  MUXCY   \Mcount_waittimer0_count_cy<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count_cy[10])
  );
  XORCY   \Mcount_waittimer0_count_xor<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .LI(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count10)
  );
  MUXCY   \Mcount_waittimer0_count_cy<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count_cy[11])
  );
  XORCY   \Mcount_waittimer0_count_xor<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .LI(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count11)
  );
  MUXCY   \Mcount_waittimer0_count_cy<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count_cy[12])
  );
  XORCY   \Mcount_waittimer0_count_xor<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .LI(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count12)
  );
  MUXCY   \Mcount_waittimer0_count_cy<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count_cy[13])
  );
  XORCY   \Mcount_waittimer0_count_xor<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .LI(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count13)
  );
  MUXCY   \Mcount_waittimer0_count_cy<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count_cy[14])
  );
  XORCY   \Mcount_waittimer0_count_xor<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .LI(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count14)
  );
  MUXCY   \Mcount_waittimer0_count_cy<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count_cy[15])
  );
  XORCY   \Mcount_waittimer0_count_xor<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .LI(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count15)
  );
  MUXCY   \Mcount_waittimer0_count_cy<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count_cy[16])
  );
  XORCY   \Mcount_waittimer0_count_xor<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .LI(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count16)
  );
  MUXCY   \Mcount_waittimer0_count_cy<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count_cy[17])
  );
  XORCY   \Mcount_waittimer0_count_xor<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .LI(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count17)
  );
  MUXCY   \Mcount_waittimer0_count_cy<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count_cy[18])
  );
  XORCY   \Mcount_waittimer0_count_xor<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .LI(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count18)
  );
  XORCY   \Mcount_waittimer0_count_xor<19>  (
    .CI(Mcount_waittimer0_count_cy[18]),
    .LI(Mcount_waittimer0_count_lut[19]),
    .O(Mcount_waittimer0_count19)
  );
  MUXCY   \Mcount_waittimer4_count_cy<0>  (
    .CI(user_btn4_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count_cy[0])
  );
  XORCY   \Mcount_waittimer4_count_xor<0>  (
    .CI(user_btn4_inv),
    .LI(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count)
  );
  MUXCY   \Mcount_waittimer4_count_cy<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count_cy[1])
  );
  XORCY   \Mcount_waittimer4_count_xor<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .LI(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count1)
  );
  MUXCY   \Mcount_waittimer4_count_cy<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count_cy[2])
  );
  XORCY   \Mcount_waittimer4_count_xor<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .LI(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count2)
  );
  MUXCY   \Mcount_waittimer4_count_cy<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count_cy[3])
  );
  XORCY   \Mcount_waittimer4_count_xor<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .LI(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count3)
  );
  MUXCY   \Mcount_waittimer4_count_cy<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count_cy[4])
  );
  XORCY   \Mcount_waittimer4_count_xor<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .LI(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count4)
  );
  MUXCY   \Mcount_waittimer4_count_cy<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count_cy[5])
  );
  XORCY   \Mcount_waittimer4_count_xor<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .LI(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count5)
  );
  MUXCY   \Mcount_waittimer4_count_cy<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count_cy[6])
  );
  XORCY   \Mcount_waittimer4_count_xor<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .LI(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count6)
  );
  MUXCY   \Mcount_waittimer4_count_cy<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count_cy[7])
  );
  XORCY   \Mcount_waittimer4_count_xor<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .LI(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count7)
  );
  MUXCY   \Mcount_waittimer4_count_cy<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count_cy[8])
  );
  XORCY   \Mcount_waittimer4_count_xor<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .LI(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count8)
  );
  MUXCY   \Mcount_waittimer4_count_cy<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count_cy[9])
  );
  XORCY   \Mcount_waittimer4_count_xor<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .LI(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count9)
  );
  MUXCY   \Mcount_waittimer4_count_cy<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count_cy[10])
  );
  XORCY   \Mcount_waittimer4_count_xor<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .LI(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count10)
  );
  MUXCY   \Mcount_waittimer4_count_cy<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count_cy[11])
  );
  XORCY   \Mcount_waittimer4_count_xor<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .LI(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count11)
  );
  MUXCY   \Mcount_waittimer4_count_cy<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count_cy[12])
  );
  XORCY   \Mcount_waittimer4_count_xor<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .LI(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count12)
  );
  MUXCY   \Mcount_waittimer4_count_cy<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count_cy[13])
  );
  XORCY   \Mcount_waittimer4_count_xor<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .LI(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count13)
  );
  MUXCY   \Mcount_waittimer4_count_cy<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count_cy[14])
  );
  XORCY   \Mcount_waittimer4_count_xor<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .LI(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count14)
  );
  MUXCY   \Mcount_waittimer4_count_cy<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count_cy[15])
  );
  XORCY   \Mcount_waittimer4_count_xor<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .LI(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count15)
  );
  MUXCY   \Mcount_waittimer4_count_cy<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count_cy[16])
  );
  XORCY   \Mcount_waittimer4_count_xor<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .LI(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count16)
  );
  MUXCY   \Mcount_waittimer4_count_cy<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count_cy[17])
  );
  XORCY   \Mcount_waittimer4_count_xor<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .LI(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count17)
  );
  MUXCY   \Mcount_waittimer4_count_cy<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count_cy[18])
  );
  XORCY   \Mcount_waittimer4_count_xor<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .LI(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count18)
  );
  XORCY   \Mcount_waittimer4_count_xor<19>  (
    .CI(Mcount_waittimer4_count_cy[18]),
    .LI(Mcount_waittimer4_count_lut[19]),
    .O(Mcount_waittimer4_count19)
  );
  MUXCY   \Mcount_waittimer2_count_cy<0>  (
    .CI(user_btn2_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count_cy[0])
  );
  XORCY   \Mcount_waittimer2_count_xor<0>  (
    .CI(user_btn2_inv),
    .LI(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count)
  );
  MUXCY   \Mcount_waittimer2_count_cy<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count_cy[1])
  );
  XORCY   \Mcount_waittimer2_count_xor<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .LI(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count1)
  );
  MUXCY   \Mcount_waittimer2_count_cy<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count_cy[2])
  );
  XORCY   \Mcount_waittimer2_count_xor<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .LI(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count2)
  );
  MUXCY   \Mcount_waittimer2_count_cy<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count_cy[3])
  );
  XORCY   \Mcount_waittimer2_count_xor<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .LI(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count3)
  );
  MUXCY   \Mcount_waittimer2_count_cy<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count_cy[4])
  );
  XORCY   \Mcount_waittimer2_count_xor<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .LI(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count4)
  );
  MUXCY   \Mcount_waittimer2_count_cy<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count_cy[5])
  );
  XORCY   \Mcount_waittimer2_count_xor<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .LI(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count5)
  );
  MUXCY   \Mcount_waittimer2_count_cy<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count_cy[6])
  );
  XORCY   \Mcount_waittimer2_count_xor<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .LI(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count6)
  );
  MUXCY   \Mcount_waittimer2_count_cy<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count_cy[7])
  );
  XORCY   \Mcount_waittimer2_count_xor<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .LI(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count7)
  );
  MUXCY   \Mcount_waittimer2_count_cy<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count_cy[8])
  );
  XORCY   \Mcount_waittimer2_count_xor<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .LI(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count8)
  );
  MUXCY   \Mcount_waittimer2_count_cy<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count_cy[9])
  );
  XORCY   \Mcount_waittimer2_count_xor<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .LI(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count9)
  );
  MUXCY   \Mcount_waittimer2_count_cy<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count_cy[10])
  );
  XORCY   \Mcount_waittimer2_count_xor<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .LI(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count10)
  );
  MUXCY   \Mcount_waittimer2_count_cy<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count_cy[11])
  );
  XORCY   \Mcount_waittimer2_count_xor<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .LI(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count11)
  );
  MUXCY   \Mcount_waittimer2_count_cy<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count_cy[12])
  );
  XORCY   \Mcount_waittimer2_count_xor<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .LI(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count12)
  );
  MUXCY   \Mcount_waittimer2_count_cy<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count_cy[13])
  );
  XORCY   \Mcount_waittimer2_count_xor<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .LI(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count13)
  );
  MUXCY   \Mcount_waittimer2_count_cy<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count_cy[14])
  );
  XORCY   \Mcount_waittimer2_count_xor<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .LI(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count14)
  );
  MUXCY   \Mcount_waittimer2_count_cy<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count_cy[15])
  );
  XORCY   \Mcount_waittimer2_count_xor<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .LI(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count15)
  );
  MUXCY   \Mcount_waittimer2_count_cy<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count_cy[16])
  );
  XORCY   \Mcount_waittimer2_count_xor<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .LI(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count16)
  );
  MUXCY   \Mcount_waittimer2_count_cy<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count_cy[17])
  );
  XORCY   \Mcount_waittimer2_count_xor<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .LI(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count17)
  );
  MUXCY   \Mcount_waittimer2_count_cy<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count_cy[18])
  );
  XORCY   \Mcount_waittimer2_count_xor<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .LI(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count18)
  );
  XORCY   \Mcount_waittimer2_count_xor<19>  (
    .CI(Mcount_waittimer2_count_cy[18]),
    .LI(Mcount_waittimer2_count_lut[19]),
    .O(Mcount_waittimer2_count19)
  );
  MUXCY   \Mcount_waittimer3_count_cy<0>  (
    .CI(user_btn3_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count_cy[0])
  );
  XORCY   \Mcount_waittimer3_count_xor<0>  (
    .CI(user_btn3_inv),
    .LI(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count)
  );
  MUXCY   \Mcount_waittimer3_count_cy<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count_cy[1])
  );
  XORCY   \Mcount_waittimer3_count_xor<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .LI(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count1)
  );
  MUXCY   \Mcount_waittimer3_count_cy<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count_cy[2])
  );
  XORCY   \Mcount_waittimer3_count_xor<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .LI(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count2)
  );
  MUXCY   \Mcount_waittimer3_count_cy<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count_cy[3])
  );
  XORCY   \Mcount_waittimer3_count_xor<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .LI(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count3)
  );
  MUXCY   \Mcount_waittimer3_count_cy<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count_cy[4])
  );
  XORCY   \Mcount_waittimer3_count_xor<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .LI(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count4)
  );
  MUXCY   \Mcount_waittimer3_count_cy<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count_cy[5])
  );
  XORCY   \Mcount_waittimer3_count_xor<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .LI(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count5)
  );
  MUXCY   \Mcount_waittimer3_count_cy<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count_cy[6])
  );
  XORCY   \Mcount_waittimer3_count_xor<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .LI(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count6)
  );
  MUXCY   \Mcount_waittimer3_count_cy<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count_cy[7])
  );
  XORCY   \Mcount_waittimer3_count_xor<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .LI(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count7)
  );
  MUXCY   \Mcount_waittimer3_count_cy<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count_cy[8])
  );
  XORCY   \Mcount_waittimer3_count_xor<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .LI(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count8)
  );
  MUXCY   \Mcount_waittimer3_count_cy<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count_cy[9])
  );
  XORCY   \Mcount_waittimer3_count_xor<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .LI(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count9)
  );
  MUXCY   \Mcount_waittimer3_count_cy<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count_cy[10])
  );
  XORCY   \Mcount_waittimer3_count_xor<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .LI(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count10)
  );
  MUXCY   \Mcount_waittimer3_count_cy<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count_cy[11])
  );
  XORCY   \Mcount_waittimer3_count_xor<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .LI(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count11)
  );
  MUXCY   \Mcount_waittimer3_count_cy<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count_cy[12])
  );
  XORCY   \Mcount_waittimer3_count_xor<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .LI(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count12)
  );
  MUXCY   \Mcount_waittimer3_count_cy<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count_cy[13])
  );
  XORCY   \Mcount_waittimer3_count_xor<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .LI(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count13)
  );
  MUXCY   \Mcount_waittimer3_count_cy<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count_cy[14])
  );
  XORCY   \Mcount_waittimer3_count_xor<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .LI(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count14)
  );
  MUXCY   \Mcount_waittimer3_count_cy<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count_cy[15])
  );
  XORCY   \Mcount_waittimer3_count_xor<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .LI(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count15)
  );
  MUXCY   \Mcount_waittimer3_count_cy<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count_cy[16])
  );
  XORCY   \Mcount_waittimer3_count_xor<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .LI(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count16)
  );
  MUXCY   \Mcount_waittimer3_count_cy<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count_cy[17])
  );
  XORCY   \Mcount_waittimer3_count_xor<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .LI(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count17)
  );
  MUXCY   \Mcount_waittimer3_count_cy<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count_cy[18])
  );
  XORCY   \Mcount_waittimer3_count_xor<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .LI(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count18)
  );
  XORCY   \Mcount_waittimer3_count_xor<19>  (
    .CI(Mcount_waittimer3_count_cy[18]),
    .LI(Mcount_waittimer3_count_lut[19]),
    .O(Mcount_waittimer3_count19)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<3>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[3]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<9>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[9]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[9])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<9>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[8]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[9]),
    .O(Mcount_basesoc_sdram_timer_count9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl40 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[0]),
    .O(write_ctrl40_3630)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl41 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[1]),
    .O(write_ctrl41_3631)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl42 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[2]),
    .O(write_ctrl42_3632)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl43 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[3]),
    .O(write_ctrl43_3633)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl44 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[4]),
    .O(write_ctrl44_3634)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl45 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[5]),
    .O(write_ctrl45_3635)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl46 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[6]),
    .O(write_ctrl46_3636)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl47 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[7]),
    .O(write_ctrl47_3637)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[0]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n4050[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[1]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n4050[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[2]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n4050[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[3]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n4050[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[4]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n4050[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[7]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n4050[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[5]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n4050[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[6]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n4050[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n4049[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n4049[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n4049[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n4049[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n4049[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n4049[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n4049[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n4049[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_2654)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_965)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_0 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count),
    .S(sys_rst),
    .Q(waittimer1_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_1 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count1),
    .R(sys_rst),
    .Q(waittimer1_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_2 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count2),
    .S(sys_rst),
    .Q(waittimer1_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_3 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count3),
    .R(sys_rst),
    .Q(waittimer1_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_4 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count4),
    .S(sys_rst),
    .Q(waittimer1_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_5 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count5),
    .S(sys_rst),
    .Q(waittimer1_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_6 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count6),
    .R(sys_rst),
    .Q(waittimer1_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_7 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count7),
    .R(sys_rst),
    .Q(waittimer1_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_8 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count8),
    .S(sys_rst),
    .Q(waittimer1_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_9 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count9),
    .S(sys_rst),
    .Q(waittimer1_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_10 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count10),
    .S(sys_rst),
    .Q(waittimer1_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_11 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count11),
    .R(sys_rst),
    .Q(waittimer1_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_12 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count12),
    .S(sys_rst),
    .Q(waittimer1_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_13 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count13),
    .S(sys_rst),
    .Q(waittimer1_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_14 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count14),
    .R(sys_rst),
    .Q(waittimer1_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_15 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count15),
    .S(sys_rst),
    .Q(waittimer1_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_16 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count16),
    .R(sys_rst),
    .Q(waittimer1_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_17 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count17),
    .R(sys_rst),
    .Q(waittimer1_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_18 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count18),
    .S(sys_rst),
    .Q(waittimer1_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_19 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count19),
    .S(sys_rst),
    .Q(waittimer1_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_0 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count),
    .S(sys_rst),
    .Q(waittimer0_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_1 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count1),
    .R(sys_rst),
    .Q(waittimer0_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_2 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count2),
    .S(sys_rst),
    .Q(waittimer0_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_3 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count3),
    .R(sys_rst),
    .Q(waittimer0_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_4 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count4),
    .S(sys_rst),
    .Q(waittimer0_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_5 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count5),
    .S(sys_rst),
    .Q(waittimer0_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_6 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count6),
    .R(sys_rst),
    .Q(waittimer0_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_7 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count7),
    .R(sys_rst),
    .Q(waittimer0_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_8 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count8),
    .S(sys_rst),
    .Q(waittimer0_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_9 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count9),
    .S(sys_rst),
    .Q(waittimer0_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_10 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count10),
    .S(sys_rst),
    .Q(waittimer0_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_11 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count11),
    .R(sys_rst),
    .Q(waittimer0_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_12 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count12),
    .S(sys_rst),
    .Q(waittimer0_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_13 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count13),
    .S(sys_rst),
    .Q(waittimer0_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_14 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count14),
    .R(sys_rst),
    .Q(waittimer0_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_15 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count15),
    .S(sys_rst),
    .Q(waittimer0_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_16 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count16),
    .R(sys_rst),
    .Q(waittimer0_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_17 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count17),
    .R(sys_rst),
    .Q(waittimer0_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_18 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count18),
    .S(sys_rst),
    .Q(waittimer0_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_19 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count19),
    .S(sys_rst),
    .Q(waittimer0_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_0 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count),
    .S(sys_rst),
    .Q(waittimer4_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_1 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count1),
    .R(sys_rst),
    .Q(waittimer4_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_2 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count2),
    .S(sys_rst),
    .Q(waittimer4_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_3 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count3),
    .R(sys_rst),
    .Q(waittimer4_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_4 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count4),
    .S(sys_rst),
    .Q(waittimer4_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_5 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count5),
    .S(sys_rst),
    .Q(waittimer4_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_6 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count6),
    .R(sys_rst),
    .Q(waittimer4_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_7 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count7),
    .R(sys_rst),
    .Q(waittimer4_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_8 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count8),
    .S(sys_rst),
    .Q(waittimer4_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_9 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count9),
    .S(sys_rst),
    .Q(waittimer4_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_10 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count10),
    .S(sys_rst),
    .Q(waittimer4_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_11 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count11),
    .R(sys_rst),
    .Q(waittimer4_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_12 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count12),
    .S(sys_rst),
    .Q(waittimer4_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_13 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count13),
    .S(sys_rst),
    .Q(waittimer4_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_14 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count14),
    .R(sys_rst),
    .Q(waittimer4_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_15 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count15),
    .S(sys_rst),
    .Q(waittimer4_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_16 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count16),
    .R(sys_rst),
    .Q(waittimer4_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_17 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count17),
    .R(sys_rst),
    .Q(waittimer4_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_18 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count18),
    .S(sys_rst),
    .Q(waittimer4_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_19 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count19),
    .S(sys_rst),
    .Q(waittimer4_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_0 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count),
    .S(sys_rst),
    .Q(waittimer2_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_3 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count3),
    .R(sys_rst),
    .Q(waittimer2_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_1 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count1),
    .R(sys_rst),
    .Q(waittimer2_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_2 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count2),
    .S(sys_rst),
    .Q(waittimer2_count[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_4 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count4),
    .S(sys_rst),
    .Q(waittimer2_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_5 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count5),
    .S(sys_rst),
    .Q(waittimer2_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_6 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count6),
    .R(sys_rst),
    .Q(waittimer2_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_7 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count7),
    .R(sys_rst),
    .Q(waittimer2_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_8 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count8),
    .S(sys_rst),
    .Q(waittimer2_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_9 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count9),
    .S(sys_rst),
    .Q(waittimer2_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_10 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count10),
    .S(sys_rst),
    .Q(waittimer2_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_11 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count11),
    .R(sys_rst),
    .Q(waittimer2_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_12 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count12),
    .S(sys_rst),
    .Q(waittimer2_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_13 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count13),
    .S(sys_rst),
    .Q(waittimer2_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_14 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count14),
    .R(sys_rst),
    .Q(waittimer2_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_15 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count15),
    .S(sys_rst),
    .Q(waittimer2_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_16 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count16),
    .R(sys_rst),
    .Q(waittimer2_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_17 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count17),
    .R(sys_rst),
    .Q(waittimer2_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_18 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count18),
    .S(sys_rst),
    .Q(waittimer2_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_19 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count19),
    .S(sys_rst),
    .Q(waittimer2_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_0 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count),
    .S(sys_rst),
    .Q(waittimer3_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_1 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count1),
    .R(sys_rst),
    .Q(waittimer3_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_2 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count2),
    .S(sys_rst),
    .Q(waittimer3_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_3 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count3),
    .R(sys_rst),
    .Q(waittimer3_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_4 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count4),
    .S(sys_rst),
    .Q(waittimer3_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_5 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count5),
    .S(sys_rst),
    .Q(waittimer3_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_6 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count6),
    .R(sys_rst),
    .Q(waittimer3_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_7 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count7),
    .R(sys_rst),
    .Q(waittimer3_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_8 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count8),
    .S(sys_rst),
    .Q(waittimer3_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_9 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count9),
    .S(sys_rst),
    .Q(waittimer3_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_10 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count10),
    .S(sys_rst),
    .Q(waittimer3_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_11 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count11),
    .R(sys_rst),
    .Q(waittimer3_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_12 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count12),
    .S(sys_rst),
    .Q(waittimer3_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_13 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count13),
    .S(sys_rst),
    .Q(waittimer3_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_14 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count14),
    .R(sys_rst),
    .Q(waittimer3_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_15 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count15),
    .S(sys_rst),
    .Q(waittimer3_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_16 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count16),
    .R(sys_rst),
    .Q(waittimer3_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_17 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count17),
    .R(sys_rst),
    .Q(waittimer3_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_18 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count18),
    .S(sys_rst),
    .Q(waittimer3_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_19 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count19),
    .S(sys_rst),
    .Q(waittimer3_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n1251_inv_2960),
    .D(Result_10[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(ddrphy_phase_half_304)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<0>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<1>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<2>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<3>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_9 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count9),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n5520_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n5520_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<6>2_3078 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_9269),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_9270),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_9271),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_946)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_947)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_3615)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_3616)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_967)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3621)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2067)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2066)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_2065)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3766 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_950)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_949)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_948)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_3769 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_959)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_958)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_957)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_3772 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_953)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_952)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_951)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3775 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_956)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_955)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_954)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_963)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_962)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .Q(inst_LPM_FF_2_3609)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .Q(inst_LPM_FF_1_3610)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .Q(inst_LPM_FF_0_3611)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8919 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3782 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8919 ),
    .O(N925)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3782 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3783 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3784 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3782 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3783 ),
    .O(N926)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3784 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3785 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3786 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3784 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3785 ),
    .O(N927)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3786 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3787 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3788 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3786 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3787 ),
    .O(N928)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3788 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3789 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3790 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3788 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3789 ),
    .O(N929)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3790 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3791 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3792 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3790 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3791 ),
    .O(N930)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3792 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3793 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3794 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3792 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3793 ),
    .O(N931)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3794 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3795 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3796 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3794 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3795 ),
    .O(N932)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3796 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3797 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3798 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3796 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3797 ),
    .O(N933)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3798 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3799 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3800 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3798 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3799 ),
    .O(N934)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3800 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3801 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3802 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3800 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3801 ),
    .O(N935)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3802 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3803 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3804 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3802 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3803 ),
    .O(N936)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3804 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3805 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3806 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3804 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3805 ),
    .O(N937)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3806 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3807 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3808 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3806 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3807 ),
    .O(N938)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3808 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3809 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3810 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3808 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3809 ),
    .O(N939)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3810 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3811 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3812 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3810 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3811 ),
    .O(N940)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3812 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3813 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3814 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3812 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3813 ),
    .O(N941)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3814 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3815 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3816 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3814 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3815 ),
    .O(N942)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3816 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3817 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3818 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3816 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3817 ),
    .O(N943)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3818 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3819 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3820 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3818 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3819 ),
    .O(N944)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3820 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3821 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3822 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3820 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3821 ),
    .O(N945)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3822 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3823 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3824 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3822 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3823 ),
    .O(N946)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3824 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3825 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3826 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3824 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3825 ),
    .O(N947)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3826 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3827 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3828 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3826 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3827 ),
    .O(N948)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3828 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3829 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3830 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3828 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3829 ),
    .O(N949)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3830 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3831 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3832 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3830 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3831 ),
    .O(N950)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3832 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3833 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3834 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3832 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3833 ),
    .O(N951)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3834 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3835 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3836 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3834 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3835 ),
    .O(N952)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3836 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3837 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3838 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3836 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3837 ),
    .O(N953)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3838 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3839 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3840 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3838 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3839 ),
    .O(N954)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3840 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3841 ),
    .O(N956)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3840 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3841 ),
    .O(N955)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<31>  (
    .CI(N956),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>_3842 ),
    .O(N957)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>_3892 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>_3892 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>_3893 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>_3894 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>_3893 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>_3894 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>_3895 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>_3896 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>_3895 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>_3896 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>_3897 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>_3898 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>_3897 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>_3898 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>_3899 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>_3900 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>_3899 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>_3900 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>_3901 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>_3901 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>_3902 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>_3903 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>_3902 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>_3903 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>_3904 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>_3905 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>_3904 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>_3905 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>_3906 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>_3907 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>_3906 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>_3907 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>_3908 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>_3909 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>_3908 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>_3909 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>_3910 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>_3910 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>_3911 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>_3912 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>_3911 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>_3912 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>_3913 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>_3914 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>_3913 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>_3914 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>_3915 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>_3916 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>_3915 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>_3916 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>_3917 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>_3918 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>_3917 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>_3918 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>_3919 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>_3919 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>_3920 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>_3921 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>_3920 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>_3921 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>_3922 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>_3923 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>_3922 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>_3923 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>_3924 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>_3925 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>_3924 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>_3925 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>_3926 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>_3927 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>_3926 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>_3927 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o )

  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3851_lut[0])
  );
  MUXCY   \Madd_n3851_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[0]),
    .S(Madd_n3851_lut[0]),
    .O(Madd_n3851_cy[0])
  );
  XORCY   \Madd_n3851_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3851_lut[0]),
    .O(n3851[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3851_lut[1])
  );
  MUXCY   \Madd_n3851_cy<1>  (
    .CI(Madd_n3851_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[1]),
    .S(Madd_n3851_lut[1]),
    .O(Madd_n3851_cy[1])
  );
  XORCY   \Madd_n3851_xor<1>  (
    .CI(Madd_n3851_cy[0]),
    .LI(Madd_n3851_lut[1]),
    .O(n3851[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3851_lut[2])
  );
  MUXCY   \Madd_n3851_cy<2>  (
    .CI(Madd_n3851_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[2]),
    .S(Madd_n3851_lut[2]),
    .O(Madd_n3851_cy[2])
  );
  XORCY   \Madd_n3851_xor<2>  (
    .CI(Madd_n3851_cy[1]),
    .LI(Madd_n3851_lut[2]),
    .O(n3851[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3851_lut[3])
  );
  MUXCY   \Madd_n3851_cy<3>  (
    .CI(Madd_n3851_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[3]),
    .S(Madd_n3851_lut[3]),
    .O(Madd_n3851_cy[3])
  );
  XORCY   \Madd_n3851_xor<3>  (
    .CI(Madd_n3851_cy[2]),
    .LI(Madd_n3851_lut[3]),
    .O(n3851[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3851_lut[4])
  );
  MUXCY   \Madd_n3851_cy<4>  (
    .CI(Madd_n3851_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[4]),
    .S(Madd_n3851_lut[4]),
    .O(Madd_n3851_cy[4])
  );
  XORCY   \Madd_n3851_xor<4>  (
    .CI(Madd_n3851_cy[3]),
    .LI(Madd_n3851_lut[4]),
    .O(n3851[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3851_lut[5])
  );
  MUXCY   \Madd_n3851_cy<5>  (
    .CI(Madd_n3851_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[5]),
    .S(Madd_n3851_lut[5]),
    .O(Madd_n3851_cy[5])
  );
  XORCY   \Madd_n3851_xor<5>  (
    .CI(Madd_n3851_cy[4]),
    .LI(Madd_n3851_lut[5]),
    .O(n3851[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3851_lut[6])
  );
  MUXCY   \Madd_n3851_cy<6>  (
    .CI(Madd_n3851_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[6]),
    .S(Madd_n3851_lut[6]),
    .O(Madd_n3851_cy[6])
  );
  XORCY   \Madd_n3851_xor<6>  (
    .CI(Madd_n3851_cy[5]),
    .LI(Madd_n3851_lut[6]),
    .O(n3851[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3851_lut[7])
  );
  MUXCY   \Madd_n3851_cy<7>  (
    .CI(Madd_n3851_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[7]),
    .S(Madd_n3851_lut[7]),
    .O(Madd_n3851_cy[7])
  );
  XORCY   \Madd_n3851_xor<7>  (
    .CI(Madd_n3851_cy[6]),
    .LI(Madd_n3851_lut[7]),
    .O(n3851[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1616),
    .O(Madd_n3851_lut[8])
  );
  MUXCY   \Madd_n3851_cy<8>  (
    .CI(Madd_n3851_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[8]),
    .S(Madd_n3851_lut[8]),
    .O(Madd_n3851_cy[8])
  );
  XORCY   \Madd_n3851_xor<8>  (
    .CI(Madd_n3851_cy[7]),
    .LI(Madd_n3851_lut[8]),
    .O(n3851[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1592),
    .O(Madd_n3851_lut[9])
  );
  MUXCY   \Madd_n3851_cy<9>  (
    .CI(Madd_n3851_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[9]),
    .S(Madd_n3851_lut[9]),
    .O(Madd_n3851_cy[9])
  );
  XORCY   \Madd_n3851_xor<9>  (
    .CI(Madd_n3851_cy[8]),
    .LI(Madd_n3851_lut[9]),
    .O(n3851[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1591),
    .O(Madd_n3851_lut[10])
  );
  MUXCY   \Madd_n3851_cy<10>  (
    .CI(Madd_n3851_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[10]),
    .S(Madd_n3851_lut[10]),
    .O(Madd_n3851_cy[10])
  );
  XORCY   \Madd_n3851_xor<10>  (
    .CI(Madd_n3851_cy[9]),
    .LI(Madd_n3851_lut[10]),
    .O(n3851[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1615),
    .O(Madd_n3851_lut[11])
  );
  MUXCY   \Madd_n3851_cy<11>  (
    .CI(Madd_n3851_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[11]),
    .S(Madd_n3851_lut[11]),
    .O(Madd_n3851_cy[11])
  );
  XORCY   \Madd_n3851_xor<11>  (
    .CI(Madd_n3851_cy[10]),
    .LI(Madd_n3851_lut[11]),
    .O(n3851[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1614),
    .O(Madd_n3851_lut[12])
  );
  MUXCY   \Madd_n3851_cy<12>  (
    .CI(Madd_n3851_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[12]),
    .S(Madd_n3851_lut[12]),
    .O(Madd_n3851_cy[12])
  );
  XORCY   \Madd_n3851_xor<12>  (
    .CI(Madd_n3851_cy[11]),
    .LI(Madd_n3851_lut[12]),
    .O(n3851[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1590),
    .O(Madd_n3851_lut[13])
  );
  MUXCY   \Madd_n3851_cy<13>  (
    .CI(Madd_n3851_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[13]),
    .S(Madd_n3851_lut[13]),
    .O(Madd_n3851_cy[13])
  );
  XORCY   \Madd_n3851_xor<13>  (
    .CI(Madd_n3851_cy[12]),
    .LI(Madd_n3851_lut[13]),
    .O(n3851[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1589),
    .O(Madd_n3851_lut[14])
  );
  MUXCY   \Madd_n3851_cy<14>  (
    .CI(Madd_n3851_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[14]),
    .S(Madd_n3851_lut[14]),
    .O(Madd_n3851_cy[14])
  );
  XORCY   \Madd_n3851_xor<14>  (
    .CI(Madd_n3851_cy[13]),
    .LI(Madd_n3851_lut[14]),
    .O(n3851[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1588),
    .O(Madd_n3851_lut[15])
  );
  MUXCY   \Madd_n3851_cy<15>  (
    .CI(Madd_n3851_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[15]),
    .S(Madd_n3851_lut[15]),
    .O(Madd_n3851_cy[15])
  );
  XORCY   \Madd_n3851_xor<15>  (
    .CI(Madd_n3851_cy[14]),
    .LI(Madd_n3851_lut[15]),
    .O(n3851[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1613),
    .O(Madd_n3851_lut[16])
  );
  MUXCY   \Madd_n3851_cy<16>  (
    .CI(Madd_n3851_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[16]),
    .S(Madd_n3851_lut[16]),
    .O(Madd_n3851_cy[16])
  );
  XORCY   \Madd_n3851_xor<16>  (
    .CI(Madd_n3851_cy[15]),
    .LI(Madd_n3851_lut[16]),
    .O(n3851[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1612),
    .O(Madd_n3851_lut[17])
  );
  MUXCY   \Madd_n3851_cy<17>  (
    .CI(Madd_n3851_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[17]),
    .S(Madd_n3851_lut[17]),
    .O(Madd_n3851_cy[17])
  );
  XORCY   \Madd_n3851_xor<17>  (
    .CI(Madd_n3851_cy[16]),
    .LI(Madd_n3851_lut[17]),
    .O(n3851[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1611),
    .O(Madd_n3851_lut[18])
  );
  MUXCY   \Madd_n3851_cy<18>  (
    .CI(Madd_n3851_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[18]),
    .S(Madd_n3851_lut[18]),
    .O(Madd_n3851_cy[18])
  );
  XORCY   \Madd_n3851_xor<18>  (
    .CI(Madd_n3851_cy[17]),
    .LI(Madd_n3851_lut[18]),
    .O(n3851[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1610),
    .O(Madd_n3851_lut[19])
  );
  MUXCY   \Madd_n3851_cy<19>  (
    .CI(Madd_n3851_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[19]),
    .S(Madd_n3851_lut[19]),
    .O(Madd_n3851_cy[19])
  );
  XORCY   \Madd_n3851_xor<19>  (
    .CI(Madd_n3851_cy[18]),
    .LI(Madd_n3851_lut[19]),
    .O(n3851[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1587),
    .O(Madd_n3851_lut[20])
  );
  MUXCY   \Madd_n3851_cy<20>  (
    .CI(Madd_n3851_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[20]),
    .S(Madd_n3851_lut[20]),
    .O(Madd_n3851_cy[20])
  );
  XORCY   \Madd_n3851_xor<20>  (
    .CI(Madd_n3851_cy[19]),
    .LI(Madd_n3851_lut[20]),
    .O(n3851[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1586),
    .O(Madd_n3851_lut[21])
  );
  MUXCY   \Madd_n3851_cy<21>  (
    .CI(Madd_n3851_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[21]),
    .S(Madd_n3851_lut[21]),
    .O(Madd_n3851_cy[21])
  );
  XORCY   \Madd_n3851_xor<21>  (
    .CI(Madd_n3851_cy[20]),
    .LI(Madd_n3851_lut[21]),
    .O(n3851[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1585),
    .O(Madd_n3851_lut[22])
  );
  MUXCY   \Madd_n3851_cy<22>  (
    .CI(Madd_n3851_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[22]),
    .S(Madd_n3851_lut[22]),
    .O(Madd_n3851_cy[22])
  );
  XORCY   \Madd_n3851_xor<22>  (
    .CI(Madd_n3851_cy[21]),
    .LI(Madd_n3851_lut[22]),
    .O(n3851[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1584),
    .O(Madd_n3851_lut[23])
  );
  MUXCY   \Madd_n3851_cy<23>  (
    .CI(Madd_n3851_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[23]),
    .S(Madd_n3851_lut[23]),
    .O(Madd_n3851_cy[23])
  );
  XORCY   \Madd_n3851_xor<23>  (
    .CI(Madd_n3851_cy[22]),
    .LI(Madd_n3851_lut[23]),
    .O(n3851[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1847),
    .O(Madd_n3851_lut[24])
  );
  MUXCY   \Madd_n3851_cy<24>  (
    .CI(Madd_n3851_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[24]),
    .S(Madd_n3851_lut[24]),
    .O(Madd_n3851_cy[24])
  );
  XORCY   \Madd_n3851_xor<24>  (
    .CI(Madd_n3851_cy[23]),
    .LI(Madd_n3851_lut[24]),
    .O(n3851[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1846),
    .O(Madd_n3851_lut[25])
  );
  MUXCY   \Madd_n3851_cy<25>  (
    .CI(Madd_n3851_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[25]),
    .S(Madd_n3851_lut[25]),
    .O(Madd_n3851_cy[25])
  );
  XORCY   \Madd_n3851_xor<25>  (
    .CI(Madd_n3851_cy[24]),
    .LI(Madd_n3851_lut[25]),
    .O(n3851[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1845),
    .O(Madd_n3851_lut[26])
  );
  MUXCY   \Madd_n3851_cy<26>  (
    .CI(Madd_n3851_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[26]),
    .S(Madd_n3851_lut[26]),
    .O(Madd_n3851_cy[26])
  );
  XORCY   \Madd_n3851_xor<26>  (
    .CI(Madd_n3851_cy[25]),
    .LI(Madd_n3851_lut[26]),
    .O(n3851[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1844),
    .O(Madd_n3851_lut[27])
  );
  MUXCY   \Madd_n3851_cy<27>  (
    .CI(Madd_n3851_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[27]),
    .S(Madd_n3851_lut[27]),
    .O(Madd_n3851_cy[27])
  );
  XORCY   \Madd_n3851_xor<27>  (
    .CI(Madd_n3851_cy[26]),
    .LI(Madd_n3851_lut[27]),
    .O(n3851[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1843),
    .O(Madd_n3851_lut[28])
  );
  MUXCY   \Madd_n3851_cy<28>  (
    .CI(Madd_n3851_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[28]),
    .S(Madd_n3851_lut[28]),
    .O(Madd_n3851_cy[28])
  );
  XORCY   \Madd_n3851_xor<28>  (
    .CI(Madd_n3851_cy[27]),
    .LI(Madd_n3851_lut[28]),
    .O(n3851[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1842),
    .O(Madd_n3851_lut[29])
  );
  MUXCY   \Madd_n3851_cy<29>  (
    .CI(Madd_n3851_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[29]),
    .S(Madd_n3851_lut[29]),
    .O(Madd_n3851_cy[29])
  );
  XORCY   \Madd_n3851_xor<29>  (
    .CI(Madd_n3851_cy[28]),
    .LI(Madd_n3851_lut[29]),
    .O(n3851[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1841),
    .O(Madd_n3851_lut[30])
  );
  MUXCY   \Madd_n3851_cy<30>  (
    .CI(Madd_n3851_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[30]),
    .S(Madd_n3851_lut[30]),
    .O(Madd_n3851_cy[30])
  );
  XORCY   \Madd_n3851_xor<30>  (
    .CI(Madd_n3851_cy[29]),
    .LI(Madd_n3851_lut[30]),
    .O(n3851[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1840),
    .O(Madd_n3851_lut[31])
  );
  MUXCY   \Madd_n3851_cy<31>  (
    .CI(Madd_n3851_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[31]),
    .S(Madd_n3851_lut[31]),
    .O(Madd_n3851_cy[31])
  );
  XORCY   \Madd_n3851_xor<31>  (
    .CI(Madd_n3851_cy[30]),
    .LI(Madd_n3851_lut[31]),
    .O(n3851[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3856_lut[0])
  );
  MUXCY   \Madd_n3856_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[0]),
    .S(Madd_n3856_lut[0]),
    .O(Madd_n3856_cy[0])
  );
  XORCY   \Madd_n3856_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3856_lut[0]),
    .O(n3856[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3856_lut[1])
  );
  MUXCY   \Madd_n3856_cy<1>  (
    .CI(Madd_n3856_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[1]),
    .S(Madd_n3856_lut[1]),
    .O(Madd_n3856_cy[1])
  );
  XORCY   \Madd_n3856_xor<1>  (
    .CI(Madd_n3856_cy[0]),
    .LI(Madd_n3856_lut[1]),
    .O(n3856[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3856_lut[2])
  );
  MUXCY   \Madd_n3856_cy<2>  (
    .CI(Madd_n3856_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[2]),
    .S(Madd_n3856_lut[2]),
    .O(Madd_n3856_cy[2])
  );
  XORCY   \Madd_n3856_xor<2>  (
    .CI(Madd_n3856_cy[1]),
    .LI(Madd_n3856_lut[2]),
    .O(n3856[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3856_lut[3])
  );
  MUXCY   \Madd_n3856_cy<3>  (
    .CI(Madd_n3856_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[3]),
    .S(Madd_n3856_lut[3]),
    .O(Madd_n3856_cy[3])
  );
  XORCY   \Madd_n3856_xor<3>  (
    .CI(Madd_n3856_cy[2]),
    .LI(Madd_n3856_lut[3]),
    .O(n3856[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3856_lut[4])
  );
  MUXCY   \Madd_n3856_cy<4>  (
    .CI(Madd_n3856_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[4]),
    .S(Madd_n3856_lut[4]),
    .O(Madd_n3856_cy[4])
  );
  XORCY   \Madd_n3856_xor<4>  (
    .CI(Madd_n3856_cy[3]),
    .LI(Madd_n3856_lut[4]),
    .O(n3856[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3856_lut[5])
  );
  MUXCY   \Madd_n3856_cy<5>  (
    .CI(Madd_n3856_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[5]),
    .S(Madd_n3856_lut[5]),
    .O(Madd_n3856_cy[5])
  );
  XORCY   \Madd_n3856_xor<5>  (
    .CI(Madd_n3856_cy[4]),
    .LI(Madd_n3856_lut[5]),
    .O(n3856[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3856_lut[6])
  );
  MUXCY   \Madd_n3856_cy<6>  (
    .CI(Madd_n3856_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[6]),
    .S(Madd_n3856_lut[6]),
    .O(Madd_n3856_cy[6])
  );
  XORCY   \Madd_n3856_xor<6>  (
    .CI(Madd_n3856_cy[5]),
    .LI(Madd_n3856_lut[6]),
    .O(n3856[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3856_lut[7])
  );
  MUXCY   \Madd_n3856_cy<7>  (
    .CI(Madd_n3856_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[7]),
    .S(Madd_n3856_lut[7]),
    .O(Madd_n3856_cy[7])
  );
  XORCY   \Madd_n3856_xor<7>  (
    .CI(Madd_n3856_cy[6]),
    .LI(Madd_n3856_lut[7]),
    .O(n3856[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1616),
    .O(Madd_n3856_lut[8])
  );
  MUXCY   \Madd_n3856_cy<8>  (
    .CI(Madd_n3856_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[8]),
    .S(Madd_n3856_lut[8]),
    .O(Madd_n3856_cy[8])
  );
  XORCY   \Madd_n3856_xor<8>  (
    .CI(Madd_n3856_cy[7]),
    .LI(Madd_n3856_lut[8]),
    .O(n3856[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1592),
    .O(Madd_n3856_lut[9])
  );
  MUXCY   \Madd_n3856_cy<9>  (
    .CI(Madd_n3856_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[9]),
    .S(Madd_n3856_lut[9]),
    .O(Madd_n3856_cy[9])
  );
  XORCY   \Madd_n3856_xor<9>  (
    .CI(Madd_n3856_cy[8]),
    .LI(Madd_n3856_lut[9]),
    .O(n3856[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1591),
    .O(Madd_n3856_lut[10])
  );
  MUXCY   \Madd_n3856_cy<10>  (
    .CI(Madd_n3856_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[10]),
    .S(Madd_n3856_lut[10]),
    .O(Madd_n3856_cy[10])
  );
  XORCY   \Madd_n3856_xor<10>  (
    .CI(Madd_n3856_cy[9]),
    .LI(Madd_n3856_lut[10]),
    .O(n3856[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1615),
    .O(Madd_n3856_lut[11])
  );
  MUXCY   \Madd_n3856_cy<11>  (
    .CI(Madd_n3856_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[11]),
    .S(Madd_n3856_lut[11]),
    .O(Madd_n3856_cy[11])
  );
  XORCY   \Madd_n3856_xor<11>  (
    .CI(Madd_n3856_cy[10]),
    .LI(Madd_n3856_lut[11]),
    .O(n3856[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1614),
    .O(Madd_n3856_lut[12])
  );
  MUXCY   \Madd_n3856_cy<12>  (
    .CI(Madd_n3856_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[12]),
    .S(Madd_n3856_lut[12]),
    .O(Madd_n3856_cy[12])
  );
  XORCY   \Madd_n3856_xor<12>  (
    .CI(Madd_n3856_cy[11]),
    .LI(Madd_n3856_lut[12]),
    .O(n3856[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1590),
    .O(Madd_n3856_lut[13])
  );
  MUXCY   \Madd_n3856_cy<13>  (
    .CI(Madd_n3856_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[13]),
    .S(Madd_n3856_lut[13]),
    .O(Madd_n3856_cy[13])
  );
  XORCY   \Madd_n3856_xor<13>  (
    .CI(Madd_n3856_cy[12]),
    .LI(Madd_n3856_lut[13]),
    .O(n3856[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1589),
    .O(Madd_n3856_lut[14])
  );
  MUXCY   \Madd_n3856_cy<14>  (
    .CI(Madd_n3856_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[14]),
    .S(Madd_n3856_lut[14]),
    .O(Madd_n3856_cy[14])
  );
  XORCY   \Madd_n3856_xor<14>  (
    .CI(Madd_n3856_cy[13]),
    .LI(Madd_n3856_lut[14]),
    .O(n3856[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1588),
    .O(Madd_n3856_lut[15])
  );
  MUXCY   \Madd_n3856_cy<15>  (
    .CI(Madd_n3856_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[15]),
    .S(Madd_n3856_lut[15]),
    .O(Madd_n3856_cy[15])
  );
  XORCY   \Madd_n3856_xor<15>  (
    .CI(Madd_n3856_cy[14]),
    .LI(Madd_n3856_lut[15]),
    .O(n3856[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1613),
    .O(Madd_n3856_lut[16])
  );
  MUXCY   \Madd_n3856_cy<16>  (
    .CI(Madd_n3856_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[16]),
    .S(Madd_n3856_lut[16]),
    .O(Madd_n3856_cy[16])
  );
  XORCY   \Madd_n3856_xor<16>  (
    .CI(Madd_n3856_cy[15]),
    .LI(Madd_n3856_lut[16]),
    .O(n3856[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1612),
    .O(Madd_n3856_lut[17])
  );
  MUXCY   \Madd_n3856_cy<17>  (
    .CI(Madd_n3856_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[17]),
    .S(Madd_n3856_lut[17]),
    .O(Madd_n3856_cy[17])
  );
  XORCY   \Madd_n3856_xor<17>  (
    .CI(Madd_n3856_cy[16]),
    .LI(Madd_n3856_lut[17]),
    .O(n3856[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1611),
    .O(Madd_n3856_lut[18])
  );
  MUXCY   \Madd_n3856_cy<18>  (
    .CI(Madd_n3856_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[18]),
    .S(Madd_n3856_lut[18]),
    .O(Madd_n3856_cy[18])
  );
  XORCY   \Madd_n3856_xor<18>  (
    .CI(Madd_n3856_cy[17]),
    .LI(Madd_n3856_lut[18]),
    .O(n3856[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1610),
    .O(Madd_n3856_lut[19])
  );
  MUXCY   \Madd_n3856_cy<19>  (
    .CI(Madd_n3856_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[19]),
    .S(Madd_n3856_lut[19]),
    .O(Madd_n3856_cy[19])
  );
  XORCY   \Madd_n3856_xor<19>  (
    .CI(Madd_n3856_cy[18]),
    .LI(Madd_n3856_lut[19]),
    .O(n3856[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1587),
    .O(Madd_n3856_lut[20])
  );
  MUXCY   \Madd_n3856_cy<20>  (
    .CI(Madd_n3856_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[20]),
    .S(Madd_n3856_lut[20]),
    .O(Madd_n3856_cy[20])
  );
  XORCY   \Madd_n3856_xor<20>  (
    .CI(Madd_n3856_cy[19]),
    .LI(Madd_n3856_lut[20]),
    .O(n3856[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1586),
    .O(Madd_n3856_lut[21])
  );
  MUXCY   \Madd_n3856_cy<21>  (
    .CI(Madd_n3856_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[21]),
    .S(Madd_n3856_lut[21]),
    .O(Madd_n3856_cy[21])
  );
  XORCY   \Madd_n3856_xor<21>  (
    .CI(Madd_n3856_cy[20]),
    .LI(Madd_n3856_lut[21]),
    .O(n3856[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1585),
    .O(Madd_n3856_lut[22])
  );
  MUXCY   \Madd_n3856_cy<22>  (
    .CI(Madd_n3856_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[22]),
    .S(Madd_n3856_lut[22]),
    .O(Madd_n3856_cy[22])
  );
  XORCY   \Madd_n3856_xor<22>  (
    .CI(Madd_n3856_cy[21]),
    .LI(Madd_n3856_lut[22]),
    .O(n3856[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1584),
    .O(Madd_n3856_lut[23])
  );
  MUXCY   \Madd_n3856_cy<23>  (
    .CI(Madd_n3856_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[23]),
    .S(Madd_n3856_lut[23]),
    .O(Madd_n3856_cy[23])
  );
  XORCY   \Madd_n3856_xor<23>  (
    .CI(Madd_n3856_cy[22]),
    .LI(Madd_n3856_lut[23]),
    .O(n3856[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1847),
    .O(Madd_n3856_lut[24])
  );
  MUXCY   \Madd_n3856_cy<24>  (
    .CI(Madd_n3856_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[24]),
    .S(Madd_n3856_lut[24]),
    .O(Madd_n3856_cy[24])
  );
  XORCY   \Madd_n3856_xor<24>  (
    .CI(Madd_n3856_cy[23]),
    .LI(Madd_n3856_lut[24]),
    .O(n3856[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1846),
    .O(Madd_n3856_lut[25])
  );
  MUXCY   \Madd_n3856_cy<25>  (
    .CI(Madd_n3856_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[25]),
    .S(Madd_n3856_lut[25]),
    .O(Madd_n3856_cy[25])
  );
  XORCY   \Madd_n3856_xor<25>  (
    .CI(Madd_n3856_cy[24]),
    .LI(Madd_n3856_lut[25]),
    .O(n3856[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1845),
    .O(Madd_n3856_lut[26])
  );
  MUXCY   \Madd_n3856_cy<26>  (
    .CI(Madd_n3856_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[26]),
    .S(Madd_n3856_lut[26]),
    .O(Madd_n3856_cy[26])
  );
  XORCY   \Madd_n3856_xor<26>  (
    .CI(Madd_n3856_cy[25]),
    .LI(Madd_n3856_lut[26]),
    .O(n3856[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1844),
    .O(Madd_n3856_lut[27])
  );
  MUXCY   \Madd_n3856_cy<27>  (
    .CI(Madd_n3856_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[27]),
    .S(Madd_n3856_lut[27]),
    .O(Madd_n3856_cy[27])
  );
  XORCY   \Madd_n3856_xor<27>  (
    .CI(Madd_n3856_cy[26]),
    .LI(Madd_n3856_lut[27]),
    .O(n3856[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1843),
    .O(Madd_n3856_lut[28])
  );
  MUXCY   \Madd_n3856_cy<28>  (
    .CI(Madd_n3856_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[28]),
    .S(Madd_n3856_lut[28]),
    .O(Madd_n3856_cy[28])
  );
  XORCY   \Madd_n3856_xor<28>  (
    .CI(Madd_n3856_cy[27]),
    .LI(Madd_n3856_lut[28]),
    .O(n3856[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1842),
    .O(Madd_n3856_lut[29])
  );
  MUXCY   \Madd_n3856_cy<29>  (
    .CI(Madd_n3856_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[29]),
    .S(Madd_n3856_lut[29]),
    .O(Madd_n3856_cy[29])
  );
  XORCY   \Madd_n3856_xor<29>  (
    .CI(Madd_n3856_cy[28]),
    .LI(Madd_n3856_lut[29]),
    .O(n3856[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1841),
    .O(Madd_n3856_lut[30])
  );
  MUXCY   \Madd_n3856_cy<30>  (
    .CI(Madd_n3856_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[30]),
    .S(Madd_n3856_lut[30]),
    .O(Madd_n3856_cy[30])
  );
  XORCY   \Madd_n3856_xor<30>  (
    .CI(Madd_n3856_cy[29]),
    .LI(Madd_n3856_lut[30]),
    .O(n3856[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1840),
    .O(Madd_n3856_lut[31])
  );
  MUXCY   \Madd_n3856_cy<31>  (
    .CI(Madd_n3856_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[31]),
    .S(Madd_n3856_lut[31]),
    .O(Madd_n3856_cy[31])
  );
  XORCY   \Madd_n3856_xor<31>  (
    .CI(Madd_n3856_cy[30]),
    .LI(Madd_n3856_lut[31]),
    .O(n3856[31])
  );
  MUXCY   \Madd_n3906_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Madd_n3906_lut[0]),
    .O(Madd_n3906_cy[0])
  );
  XORCY   \Madd_n3906_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3906_lut[0]),
    .O(\n3906[0] )
  );
  MUXCY   \Madd_n3906_cy<1>  (
    .CI(Madd_n3906_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<1>_rt_8920 ),
    .O(Madd_n3906_cy[1])
  );
  MUXCY   \Madd_n3906_cy<2>  (
    .CI(Madd_n3906_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<2>_rt_8921 ),
    .O(Madd_n3906_cy[2])
  );
  XORCY   \Madd_n3906_xor<2>  (
    .CI(Madd_n3906_cy[1]),
    .LI(\Madd_n3906_cy<2>_rt_8921 ),
    .O(\n3906[2] )
  );
  MUXCY   \Madd_n3906_cy<3>  (
    .CI(Madd_n3906_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<3>_rt_8922 ),
    .O(Madd_n3906_cy[3])
  );
  XORCY   \Madd_n3906_xor<3>  (
    .CI(Madd_n3906_cy[2]),
    .LI(\Madd_n3906_cy<3>_rt_8922 ),
    .O(\n3906[3] )
  );
  MUXCY   \Madd_n3906_cy<4>  (
    .CI(Madd_n3906_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<4>_rt_8923 ),
    .O(Madd_n3906_cy[4])
  );
  XORCY   \Madd_n3906_xor<4>  (
    .CI(Madd_n3906_cy[3]),
    .LI(\Madd_n3906_cy<4>_rt_8923 ),
    .O(\n3906[4] )
  );
  MUXCY   \Madd_n3906_cy<5>  (
    .CI(Madd_n3906_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<5>_rt_8924 ),
    .O(Madd_n3906_cy[5])
  );
  XORCY   \Madd_n3906_xor<5>  (
    .CI(Madd_n3906_cy[4]),
    .LI(\Madd_n3906_cy<5>_rt_8924 ),
    .O(\n3906[5] )
  );
  MUXCY   \Madd_n3906_cy<6>  (
    .CI(Madd_n3906_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<6>_rt_8925 ),
    .O(Madd_n3906_cy[6])
  );
  XORCY   \Madd_n3906_xor<6>  (
    .CI(Madd_n3906_cy[5]),
    .LI(\Madd_n3906_cy<6>_rt_8925 ),
    .O(\n3906[6] )
  );
  MUXCY   \Madd_n3906_cy<7>  (
    .CI(Madd_n3906_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<7>_rt_8926 ),
    .O(Madd_n3906_cy[7])
  );
  XORCY   \Madd_n3906_xor<7>  (
    .CI(Madd_n3906_cy[6]),
    .LI(\Madd_n3906_cy<7>_rt_8926 ),
    .O(\n3906[7] )
  );
  MUXCY   \Madd_n3906_cy<8>  (
    .CI(Madd_n3906_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<8>_rt_8927 ),
    .O(Madd_n3906_cy[8])
  );
  XORCY   \Madd_n3906_xor<8>  (
    .CI(Madd_n3906_cy[7]),
    .LI(\Madd_n3906_cy<8>_rt_8927 ),
    .O(\n3906[8] )
  );
  MUXCY   \Madd_n3906_cy<9>  (
    .CI(Madd_n3906_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<9>_rt_8928 ),
    .O(Madd_n3906_cy[9])
  );
  XORCY   \Madd_n3906_xor<9>  (
    .CI(Madd_n3906_cy[8]),
    .LI(\Madd_n3906_cy<9>_rt_8928 ),
    .O(\n3906[9] )
  );
  MUXCY   \Madd_n3906_cy<10>  (
    .CI(Madd_n3906_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<10>_rt_8929 ),
    .O(Madd_n3906_cy[10])
  );
  XORCY   \Madd_n3906_xor<10>  (
    .CI(Madd_n3906_cy[9]),
    .LI(\Madd_n3906_cy<10>_rt_8929 ),
    .O(\n3906[10] )
  );
  MUXCY   \Madd_n3906_cy<11>  (
    .CI(Madd_n3906_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<11>_rt_8930 ),
    .O(Madd_n3906_cy[11])
  );
  XORCY   \Madd_n3906_xor<11>  (
    .CI(Madd_n3906_cy[10]),
    .LI(\Madd_n3906_cy<11>_rt_8930 ),
    .O(\n3906[11] )
  );
  MUXCY   \Madd_n3906_cy<12>  (
    .CI(Madd_n3906_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<12>_rt_8931 ),
    .O(Madd_n3906_cy[12])
  );
  XORCY   \Madd_n3906_xor<12>  (
    .CI(Madd_n3906_cy[11]),
    .LI(\Madd_n3906_cy<12>_rt_8931 ),
    .O(\n3906[12] )
  );
  MUXCY   \Madd_n3906_cy<13>  (
    .CI(Madd_n3906_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<13>_rt_8932 ),
    .O(Madd_n3906_cy[13])
  );
  XORCY   \Madd_n3906_xor<13>  (
    .CI(Madd_n3906_cy[12]),
    .LI(\Madd_n3906_cy<13>_rt_8932 ),
    .O(\n3906[13] )
  );
  MUXCY   \Madd_n3906_cy<14>  (
    .CI(Madd_n3906_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<14>_rt_8933 ),
    .O(Madd_n3906_cy[14])
  );
  XORCY   \Madd_n3906_xor<14>  (
    .CI(Madd_n3906_cy[13]),
    .LI(\Madd_n3906_cy<14>_rt_8933 ),
    .O(\n3906[14] )
  );
  MUXCY   \Madd_n3906_cy<15>  (
    .CI(Madd_n3906_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<15>_rt_8934 ),
    .O(Madd_n3906_cy[15])
  );
  XORCY   \Madd_n3906_xor<15>  (
    .CI(Madd_n3906_cy[14]),
    .LI(\Madd_n3906_cy<15>_rt_8934 ),
    .O(\n3906[15] )
  );
  MUXCY   \Madd_n3906_cy<16>  (
    .CI(Madd_n3906_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<16>_rt_8935 ),
    .O(Madd_n3906_cy[16])
  );
  XORCY   \Madd_n3906_xor<16>  (
    .CI(Madd_n3906_cy[15]),
    .LI(\Madd_n3906_cy<16>_rt_8935 ),
    .O(\n3906[16] )
  );
  MUXCY   \Madd_n3906_cy<17>  (
    .CI(Madd_n3906_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<17>_rt_8936 ),
    .O(Madd_n3906_cy[17])
  );
  XORCY   \Madd_n3906_xor<17>  (
    .CI(Madd_n3906_cy[16]),
    .LI(\Madd_n3906_cy<17>_rt_8936 ),
    .O(\n3906[17] )
  );
  MUXCY   \Madd_n3906_cy<18>  (
    .CI(Madd_n3906_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<18>_rt_8937 ),
    .O(Madd_n3906_cy[18])
  );
  XORCY   \Madd_n3906_xor<18>  (
    .CI(Madd_n3906_cy[17]),
    .LI(\Madd_n3906_cy<18>_rt_8937 ),
    .O(\n3906[18] )
  );
  MUXCY   \Madd_n3906_cy<19>  (
    .CI(Madd_n3906_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<19>_rt_8938 ),
    .O(Madd_n3906_cy[19])
  );
  XORCY   \Madd_n3906_xor<19>  (
    .CI(Madd_n3906_cy[18]),
    .LI(\Madd_n3906_cy<19>_rt_8938 ),
    .O(\n3906[19] )
  );
  MUXCY   \Madd_n3906_cy<20>  (
    .CI(Madd_n3906_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<20>_rt_8939 ),
    .O(Madd_n3906_cy[20])
  );
  XORCY   \Madd_n3906_xor<20>  (
    .CI(Madd_n3906_cy[19]),
    .LI(\Madd_n3906_cy<20>_rt_8939 ),
    .O(\n3906[20] )
  );
  MUXCY   \Madd_n3906_cy<21>  (
    .CI(Madd_n3906_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<21>_rt_8940 ),
    .O(Madd_n3906_cy[21])
  );
  XORCY   \Madd_n3906_xor<21>  (
    .CI(Madd_n3906_cy[20]),
    .LI(\Madd_n3906_cy<21>_rt_8940 ),
    .O(\n3906[21] )
  );
  MUXCY   \Madd_n3906_cy<22>  (
    .CI(Madd_n3906_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<22>_rt_8941 ),
    .O(Madd_n3906_cy[22])
  );
  XORCY   \Madd_n3906_xor<22>  (
    .CI(Madd_n3906_cy[21]),
    .LI(\Madd_n3906_cy<22>_rt_8941 ),
    .O(\n3906[22] )
  );
  MUXCY   \Madd_n3906_cy<23>  (
    .CI(Madd_n3906_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<23>_rt_8942 ),
    .O(Madd_n3906_cy[23])
  );
  XORCY   \Madd_n3906_xor<23>  (
    .CI(Madd_n3906_cy[22]),
    .LI(\Madd_n3906_cy<23>_rt_8942 ),
    .O(\n3906[23] )
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_crg_por_cy<0>_rt_8943 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_8943 ),
    .O(Result_10[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_10[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_10[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_10[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_10[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_10[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_10[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_10[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_10[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_10[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_10[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8944 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8944 ),
    .O(\Result<1>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8945 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8945 ),
    .O(\Result<2>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8946 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8946 ),
    .O(\Result<3>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8947 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8947 ),
    .O(\Result<4>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8948 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8948 ),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8949 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8949 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8950 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8950 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8951 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8951 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8952 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8952 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8953 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8953 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8954 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8954 ),
    .O(Result_10[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8955 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8955 ),
    .O(Result_10[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8956 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8956 ),
    .O(Result_10[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8957 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8957 ),
    .O(Result_10[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8958 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8958 ),
    .O(Result_10[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8959 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8959 ),
    .O(Result_10[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8960 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8960 ),
    .O(Result_10[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8961 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8961 ),
    .O(Result_10[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8962 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8962 ),
    .O(Result_10[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8963 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8963 ),
    .O(Result_10[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8964 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8964 ),
    .O(Result_10[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8965 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8965 ),
    .O(Result_10[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8966 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8966 ),
    .O(Result_10[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8967 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8967 ),
    .O(Result_10[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8968 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8968 ),
    .O(Result_10[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8969 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8969 ),
    .O(Result_10[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8970 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8970 ),
    .O(Result_10[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8971 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8971 ),
    .O(Result_10[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8972 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8972 ),
    .O(Result_10[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8973 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8973 ),
    .O(Result_10[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9155 ),
    .O(Result_10[31])
  );
  MUXF7   inst_LPM_MUX_2_f7 (
    .I0(inst_LPM_MUX_4_4216),
    .I1(inst_LPM_MUX_3_4217),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N10),
    .I2(N74),
    .I3(N202),
    .I4(N138),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX_4_4216)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N266),
    .I2(N330),
    .I3(N458),
    .I4(N394),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX_3_4217)
  );
  MUXF7   inst_LPM_MUX3_2_f7 (
    .I0(inst_LPM_MUX3_4_4219),
    .I1(inst_LPM_MUX3_3_4220),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N13),
    .I2(N77),
    .I3(N205),
    .I4(N141),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX3_4_4219)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX3_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N269),
    .I2(N333),
    .I3(N461),
    .I4(N397),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX3_3_4220)
  );
  MUXF7   inst_LPM_MUX1_2_f7 (
    .I0(inst_LPM_MUX1_4_4221),
    .I1(inst_LPM_MUX1_3_4222),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N11),
    .I2(N75),
    .I3(N203),
    .I4(N139),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX1_4_4221)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX1_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N267),
    .I2(N331),
    .I3(N459),
    .I4(N395),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX1_3_4222)
  );
  MUXF7   inst_LPM_MUX2_2_f7 (
    .I0(inst_LPM_MUX2_4_4223),
    .I1(inst_LPM_MUX2_3_4224),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N12),
    .I2(N76),
    .I3(N204),
    .I4(N140),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX2_4_4223)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX2_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N268),
    .I2(N332),
    .I3(N460),
    .I4(N396),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX2_3_4224)
  );
  MUXF7   inst_LPM_MUX6_2_f7 (
    .I0(inst_LPM_MUX6_4_4225),
    .I1(inst_LPM_MUX6_3_4226),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N16),
    .I2(N80),
    .I3(N208),
    .I4(N144),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX6_4_4225)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX6_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N272),
    .I2(N336),
    .I3(N464),
    .I4(N400),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX6_3_4226)
  );
  MUXF7   inst_LPM_MUX4_2_f7 (
    .I0(inst_LPM_MUX4_4_4227),
    .I1(inst_LPM_MUX4_3_4228),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N14),
    .I2(N78),
    .I3(N206),
    .I4(N142),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX4_4_4227)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX4_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N270),
    .I2(N334),
    .I3(N462),
    .I4(N398),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX4_3_4228)
  );
  MUXF7   inst_LPM_MUX5_2_f7 (
    .I0(inst_LPM_MUX5_4_4229),
    .I1(inst_LPM_MUX5_3_4230),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N15),
    .I2(N79),
    .I3(N207),
    .I4(N143),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX5_4_4229)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX5_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N271),
    .I2(N335),
    .I3(N463),
    .I4(N399),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX5_3_4230)
  );
  MUXF7   inst_LPM_MUX7_2_f7 (
    .I0(inst_LPM_MUX7_4_4231),
    .I1(inst_LPM_MUX7_3_4232),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N145),
    .I3(N209),
    .I4(N81),
    .I5(N17),
    .O(inst_LPM_MUX7_4_4231)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N401),
    .I3(N465),
    .I4(N337),
    .I5(N273),
    .O(inst_LPM_MUX7_3_4232)
  );
  MUXF7   inst_LPM_MUX8_2_f7 (
    .I0(inst_LPM_MUX8_4_4233),
    .I1(inst_LPM_MUX8_3_4234),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX8_4_4233)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX8_3_4234)
  );
  MUXF7   inst_LPM_MUX9_2_f7 (
    .I0(inst_LPM_MUX9_4_4235),
    .I1(inst_LPM_MUX9_3_4236),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX9_4_4235)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX9_3_4236)
  );
  MUXF7   inst_LPM_MUX10_2_f7 (
    .I0(inst_LPM_MUX10_4_4237),
    .I1(inst_LPM_MUX10_3_4238),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX10_4_4237)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX10_3_4238)
  );
  MUXF7   inst_LPM_MUX13_2_f7 (
    .I0(inst_LPM_MUX13_4_4239),
    .I1(inst_LPM_MUX13_3_4240),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX13_4_4239)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX13_3_4240)
  );
  MUXF7   inst_LPM_MUX11_2_f7 (
    .I0(inst_LPM_MUX11_4_4241),
    .I1(inst_LPM_MUX11_3_4242),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX11_4_4241)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX11_3_4242)
  );
  MUXF7   inst_LPM_MUX12_2_f7 (
    .I0(inst_LPM_MUX12_4_4243),
    .I1(inst_LPM_MUX12_3_4244),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX12_4_4243)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX12_3_4244)
  );
  MUXF7   inst_LPM_MUX16_2_f7 (
    .I0(inst_LPM_MUX16_4_4245),
    .I1(inst_LPM_MUX16_3_4246),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX16_4_4245)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX16_3_4246)
  );
  MUXF7   inst_LPM_MUX14_2_f7 (
    .I0(inst_LPM_MUX14_4_4247),
    .I1(inst_LPM_MUX14_3_4248),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX14_4_4247)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX14_3_4248)
  );
  MUXF7   inst_LPM_MUX15_2_f7 (
    .I0(inst_LPM_MUX15_4_4249),
    .I1(inst_LPM_MUX15_3_4250),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N25),
    .I2(N89),
    .I3(N217),
    .I4(N153),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX15_4_4249)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX15_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N281),
    .I2(N345),
    .I3(N473),
    .I4(N409),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX15_3_4250)
  );
  MUXF7   inst_LPM_MUX19_2_f7 (
    .I0(inst_LPM_MUX19_4_4251),
    .I1(inst_LPM_MUX19_3_4252),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX19_4_4251)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX19_3_4252)
  );
  MUXF7   inst_LPM_MUX17_2_f7 (
    .I0(inst_LPM_MUX17_4_4253),
    .I1(inst_LPM_MUX17_3_4254),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX17_4_4253)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX17_3_4254)
  );
  MUXF7   inst_LPM_MUX18_2_f7 (
    .I0(inst_LPM_MUX18_4_4255),
    .I1(inst_LPM_MUX18_3_4256),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX18_4_4255)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX18_3_4256)
  );
  MUXF7   inst_LPM_MUX20_2_f7 (
    .I0(inst_LPM_MUX20_4_4257),
    .I1(inst_LPM_MUX20_3_4258),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX20_4_4257)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX20_3_4258)
  );
  MUXF7   inst_LPM_MUX21_2_f7 (
    .I0(inst_LPM_MUX21_4_4259),
    .I1(inst_LPM_MUX21_3_4260),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX21_4_4259)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX21_3_4260)
  );
  MUXF7   inst_LPM_MUX22_2_f7 (
    .I0(inst_LPM_MUX22_4_4261),
    .I1(inst_LPM_MUX22_3_4262),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX22_4_4261)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX22_3_4262)
  );
  MUXF7   inst_LPM_MUX23_2_f7 (
    .I0(inst_LPM_MUX23_4_4263),
    .I1(inst_LPM_MUX23_3_4264),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX23_4_4263)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX23_3_4264)
  );
  MUXF7   inst_LPM_MUX26_2_f7 (
    .I0(inst_LPM_MUX26_4_4265),
    .I1(inst_LPM_MUX26_3_4266),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N36),
    .I2(N100),
    .I3(N228),
    .I4(N164),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX26_4_4265)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX26_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N292),
    .I2(N356),
    .I3(N484),
    .I4(N420),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX26_3_4266)
  );
  MUXF7   inst_LPM_MUX24_2_f7 (
    .I0(inst_LPM_MUX24_4_4267),
    .I1(inst_LPM_MUX24_3_4268),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX24_4_4267)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_3 (
    .I0(inst_LPM_FF_1_3610),
    .I1(inst_LPM_FF_2_3609),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX24_3_4268)
  );
  MUXF7   inst_LPM_MUX25_2_f7 (
    .I0(inst_LPM_MUX25_4_4269),
    .I1(inst_LPM_MUX25_3_4270),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N35),
    .I2(N99),
    .I3(N227),
    .I4(N163),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX25_4_4269)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX25_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N291),
    .I2(N355),
    .I3(N483),
    .I4(N419),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX25_3_4270)
  );
  MUXF7   inst_LPM_MUX29_2_f7 (
    .I0(inst_LPM_MUX29_4_4271),
    .I1(inst_LPM_MUX29_3_4272),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N39),
    .I2(N103),
    .I3(N231),
    .I4(N167),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX29_4_4271)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX29_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N295),
    .I2(N359),
    .I3(N487),
    .I4(N423),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX29_3_4272)
  );
  MUXF7   inst_LPM_MUX27_2_f7 (
    .I0(inst_LPM_MUX27_4_4273),
    .I1(inst_LPM_MUX27_3_4274),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N37),
    .I2(N101),
    .I3(N229),
    .I4(N165),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX27_4_4273)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX27_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N293),
    .I2(N357),
    .I3(N485),
    .I4(N421),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX27_3_4274)
  );
  MUXF7   inst_LPM_MUX28_2_f7 (
    .I0(inst_LPM_MUX28_4_4275),
    .I1(inst_LPM_MUX28_3_4276),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N38),
    .I2(N102),
    .I3(N230),
    .I4(N166),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX28_4_4275)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX28_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N294),
    .I2(N358),
    .I3(N486),
    .I4(N422),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX28_3_4276)
  );
  MUXF7   inst_LPM_MUX30_2_f7 (
    .I0(inst_LPM_MUX30_4_4277),
    .I1(inst_LPM_MUX30_3_4278),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N40),
    .I2(N104),
    .I3(N232),
    .I4(N168),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX30_4_4277)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX30_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N296),
    .I2(N360),
    .I3(N488),
    .I4(N424),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX30_3_4278)
  );
  MUXF7   inst_LPM_MUX31_2_f7 (
    .I0(inst_LPM_MUX31_4_4279),
    .I1(inst_LPM_MUX31_3_4280),
    .S(inst_LPM_FF_0_3611),
    .O(basesoc_sram_bus_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N41),
    .I2(N105),
    .I3(N233),
    .I4(N169),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX31_4_4279)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX31_3 (
    .I0(inst_LPM_FF_2_3609),
    .I1(N297),
    .I2(N361),
    .I3(N489),
    .I4(N425),
    .I5(inst_LPM_FF_1_3610),
    .O(inst_LPM_MUX31_3_4280)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>  (
    .I0(\picorv32/mem_addr [15]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(_n4075[2]),
    .I4(_n4075[1]),
    .I5(_n4075[0]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>_4281 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>_4281 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>_4282 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>  (
    .I0(\picorv32/mem_addr [18]),
    .I1(\picorv32/mem_addr [17]),
    .I2(\picorv32/mem_addr [16]),
    .I3(_n4075[5]),
    .I4(_n4075[4]),
    .I5(_n4075[3]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>_4283 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>_4282 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>_4283 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>_4284 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>  (
    .I0(\picorv32/mem_addr [21]),
    .I1(\picorv32/mem_addr [20]),
    .I2(\picorv32/mem_addr [19]),
    .I3(_n4075[8]),
    .I4(_n4075[7]),
    .I5(_n4075[6]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>_4285 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>_4284 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>_4285 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>_4286 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>  (
    .I0(\picorv32/mem_addr [24]),
    .I1(\picorv32/mem_addr [23]),
    .I2(\picorv32/mem_addr [22]),
    .I3(_n4075[11]),
    .I4(_n4075[10]),
    .I5(_n4075[9]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>_4287 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>_4286 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>_4287 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>_4288 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>  (
    .I0(\picorv32/mem_addr [27]),
    .I1(\picorv32/mem_addr [26]),
    .I2(\picorv32/mem_addr [25]),
    .I3(_n4075[14]),
    .I4(_n4075[13]),
    .I5(_n4075[12]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>_4289 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>_4288 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>_4289 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>_4290 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .I3(_n4075[17]),
    .I4(_n4075[16]),
    .I5(_n4075[15]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>_4291 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>_4290 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>_4291 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>_4292 )
  );
  LUT4 #(
    .INIT ( 16'h0009 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>  (
    .I0(\picorv32/mem_addr [31]),
    .I1(_n4075[18]),
    .I2(_n4075[20]),
    .I3(_n4075[19]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>_4293 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>_4292 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>_4293 ),
    .O(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 20 ),
    .CLKOUT0_DIVIDE ( 2 ),
    .CLKOUT1_DIVIDE ( 2 ),
    .CLKOUT2_DIVIDE ( 4 ),
    .CLKOUT3_DIVIDE ( 4 ),
    .CLKOUT4_DIVIDE ( 8 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 3 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 270.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 270.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_crg_pll_adv_CLKOUT1_UNCONNECTED),
    .DEN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tccdcon_ready),
    .CLKIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DWE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(NLW_crg_pll_adv_CLKOUT4_UNCONNECTED),
    .REL(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DI({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk4x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[16]),
    .D3(ddrphy_record3_wrdata[0]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[0]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[0]),
    .D4(basesoc_sdram_master_p0_wrdata[16]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[17]),
    .D3(ddrphy_record3_wrdata[1]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[1]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[1]),
    .D4(basesoc_sdram_master_p0_wrdata[17]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_2473 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[18]),
    .D3(ddrphy_record3_wrdata[2]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[2]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[2]),
    .D4(basesoc_sdram_master_p0_wrdata[18]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[19]),
    .D3(ddrphy_record3_wrdata[3]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[3]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[3]),
    .D4(basesoc_sdram_master_p0_wrdata[19]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[20]),
    .D3(ddrphy_record3_wrdata[4]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[4]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[4]),
    .D4(basesoc_sdram_master_p0_wrdata[20]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[21]),
    .D3(ddrphy_record3_wrdata[5]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[5]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[5]),
    .D4(basesoc_sdram_master_p0_wrdata[21]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[22]),
    .D3(ddrphy_record3_wrdata[6]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[6]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[6]),
    .D4(basesoc_sdram_master_p0_wrdata[22]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[23]),
    .D3(ddrphy_record3_wrdata[7]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[7]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[7]),
    .D4(basesoc_sdram_master_p0_wrdata[23]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[24]),
    .D3(ddrphy_record3_wrdata[8]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[8]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[8]),
    .D4(basesoc_sdram_master_p0_wrdata[24]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[25]),
    .D3(ddrphy_record3_wrdata[9]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[9]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[9]),
    .D4(basesoc_sdram_master_p0_wrdata[25]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[26]),
    .D3(ddrphy_record3_wrdata[10]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[10]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[10]),
    .D4(basesoc_sdram_master_p0_wrdata[26]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[27]),
    .D3(ddrphy_record3_wrdata[11]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[11]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[11]),
    .D4(basesoc_sdram_master_p0_wrdata[27]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[28]),
    .D3(ddrphy_record3_wrdata[12]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[12]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[12]),
    .D4(basesoc_sdram_master_p0_wrdata[28]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[29]),
    .D3(ddrphy_record3_wrdata[13]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[13]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[13]),
    .D4(basesoc_sdram_master_p0_wrdata[29]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[30]),
    .D3(ddrphy_record3_wrdata[14]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[14]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[14]),
    .D4(basesoc_sdram_master_p0_wrdata[30]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[31]),
    .D3(ddrphy_record3_wrdata[15]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[15]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_817),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[15]),
    .D4(basesoc_sdram_master_p0_wrdata[31]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_817),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_817)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_233),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_234),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[0]),
    .Q2(ddrphy_record0_rddata[0]),
    .Q1(ddrphy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[0]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[1]),
    .Q2(ddrphy_record0_rddata[1]),
    .Q1(ddrphy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[1]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[2]),
    .Q2(ddrphy_record0_rddata[2]),
    .Q1(ddrphy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[2]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_2492 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[3]),
    .Q2(ddrphy_record0_rddata[3]),
    .Q1(ddrphy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[3]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[4]),
    .Q2(ddrphy_record0_rddata[4]),
    .Q1(ddrphy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[4]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[5]),
    .Q2(ddrphy_record0_rddata[5]),
    .Q1(ddrphy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[5]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[6]),
    .Q2(ddrphy_record0_rddata[6]),
    .Q1(ddrphy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[6]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[7]),
    .Q2(ddrphy_record0_rddata[7]),
    .Q1(ddrphy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[7]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[8]),
    .Q2(ddrphy_record0_rddata[8]),
    .Q1(ddrphy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[8]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[9]),
    .Q2(ddrphy_record0_rddata[9]),
    .Q1(ddrphy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[9]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[10]),
    .Q2(ddrphy_record0_rddata[10]),
    .Q1(ddrphy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[10]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[11]),
    .Q2(ddrphy_record0_rddata[11]),
    .Q1(ddrphy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[11]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[12]),
    .Q2(ddrphy_record0_rddata[12]),
    .Q1(ddrphy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[12]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[13]),
    .Q2(ddrphy_record0_rddata[13]),
    .Q1(ddrphy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[13]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[14]),
    .Q2(ddrphy_record0_rddata[14]),
    .Q1(ddrphy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[14]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[15]),
    .Q2(ddrphy_record0_rddata[15]),
    .Q1(ddrphy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[15]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_767),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_5 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_2509 (
    .D0(basesoc_sdram_tccdcon_ready),
    .D1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_440_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_p_OBUF_364)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_440_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_n_OBUF_366)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(ddrphy_dq_o[0]),
    .T(ddrphy_dq_t[0]),
    .O(ddrphy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(ddrphy_dq_o[1]),
    .T(ddrphy_dq_t[1]),
    .O(ddrphy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(ddrphy_dq_o[2]),
    .T(ddrphy_dq_t[2]),
    .O(ddrphy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(ddrphy_dq_o[3]),
    .T(ddrphy_dq_t[3]),
    .O(ddrphy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(ddrphy_dq_o[4]),
    .T(ddrphy_dq_t[4]),
    .O(ddrphy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_2516 (
    .I(ddrphy_dq_o[5]),
    .T(ddrphy_dq_t[5]),
    .O(ddrphy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(ddrphy_dq_o[6]),
    .T(ddrphy_dq_t[6]),
    .O(ddrphy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(ddrphy_dq_o[7]),
    .T(ddrphy_dq_t[7]),
    .O(ddrphy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(ddrphy_dq_o[8]),
    .T(ddrphy_dq_t[8]),
    .O(ddrphy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(ddrphy_dq_o[9]),
    .T(ddrphy_dq_t[9]),
    .O(ddrphy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(ddrphy_dq_o[10]),
    .T(ddrphy_dq_t[10]),
    .O(ddrphy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(ddrphy_dq_o[11]),
    .T(ddrphy_dq_t[11]),
    .O(ddrphy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(ddrphy_dq_o[12]),
    .T(ddrphy_dq_t[12]),
    .O(ddrphy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(ddrphy_dq_o[13]),
    .T(ddrphy_dq_t[13]),
    .O(ddrphy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(ddrphy_dq_o[14]),
    .T(ddrphy_dq_t[14]),
    .O(ddrphy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(ddrphy_dq_o[15]),
    .T(ddrphy_dq_t[15]),
    .O(ddrphy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_6 (
    .I(ddrphy_dqs_o[0]),
    .T(ddrphy_dqs_t[0]),
    .O(ddram_dqs[0])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_1 (
    .I(ddrphy_dqs_o[1]),
    .T(ddrphy_dqs_t[1]),
    .O(ddram_dqs[1])
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_7 (
    .SHIFT(basesoc_sdram_tccdcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_1635_o ),
    .DOUT(dna_do)
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<63>  (
    .CI(\picorv32/Mcount_count_cycle_cy [62]),
    .LI(\picorv32/Mcount_count_cycle_xor<63>_rt_9156 ),
    .O(\picorv32/Result<63>1 )
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<62>  (
    .CI(\picorv32/Mcount_count_cycle_cy [61]),
    .LI(\picorv32/Mcount_count_cycle_cy<62>_rt_8974 ),
    .O(\picorv32/Result<62>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<62>  (
    .CI(\picorv32/Mcount_count_cycle_cy [61]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<62>_rt_8974 ),
    .O(\picorv32/Mcount_count_cycle_cy [62])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<61>  (
    .CI(\picorv32/Mcount_count_cycle_cy [60]),
    .LI(\picorv32/Mcount_count_cycle_cy<61>_rt_8975 ),
    .O(\picorv32/Result<61>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<61>  (
    .CI(\picorv32/Mcount_count_cycle_cy [60]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<61>_rt_8975 ),
    .O(\picorv32/Mcount_count_cycle_cy [61])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<60>  (
    .CI(\picorv32/Mcount_count_cycle_cy [59]),
    .LI(\picorv32/Mcount_count_cycle_cy<60>_rt_8976 ),
    .O(\picorv32/Result<60>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<60>  (
    .CI(\picorv32/Mcount_count_cycle_cy [59]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<60>_rt_8976 ),
    .O(\picorv32/Mcount_count_cycle_cy [60])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<59>  (
    .CI(\picorv32/Mcount_count_cycle_cy [58]),
    .LI(\picorv32/Mcount_count_cycle_cy<59>_rt_8977 ),
    .O(\picorv32/Result<59>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<59>  (
    .CI(\picorv32/Mcount_count_cycle_cy [58]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<59>_rt_8977 ),
    .O(\picorv32/Mcount_count_cycle_cy [59])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<58>  (
    .CI(\picorv32/Mcount_count_cycle_cy [57]),
    .LI(\picorv32/Mcount_count_cycle_cy<58>_rt_8978 ),
    .O(\picorv32/Result<58>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<58>  (
    .CI(\picorv32/Mcount_count_cycle_cy [57]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<58>_rt_8978 ),
    .O(\picorv32/Mcount_count_cycle_cy [58])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<57>  (
    .CI(\picorv32/Mcount_count_cycle_cy [56]),
    .LI(\picorv32/Mcount_count_cycle_cy<57>_rt_8979 ),
    .O(\picorv32/Result<57>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<57>  (
    .CI(\picorv32/Mcount_count_cycle_cy [56]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<57>_rt_8979 ),
    .O(\picorv32/Mcount_count_cycle_cy [57])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<56>  (
    .CI(\picorv32/Mcount_count_cycle_cy [55]),
    .LI(\picorv32/Mcount_count_cycle_cy<56>_rt_8980 ),
    .O(\picorv32/Result<56>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<56>  (
    .CI(\picorv32/Mcount_count_cycle_cy [55]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<56>_rt_8980 ),
    .O(\picorv32/Mcount_count_cycle_cy [56])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<55>  (
    .CI(\picorv32/Mcount_count_cycle_cy [54]),
    .LI(\picorv32/Mcount_count_cycle_cy<55>_rt_8981 ),
    .O(\picorv32/Result<55>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<55>  (
    .CI(\picorv32/Mcount_count_cycle_cy [54]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<55>_rt_8981 ),
    .O(\picorv32/Mcount_count_cycle_cy [55])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<54>  (
    .CI(\picorv32/Mcount_count_cycle_cy [53]),
    .LI(\picorv32/Mcount_count_cycle_cy<54>_rt_8982 ),
    .O(\picorv32/Result<54>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<54>  (
    .CI(\picorv32/Mcount_count_cycle_cy [53]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<54>_rt_8982 ),
    .O(\picorv32/Mcount_count_cycle_cy [54])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<53>  (
    .CI(\picorv32/Mcount_count_cycle_cy [52]),
    .LI(\picorv32/Mcount_count_cycle_cy<53>_rt_8983 ),
    .O(\picorv32/Result<53>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<53>  (
    .CI(\picorv32/Mcount_count_cycle_cy [52]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<53>_rt_8983 ),
    .O(\picorv32/Mcount_count_cycle_cy [53])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<52>  (
    .CI(\picorv32/Mcount_count_cycle_cy [51]),
    .LI(\picorv32/Mcount_count_cycle_cy<52>_rt_8984 ),
    .O(\picorv32/Result<52>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<52>  (
    .CI(\picorv32/Mcount_count_cycle_cy [51]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<52>_rt_8984 ),
    .O(\picorv32/Mcount_count_cycle_cy [52])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<51>  (
    .CI(\picorv32/Mcount_count_cycle_cy [50]),
    .LI(\picorv32/Mcount_count_cycle_cy<51>_rt_8985 ),
    .O(\picorv32/Result<51>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<51>  (
    .CI(\picorv32/Mcount_count_cycle_cy [50]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<51>_rt_8985 ),
    .O(\picorv32/Mcount_count_cycle_cy [51])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<50>  (
    .CI(\picorv32/Mcount_count_cycle_cy [49]),
    .LI(\picorv32/Mcount_count_cycle_cy<50>_rt_8986 ),
    .O(\picorv32/Result<50>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<50>  (
    .CI(\picorv32/Mcount_count_cycle_cy [49]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<50>_rt_8986 ),
    .O(\picorv32/Mcount_count_cycle_cy [50])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<49>  (
    .CI(\picorv32/Mcount_count_cycle_cy [48]),
    .LI(\picorv32/Mcount_count_cycle_cy<49>_rt_8987 ),
    .O(\picorv32/Result<49>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<49>  (
    .CI(\picorv32/Mcount_count_cycle_cy [48]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<49>_rt_8987 ),
    .O(\picorv32/Mcount_count_cycle_cy [49])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<48>  (
    .CI(\picorv32/Mcount_count_cycle_cy [47]),
    .LI(\picorv32/Mcount_count_cycle_cy<48>_rt_8988 ),
    .O(\picorv32/Result<48>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<48>  (
    .CI(\picorv32/Mcount_count_cycle_cy [47]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<48>_rt_8988 ),
    .O(\picorv32/Mcount_count_cycle_cy [48])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<47>  (
    .CI(\picorv32/Mcount_count_cycle_cy [46]),
    .LI(\picorv32/Mcount_count_cycle_cy<47>_rt_8989 ),
    .O(\picorv32/Result<47>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<47>  (
    .CI(\picorv32/Mcount_count_cycle_cy [46]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<47>_rt_8989 ),
    .O(\picorv32/Mcount_count_cycle_cy [47])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<46>  (
    .CI(\picorv32/Mcount_count_cycle_cy [45]),
    .LI(\picorv32/Mcount_count_cycle_cy<46>_rt_8990 ),
    .O(\picorv32/Result<46>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<46>  (
    .CI(\picorv32/Mcount_count_cycle_cy [45]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<46>_rt_8990 ),
    .O(\picorv32/Mcount_count_cycle_cy [46])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<45>  (
    .CI(\picorv32/Mcount_count_cycle_cy [44]),
    .LI(\picorv32/Mcount_count_cycle_cy<45>_rt_8991 ),
    .O(\picorv32/Result<45>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<45>  (
    .CI(\picorv32/Mcount_count_cycle_cy [44]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<45>_rt_8991 ),
    .O(\picorv32/Mcount_count_cycle_cy [45])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<44>  (
    .CI(\picorv32/Mcount_count_cycle_cy [43]),
    .LI(\picorv32/Mcount_count_cycle_cy<44>_rt_8992 ),
    .O(\picorv32/Result<44>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<44>  (
    .CI(\picorv32/Mcount_count_cycle_cy [43]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<44>_rt_8992 ),
    .O(\picorv32/Mcount_count_cycle_cy [44])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<43>  (
    .CI(\picorv32/Mcount_count_cycle_cy [42]),
    .LI(\picorv32/Mcount_count_cycle_cy<43>_rt_8993 ),
    .O(\picorv32/Result<43>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<43>  (
    .CI(\picorv32/Mcount_count_cycle_cy [42]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<43>_rt_8993 ),
    .O(\picorv32/Mcount_count_cycle_cy [43])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<42>  (
    .CI(\picorv32/Mcount_count_cycle_cy [41]),
    .LI(\picorv32/Mcount_count_cycle_cy<42>_rt_8994 ),
    .O(\picorv32/Result<42>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<42>  (
    .CI(\picorv32/Mcount_count_cycle_cy [41]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<42>_rt_8994 ),
    .O(\picorv32/Mcount_count_cycle_cy [42])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<41>  (
    .CI(\picorv32/Mcount_count_cycle_cy [40]),
    .LI(\picorv32/Mcount_count_cycle_cy<41>_rt_8995 ),
    .O(\picorv32/Result<41>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<41>  (
    .CI(\picorv32/Mcount_count_cycle_cy [40]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<41>_rt_8995 ),
    .O(\picorv32/Mcount_count_cycle_cy [41])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<40>  (
    .CI(\picorv32/Mcount_count_cycle_cy [39]),
    .LI(\picorv32/Mcount_count_cycle_cy<40>_rt_8996 ),
    .O(\picorv32/Result<40>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<40>  (
    .CI(\picorv32/Mcount_count_cycle_cy [39]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<40>_rt_8996 ),
    .O(\picorv32/Mcount_count_cycle_cy [40])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<39>  (
    .CI(\picorv32/Mcount_count_cycle_cy [38]),
    .LI(\picorv32/Mcount_count_cycle_cy<39>_rt_8997 ),
    .O(\picorv32/Result<39>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<39>  (
    .CI(\picorv32/Mcount_count_cycle_cy [38]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<39>_rt_8997 ),
    .O(\picorv32/Mcount_count_cycle_cy [39])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<38>  (
    .CI(\picorv32/Mcount_count_cycle_cy [37]),
    .LI(\picorv32/Mcount_count_cycle_cy<38>_rt_8998 ),
    .O(\picorv32/Result<38>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<38>  (
    .CI(\picorv32/Mcount_count_cycle_cy [37]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<38>_rt_8998 ),
    .O(\picorv32/Mcount_count_cycle_cy [38])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<37>  (
    .CI(\picorv32/Mcount_count_cycle_cy [36]),
    .LI(\picorv32/Mcount_count_cycle_cy<37>_rt_8999 ),
    .O(\picorv32/Result<37>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<37>  (
    .CI(\picorv32/Mcount_count_cycle_cy [36]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<37>_rt_8999 ),
    .O(\picorv32/Mcount_count_cycle_cy [37])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<36>  (
    .CI(\picorv32/Mcount_count_cycle_cy [35]),
    .LI(\picorv32/Mcount_count_cycle_cy<36>_rt_9000 ),
    .O(\picorv32/Result<36>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<36>  (
    .CI(\picorv32/Mcount_count_cycle_cy [35]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<36>_rt_9000 ),
    .O(\picorv32/Mcount_count_cycle_cy [36])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<35>  (
    .CI(\picorv32/Mcount_count_cycle_cy [34]),
    .LI(\picorv32/Mcount_count_cycle_cy<35>_rt_9001 ),
    .O(\picorv32/Result<35>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<35>  (
    .CI(\picorv32/Mcount_count_cycle_cy [34]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<35>_rt_9001 ),
    .O(\picorv32/Mcount_count_cycle_cy [35])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<34>  (
    .CI(\picorv32/Mcount_count_cycle_cy [33]),
    .LI(\picorv32/Mcount_count_cycle_cy<34>_rt_9002 ),
    .O(\picorv32/Result<34>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<34>  (
    .CI(\picorv32/Mcount_count_cycle_cy [33]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<34>_rt_9002 ),
    .O(\picorv32/Mcount_count_cycle_cy [34])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<33>  (
    .CI(\picorv32/Mcount_count_cycle_cy [32]),
    .LI(\picorv32/Mcount_count_cycle_cy<33>_rt_9003 ),
    .O(\picorv32/Result<33>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<33>  (
    .CI(\picorv32/Mcount_count_cycle_cy [32]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<33>_rt_9003 ),
    .O(\picorv32/Mcount_count_cycle_cy [33])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<32>  (
    .CI(\picorv32/Mcount_count_cycle_cy [31]),
    .LI(\picorv32/Mcount_count_cycle_cy<32>_rt_9004 ),
    .O(\picorv32/Result<32>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<32>  (
    .CI(\picorv32/Mcount_count_cycle_cy [31]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<32>_rt_9004 ),
    .O(\picorv32/Mcount_count_cycle_cy [32])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<31>  (
    .CI(\picorv32/Mcount_count_cycle_cy [30]),
    .LI(\picorv32/Mcount_count_cycle_cy<31>_rt_9005 ),
    .O(\picorv32/Result<31>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<31>  (
    .CI(\picorv32/Mcount_count_cycle_cy [30]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<31>_rt_9005 ),
    .O(\picorv32/Mcount_count_cycle_cy [31])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<30>  (
    .CI(\picorv32/Mcount_count_cycle_cy [29]),
    .LI(\picorv32/Mcount_count_cycle_cy<30>_rt_9006 ),
    .O(\picorv32/Result<30>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<30>  (
    .CI(\picorv32/Mcount_count_cycle_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<30>_rt_9006 ),
    .O(\picorv32/Mcount_count_cycle_cy [30])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<29>  (
    .CI(\picorv32/Mcount_count_cycle_cy [28]),
    .LI(\picorv32/Mcount_count_cycle_cy<29>_rt_9007 ),
    .O(\picorv32/Result<29>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<29>  (
    .CI(\picorv32/Mcount_count_cycle_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<29>_rt_9007 ),
    .O(\picorv32/Mcount_count_cycle_cy [29])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<28>  (
    .CI(\picorv32/Mcount_count_cycle_cy [27]),
    .LI(\picorv32/Mcount_count_cycle_cy<28>_rt_9008 ),
    .O(\picorv32/Result<28>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<28>  (
    .CI(\picorv32/Mcount_count_cycle_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<28>_rt_9008 ),
    .O(\picorv32/Mcount_count_cycle_cy [28])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<27>  (
    .CI(\picorv32/Mcount_count_cycle_cy [26]),
    .LI(\picorv32/Mcount_count_cycle_cy<27>_rt_9009 ),
    .O(\picorv32/Result<27>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<27>  (
    .CI(\picorv32/Mcount_count_cycle_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<27>_rt_9009 ),
    .O(\picorv32/Mcount_count_cycle_cy [27])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<26>  (
    .CI(\picorv32/Mcount_count_cycle_cy [25]),
    .LI(\picorv32/Mcount_count_cycle_cy<26>_rt_9010 ),
    .O(\picorv32/Result<26>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<26>  (
    .CI(\picorv32/Mcount_count_cycle_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<26>_rt_9010 ),
    .O(\picorv32/Mcount_count_cycle_cy [26])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<25>  (
    .CI(\picorv32/Mcount_count_cycle_cy [24]),
    .LI(\picorv32/Mcount_count_cycle_cy<25>_rt_9011 ),
    .O(\picorv32/Result<25>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<25>  (
    .CI(\picorv32/Mcount_count_cycle_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<25>_rt_9011 ),
    .O(\picorv32/Mcount_count_cycle_cy [25])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<24>  (
    .CI(\picorv32/Mcount_count_cycle_cy [23]),
    .LI(\picorv32/Mcount_count_cycle_cy<24>_rt_9012 ),
    .O(\picorv32/Result<24>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<24>  (
    .CI(\picorv32/Mcount_count_cycle_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<24>_rt_9012 ),
    .O(\picorv32/Mcount_count_cycle_cy [24])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<23>  (
    .CI(\picorv32/Mcount_count_cycle_cy [22]),
    .LI(\picorv32/Mcount_count_cycle_cy<23>_rt_9013 ),
    .O(\picorv32/Result<23>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<23>  (
    .CI(\picorv32/Mcount_count_cycle_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<23>_rt_9013 ),
    .O(\picorv32/Mcount_count_cycle_cy [23])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<22>  (
    .CI(\picorv32/Mcount_count_cycle_cy [21]),
    .LI(\picorv32/Mcount_count_cycle_cy<22>_rt_9014 ),
    .O(\picorv32/Result<22>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<22>  (
    .CI(\picorv32/Mcount_count_cycle_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<22>_rt_9014 ),
    .O(\picorv32/Mcount_count_cycle_cy [22])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<21>  (
    .CI(\picorv32/Mcount_count_cycle_cy [20]),
    .LI(\picorv32/Mcount_count_cycle_cy<21>_rt_9015 ),
    .O(\picorv32/Result<21>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<21>  (
    .CI(\picorv32/Mcount_count_cycle_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<21>_rt_9015 ),
    .O(\picorv32/Mcount_count_cycle_cy [21])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<20>  (
    .CI(\picorv32/Mcount_count_cycle_cy [19]),
    .LI(\picorv32/Mcount_count_cycle_cy<20>_rt_9016 ),
    .O(\picorv32/Result<20>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<20>  (
    .CI(\picorv32/Mcount_count_cycle_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<20>_rt_9016 ),
    .O(\picorv32/Mcount_count_cycle_cy [20])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<19>  (
    .CI(\picorv32/Mcount_count_cycle_cy [18]),
    .LI(\picorv32/Mcount_count_cycle_cy<19>_rt_9017 ),
    .O(\picorv32/Result<19>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<19>  (
    .CI(\picorv32/Mcount_count_cycle_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<19>_rt_9017 ),
    .O(\picorv32/Mcount_count_cycle_cy [19])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<18>  (
    .CI(\picorv32/Mcount_count_cycle_cy [17]),
    .LI(\picorv32/Mcount_count_cycle_cy<18>_rt_9018 ),
    .O(\picorv32/Result<18>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<18>  (
    .CI(\picorv32/Mcount_count_cycle_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<18>_rt_9018 ),
    .O(\picorv32/Mcount_count_cycle_cy [18])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<17>  (
    .CI(\picorv32/Mcount_count_cycle_cy [16]),
    .LI(\picorv32/Mcount_count_cycle_cy<17>_rt_9019 ),
    .O(\picorv32/Result<17>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<17>  (
    .CI(\picorv32/Mcount_count_cycle_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<17>_rt_9019 ),
    .O(\picorv32/Mcount_count_cycle_cy [17])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<16>  (
    .CI(\picorv32/Mcount_count_cycle_cy [15]),
    .LI(\picorv32/Mcount_count_cycle_cy<16>_rt_9020 ),
    .O(\picorv32/Result<16>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<16>  (
    .CI(\picorv32/Mcount_count_cycle_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<16>_rt_9020 ),
    .O(\picorv32/Mcount_count_cycle_cy [16])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<15>  (
    .CI(\picorv32/Mcount_count_cycle_cy [14]),
    .LI(\picorv32/Mcount_count_cycle_cy<15>_rt_9021 ),
    .O(\picorv32/Result<15>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<15>  (
    .CI(\picorv32/Mcount_count_cycle_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<15>_rt_9021 ),
    .O(\picorv32/Mcount_count_cycle_cy [15])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<14>  (
    .CI(\picorv32/Mcount_count_cycle_cy [13]),
    .LI(\picorv32/Mcount_count_cycle_cy<14>_rt_9022 ),
    .O(\picorv32/Result<14>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<14>  (
    .CI(\picorv32/Mcount_count_cycle_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<14>_rt_9022 ),
    .O(\picorv32/Mcount_count_cycle_cy [14])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<13>  (
    .CI(\picorv32/Mcount_count_cycle_cy [12]),
    .LI(\picorv32/Mcount_count_cycle_cy<13>_rt_9023 ),
    .O(\picorv32/Result<13>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<13>  (
    .CI(\picorv32/Mcount_count_cycle_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<13>_rt_9023 ),
    .O(\picorv32/Mcount_count_cycle_cy [13])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<12>  (
    .CI(\picorv32/Mcount_count_cycle_cy [11]),
    .LI(\picorv32/Mcount_count_cycle_cy<12>_rt_9024 ),
    .O(\picorv32/Result<12>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<12>  (
    .CI(\picorv32/Mcount_count_cycle_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<12>_rt_9024 ),
    .O(\picorv32/Mcount_count_cycle_cy [12])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<11>  (
    .CI(\picorv32/Mcount_count_cycle_cy [10]),
    .LI(\picorv32/Mcount_count_cycle_cy<11>_rt_9025 ),
    .O(\picorv32/Result<11>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<11>  (
    .CI(\picorv32/Mcount_count_cycle_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<11>_rt_9025 ),
    .O(\picorv32/Mcount_count_cycle_cy [11])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<10>  (
    .CI(\picorv32/Mcount_count_cycle_cy [9]),
    .LI(\picorv32/Mcount_count_cycle_cy<10>_rt_9026 ),
    .O(\picorv32/Result<10>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<10>  (
    .CI(\picorv32/Mcount_count_cycle_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<10>_rt_9026 ),
    .O(\picorv32/Mcount_count_cycle_cy [10])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<9>  (
    .CI(\picorv32/Mcount_count_cycle_cy [8]),
    .LI(\picorv32/Mcount_count_cycle_cy<9>_rt_9027 ),
    .O(\picorv32/Result<9>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<9>  (
    .CI(\picorv32/Mcount_count_cycle_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<9>_rt_9027 ),
    .O(\picorv32/Mcount_count_cycle_cy [9])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<8>  (
    .CI(\picorv32/Mcount_count_cycle_cy [7]),
    .LI(\picorv32/Mcount_count_cycle_cy<8>_rt_9028 ),
    .O(\picorv32/Result<8>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<8>  (
    .CI(\picorv32/Mcount_count_cycle_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<8>_rt_9028 ),
    .O(\picorv32/Mcount_count_cycle_cy [8])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<7>  (
    .CI(\picorv32/Mcount_count_cycle_cy [6]),
    .LI(\picorv32/Mcount_count_cycle_cy<7>_rt_9029 ),
    .O(\picorv32/Result<7>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<7>  (
    .CI(\picorv32/Mcount_count_cycle_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<7>_rt_9029 ),
    .O(\picorv32/Mcount_count_cycle_cy [7])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<6>  (
    .CI(\picorv32/Mcount_count_cycle_cy [5]),
    .LI(\picorv32/Mcount_count_cycle_cy<6>_rt_9030 ),
    .O(\picorv32/Result<6>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<6>  (
    .CI(\picorv32/Mcount_count_cycle_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<6>_rt_9030 ),
    .O(\picorv32/Mcount_count_cycle_cy [6])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<5>  (
    .CI(\picorv32/Mcount_count_cycle_cy [4]),
    .LI(\picorv32/Mcount_count_cycle_cy<5>_rt_9031 ),
    .O(\picorv32/Result<5>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<5>  (
    .CI(\picorv32/Mcount_count_cycle_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<5>_rt_9031 ),
    .O(\picorv32/Mcount_count_cycle_cy [5])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<4>  (
    .CI(\picorv32/Mcount_count_cycle_cy [3]),
    .LI(\picorv32/Mcount_count_cycle_cy<4>_rt_9032 ),
    .O(\picorv32/Result<4>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<4>  (
    .CI(\picorv32/Mcount_count_cycle_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<4>_rt_9032 ),
    .O(\picorv32/Mcount_count_cycle_cy [4])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<3>  (
    .CI(\picorv32/Mcount_count_cycle_cy [2]),
    .LI(\picorv32/Mcount_count_cycle_cy<3>_rt_9033 ),
    .O(\picorv32/Result<3>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<3>  (
    .CI(\picorv32/Mcount_count_cycle_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<3>_rt_9033 ),
    .O(\picorv32/Mcount_count_cycle_cy [3])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<2>  (
    .CI(\picorv32/Mcount_count_cycle_cy [1]),
    .LI(\picorv32/Mcount_count_cycle_cy<2>_rt_9034 ),
    .O(\picorv32/Result<2>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<2>  (
    .CI(\picorv32/Mcount_count_cycle_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<2>_rt_9034 ),
    .O(\picorv32/Mcount_count_cycle_cy [2])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<1>  (
    .CI(\picorv32/Mcount_count_cycle_cy [0]),
    .LI(\picorv32/Mcount_count_cycle_cy<1>_rt_9035 ),
    .O(\picorv32/Result<1>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<1>  (
    .CI(\picorv32/Mcount_count_cycle_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<1>_rt_9035 ),
    .O(\picorv32/Mcount_count_cycle_cy [1])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Mcount_count_cycle_lut [0]),
    .O(\picorv32/Result<0>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Mcount_count_cycle_lut [0]),
    .O(\picorv32/Mcount_count_cycle_cy [0])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<63>  (
    .CI(\picorv32/Mcount_count_instr_cy [62]),
    .LI(\picorv32/Mcount_count_instr_xor<63>_rt_9157 ),
    .O(\picorv32/Result [63])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<62>  (
    .CI(\picorv32/Mcount_count_instr_cy [61]),
    .LI(\picorv32/Mcount_count_instr_cy<62>_rt_9036 ),
    .O(\picorv32/Result [62])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<62>  (
    .CI(\picorv32/Mcount_count_instr_cy [61]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<62>_rt_9036 ),
    .O(\picorv32/Mcount_count_instr_cy [62])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<61>  (
    .CI(\picorv32/Mcount_count_instr_cy [60]),
    .LI(\picorv32/Mcount_count_instr_cy<61>_rt_9037 ),
    .O(\picorv32/Result [61])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<61>  (
    .CI(\picorv32/Mcount_count_instr_cy [60]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<61>_rt_9037 ),
    .O(\picorv32/Mcount_count_instr_cy [61])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<60>  (
    .CI(\picorv32/Mcount_count_instr_cy [59]),
    .LI(\picorv32/Mcount_count_instr_cy<60>_rt_9038 ),
    .O(\picorv32/Result [60])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<60>  (
    .CI(\picorv32/Mcount_count_instr_cy [59]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<60>_rt_9038 ),
    .O(\picorv32/Mcount_count_instr_cy [60])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<59>  (
    .CI(\picorv32/Mcount_count_instr_cy [58]),
    .LI(\picorv32/Mcount_count_instr_cy<59>_rt_9039 ),
    .O(\picorv32/Result [59])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<59>  (
    .CI(\picorv32/Mcount_count_instr_cy [58]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<59>_rt_9039 ),
    .O(\picorv32/Mcount_count_instr_cy [59])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<58>  (
    .CI(\picorv32/Mcount_count_instr_cy [57]),
    .LI(\picorv32/Mcount_count_instr_cy<58>_rt_9040 ),
    .O(\picorv32/Result [58])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<58>  (
    .CI(\picorv32/Mcount_count_instr_cy [57]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<58>_rt_9040 ),
    .O(\picorv32/Mcount_count_instr_cy [58])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<57>  (
    .CI(\picorv32/Mcount_count_instr_cy [56]),
    .LI(\picorv32/Mcount_count_instr_cy<57>_rt_9041 ),
    .O(\picorv32/Result [57])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<57>  (
    .CI(\picorv32/Mcount_count_instr_cy [56]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<57>_rt_9041 ),
    .O(\picorv32/Mcount_count_instr_cy [57])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<56>  (
    .CI(\picorv32/Mcount_count_instr_cy [55]),
    .LI(\picorv32/Mcount_count_instr_cy<56>_rt_9042 ),
    .O(\picorv32/Result [56])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<56>  (
    .CI(\picorv32/Mcount_count_instr_cy [55]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<56>_rt_9042 ),
    .O(\picorv32/Mcount_count_instr_cy [56])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<55>  (
    .CI(\picorv32/Mcount_count_instr_cy [54]),
    .LI(\picorv32/Mcount_count_instr_cy<55>_rt_9043 ),
    .O(\picorv32/Result [55])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<55>  (
    .CI(\picorv32/Mcount_count_instr_cy [54]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<55>_rt_9043 ),
    .O(\picorv32/Mcount_count_instr_cy [55])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<54>  (
    .CI(\picorv32/Mcount_count_instr_cy [53]),
    .LI(\picorv32/Mcount_count_instr_cy<54>_rt_9044 ),
    .O(\picorv32/Result [54])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<54>  (
    .CI(\picorv32/Mcount_count_instr_cy [53]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<54>_rt_9044 ),
    .O(\picorv32/Mcount_count_instr_cy [54])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<53>  (
    .CI(\picorv32/Mcount_count_instr_cy [52]),
    .LI(\picorv32/Mcount_count_instr_cy<53>_rt_9045 ),
    .O(\picorv32/Result [53])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<53>  (
    .CI(\picorv32/Mcount_count_instr_cy [52]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<53>_rt_9045 ),
    .O(\picorv32/Mcount_count_instr_cy [53])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<52>  (
    .CI(\picorv32/Mcount_count_instr_cy [51]),
    .LI(\picorv32/Mcount_count_instr_cy<52>_rt_9046 ),
    .O(\picorv32/Result [52])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<52>  (
    .CI(\picorv32/Mcount_count_instr_cy [51]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<52>_rt_9046 ),
    .O(\picorv32/Mcount_count_instr_cy [52])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<51>  (
    .CI(\picorv32/Mcount_count_instr_cy [50]),
    .LI(\picorv32/Mcount_count_instr_cy<51>_rt_9047 ),
    .O(\picorv32/Result [51])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<51>  (
    .CI(\picorv32/Mcount_count_instr_cy [50]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<51>_rt_9047 ),
    .O(\picorv32/Mcount_count_instr_cy [51])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<50>  (
    .CI(\picorv32/Mcount_count_instr_cy [49]),
    .LI(\picorv32/Mcount_count_instr_cy<50>_rt_9048 ),
    .O(\picorv32/Result [50])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<50>  (
    .CI(\picorv32/Mcount_count_instr_cy [49]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<50>_rt_9048 ),
    .O(\picorv32/Mcount_count_instr_cy [50])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<49>  (
    .CI(\picorv32/Mcount_count_instr_cy [48]),
    .LI(\picorv32/Mcount_count_instr_cy<49>_rt_9049 ),
    .O(\picorv32/Result [49])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<49>  (
    .CI(\picorv32/Mcount_count_instr_cy [48]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<49>_rt_9049 ),
    .O(\picorv32/Mcount_count_instr_cy [49])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<48>  (
    .CI(\picorv32/Mcount_count_instr_cy [47]),
    .LI(\picorv32/Mcount_count_instr_cy<48>_rt_9050 ),
    .O(\picorv32/Result [48])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<48>  (
    .CI(\picorv32/Mcount_count_instr_cy [47]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<48>_rt_9050 ),
    .O(\picorv32/Mcount_count_instr_cy [48])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<47>  (
    .CI(\picorv32/Mcount_count_instr_cy [46]),
    .LI(\picorv32/Mcount_count_instr_cy<47>_rt_9051 ),
    .O(\picorv32/Result [47])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<47>  (
    .CI(\picorv32/Mcount_count_instr_cy [46]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<47>_rt_9051 ),
    .O(\picorv32/Mcount_count_instr_cy [47])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<46>  (
    .CI(\picorv32/Mcount_count_instr_cy [45]),
    .LI(\picorv32/Mcount_count_instr_cy<46>_rt_9052 ),
    .O(\picorv32/Result [46])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<46>  (
    .CI(\picorv32/Mcount_count_instr_cy [45]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<46>_rt_9052 ),
    .O(\picorv32/Mcount_count_instr_cy [46])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<45>  (
    .CI(\picorv32/Mcount_count_instr_cy [44]),
    .LI(\picorv32/Mcount_count_instr_cy<45>_rt_9053 ),
    .O(\picorv32/Result [45])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<45>  (
    .CI(\picorv32/Mcount_count_instr_cy [44]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<45>_rt_9053 ),
    .O(\picorv32/Mcount_count_instr_cy [45])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<44>  (
    .CI(\picorv32/Mcount_count_instr_cy [43]),
    .LI(\picorv32/Mcount_count_instr_cy<44>_rt_9054 ),
    .O(\picorv32/Result [44])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<44>  (
    .CI(\picorv32/Mcount_count_instr_cy [43]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<44>_rt_9054 ),
    .O(\picorv32/Mcount_count_instr_cy [44])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<43>  (
    .CI(\picorv32/Mcount_count_instr_cy [42]),
    .LI(\picorv32/Mcount_count_instr_cy<43>_rt_9055 ),
    .O(\picorv32/Result [43])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<43>  (
    .CI(\picorv32/Mcount_count_instr_cy [42]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<43>_rt_9055 ),
    .O(\picorv32/Mcount_count_instr_cy [43])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<42>  (
    .CI(\picorv32/Mcount_count_instr_cy [41]),
    .LI(\picorv32/Mcount_count_instr_cy<42>_rt_9056 ),
    .O(\picorv32/Result [42])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<42>  (
    .CI(\picorv32/Mcount_count_instr_cy [41]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<42>_rt_9056 ),
    .O(\picorv32/Mcount_count_instr_cy [42])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<41>  (
    .CI(\picorv32/Mcount_count_instr_cy [40]),
    .LI(\picorv32/Mcount_count_instr_cy<41>_rt_9057 ),
    .O(\picorv32/Result [41])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<41>  (
    .CI(\picorv32/Mcount_count_instr_cy [40]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<41>_rt_9057 ),
    .O(\picorv32/Mcount_count_instr_cy [41])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<40>  (
    .CI(\picorv32/Mcount_count_instr_cy [39]),
    .LI(\picorv32/Mcount_count_instr_cy<40>_rt_9058 ),
    .O(\picorv32/Result [40])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<40>  (
    .CI(\picorv32/Mcount_count_instr_cy [39]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<40>_rt_9058 ),
    .O(\picorv32/Mcount_count_instr_cy [40])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<39>  (
    .CI(\picorv32/Mcount_count_instr_cy [38]),
    .LI(\picorv32/Mcount_count_instr_cy<39>_rt_9059 ),
    .O(\picorv32/Result [39])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<39>  (
    .CI(\picorv32/Mcount_count_instr_cy [38]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<39>_rt_9059 ),
    .O(\picorv32/Mcount_count_instr_cy [39])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<38>  (
    .CI(\picorv32/Mcount_count_instr_cy [37]),
    .LI(\picorv32/Mcount_count_instr_cy<38>_rt_9060 ),
    .O(\picorv32/Result [38])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<38>  (
    .CI(\picorv32/Mcount_count_instr_cy [37]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<38>_rt_9060 ),
    .O(\picorv32/Mcount_count_instr_cy [38])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<37>  (
    .CI(\picorv32/Mcount_count_instr_cy [36]),
    .LI(\picorv32/Mcount_count_instr_cy<37>_rt_9061 ),
    .O(\picorv32/Result [37])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<37>  (
    .CI(\picorv32/Mcount_count_instr_cy [36]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<37>_rt_9061 ),
    .O(\picorv32/Mcount_count_instr_cy [37])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<36>  (
    .CI(\picorv32/Mcount_count_instr_cy [35]),
    .LI(\picorv32/Mcount_count_instr_cy<36>_rt_9062 ),
    .O(\picorv32/Result [36])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<36>  (
    .CI(\picorv32/Mcount_count_instr_cy [35]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<36>_rt_9062 ),
    .O(\picorv32/Mcount_count_instr_cy [36])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<35>  (
    .CI(\picorv32/Mcount_count_instr_cy [34]),
    .LI(\picorv32/Mcount_count_instr_cy<35>_rt_9063 ),
    .O(\picorv32/Result [35])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<35>  (
    .CI(\picorv32/Mcount_count_instr_cy [34]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<35>_rt_9063 ),
    .O(\picorv32/Mcount_count_instr_cy [35])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<34>  (
    .CI(\picorv32/Mcount_count_instr_cy [33]),
    .LI(\picorv32/Mcount_count_instr_cy<34>_rt_9064 ),
    .O(\picorv32/Result [34])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<34>  (
    .CI(\picorv32/Mcount_count_instr_cy [33]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<34>_rt_9064 ),
    .O(\picorv32/Mcount_count_instr_cy [34])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<33>  (
    .CI(\picorv32/Mcount_count_instr_cy [32]),
    .LI(\picorv32/Mcount_count_instr_cy<33>_rt_9065 ),
    .O(\picorv32/Result [33])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<33>  (
    .CI(\picorv32/Mcount_count_instr_cy [32]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<33>_rt_9065 ),
    .O(\picorv32/Mcount_count_instr_cy [33])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<32>  (
    .CI(\picorv32/Mcount_count_instr_cy [31]),
    .LI(\picorv32/Mcount_count_instr_cy<32>_rt_9066 ),
    .O(\picorv32/Result [32])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<32>  (
    .CI(\picorv32/Mcount_count_instr_cy [31]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<32>_rt_9066 ),
    .O(\picorv32/Mcount_count_instr_cy [32])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<31>  (
    .CI(\picorv32/Mcount_count_instr_cy [30]),
    .LI(\picorv32/Mcount_count_instr_cy<31>_rt_9067 ),
    .O(\picorv32/Result [31])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<31>  (
    .CI(\picorv32/Mcount_count_instr_cy [30]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<31>_rt_9067 ),
    .O(\picorv32/Mcount_count_instr_cy [31])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<30>  (
    .CI(\picorv32/Mcount_count_instr_cy [29]),
    .LI(\picorv32/Mcount_count_instr_cy<30>_rt_9068 ),
    .O(\picorv32/Result [30])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<30>  (
    .CI(\picorv32/Mcount_count_instr_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<30>_rt_9068 ),
    .O(\picorv32/Mcount_count_instr_cy [30])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<29>  (
    .CI(\picorv32/Mcount_count_instr_cy [28]),
    .LI(\picorv32/Mcount_count_instr_cy<29>_rt_9069 ),
    .O(\picorv32/Result [29])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<29>  (
    .CI(\picorv32/Mcount_count_instr_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<29>_rt_9069 ),
    .O(\picorv32/Mcount_count_instr_cy [29])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<28>  (
    .CI(\picorv32/Mcount_count_instr_cy [27]),
    .LI(\picorv32/Mcount_count_instr_cy<28>_rt_9070 ),
    .O(\picorv32/Result [28])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<28>  (
    .CI(\picorv32/Mcount_count_instr_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<28>_rt_9070 ),
    .O(\picorv32/Mcount_count_instr_cy [28])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<27>  (
    .CI(\picorv32/Mcount_count_instr_cy [26]),
    .LI(\picorv32/Mcount_count_instr_cy<27>_rt_9071 ),
    .O(\picorv32/Result [27])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<27>  (
    .CI(\picorv32/Mcount_count_instr_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<27>_rt_9071 ),
    .O(\picorv32/Mcount_count_instr_cy [27])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<26>  (
    .CI(\picorv32/Mcount_count_instr_cy [25]),
    .LI(\picorv32/Mcount_count_instr_cy<26>_rt_9072 ),
    .O(\picorv32/Result [26])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<26>  (
    .CI(\picorv32/Mcount_count_instr_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<26>_rt_9072 ),
    .O(\picorv32/Mcount_count_instr_cy [26])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<25>  (
    .CI(\picorv32/Mcount_count_instr_cy [24]),
    .LI(\picorv32/Mcount_count_instr_cy<25>_rt_9073 ),
    .O(\picorv32/Result [25])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<25>  (
    .CI(\picorv32/Mcount_count_instr_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<25>_rt_9073 ),
    .O(\picorv32/Mcount_count_instr_cy [25])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<24>  (
    .CI(\picorv32/Mcount_count_instr_cy [23]),
    .LI(\picorv32/Mcount_count_instr_cy<24>_rt_9074 ),
    .O(\picorv32/Result [24])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<24>  (
    .CI(\picorv32/Mcount_count_instr_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<24>_rt_9074 ),
    .O(\picorv32/Mcount_count_instr_cy [24])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<23>  (
    .CI(\picorv32/Mcount_count_instr_cy [22]),
    .LI(\picorv32/Mcount_count_instr_cy<23>_rt_9075 ),
    .O(\picorv32/Result [23])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<23>  (
    .CI(\picorv32/Mcount_count_instr_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<23>_rt_9075 ),
    .O(\picorv32/Mcount_count_instr_cy [23])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<22>  (
    .CI(\picorv32/Mcount_count_instr_cy [21]),
    .LI(\picorv32/Mcount_count_instr_cy<22>_rt_9076 ),
    .O(\picorv32/Result [22])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<22>  (
    .CI(\picorv32/Mcount_count_instr_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<22>_rt_9076 ),
    .O(\picorv32/Mcount_count_instr_cy [22])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<21>  (
    .CI(\picorv32/Mcount_count_instr_cy [20]),
    .LI(\picorv32/Mcount_count_instr_cy<21>_rt_9077 ),
    .O(\picorv32/Result [21])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<21>  (
    .CI(\picorv32/Mcount_count_instr_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<21>_rt_9077 ),
    .O(\picorv32/Mcount_count_instr_cy [21])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<20>  (
    .CI(\picorv32/Mcount_count_instr_cy [19]),
    .LI(\picorv32/Mcount_count_instr_cy<20>_rt_9078 ),
    .O(\picorv32/Result [20])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<20>  (
    .CI(\picorv32/Mcount_count_instr_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<20>_rt_9078 ),
    .O(\picorv32/Mcount_count_instr_cy [20])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<19>  (
    .CI(\picorv32/Mcount_count_instr_cy [18]),
    .LI(\picorv32/Mcount_count_instr_cy<19>_rt_9079 ),
    .O(\picorv32/Result [19])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<19>  (
    .CI(\picorv32/Mcount_count_instr_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<19>_rt_9079 ),
    .O(\picorv32/Mcount_count_instr_cy [19])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<18>  (
    .CI(\picorv32/Mcount_count_instr_cy [17]),
    .LI(\picorv32/Mcount_count_instr_cy<18>_rt_9080 ),
    .O(\picorv32/Result [18])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<18>  (
    .CI(\picorv32/Mcount_count_instr_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<18>_rt_9080 ),
    .O(\picorv32/Mcount_count_instr_cy [18])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<17>  (
    .CI(\picorv32/Mcount_count_instr_cy [16]),
    .LI(\picorv32/Mcount_count_instr_cy<17>_rt_9081 ),
    .O(\picorv32/Result [17])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<17>  (
    .CI(\picorv32/Mcount_count_instr_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<17>_rt_9081 ),
    .O(\picorv32/Mcount_count_instr_cy [17])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<16>  (
    .CI(\picorv32/Mcount_count_instr_cy [15]),
    .LI(\picorv32/Mcount_count_instr_cy<16>_rt_9082 ),
    .O(\picorv32/Result [16])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<16>  (
    .CI(\picorv32/Mcount_count_instr_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<16>_rt_9082 ),
    .O(\picorv32/Mcount_count_instr_cy [16])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<15>  (
    .CI(\picorv32/Mcount_count_instr_cy [14]),
    .LI(\picorv32/Mcount_count_instr_cy<15>_rt_9083 ),
    .O(\picorv32/Result [15])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<15>  (
    .CI(\picorv32/Mcount_count_instr_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<15>_rt_9083 ),
    .O(\picorv32/Mcount_count_instr_cy [15])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<14>  (
    .CI(\picorv32/Mcount_count_instr_cy [13]),
    .LI(\picorv32/Mcount_count_instr_cy<14>_rt_9084 ),
    .O(\picorv32/Result [14])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<14>  (
    .CI(\picorv32/Mcount_count_instr_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<14>_rt_9084 ),
    .O(\picorv32/Mcount_count_instr_cy [14])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<13>  (
    .CI(\picorv32/Mcount_count_instr_cy [12]),
    .LI(\picorv32/Mcount_count_instr_cy<13>_rt_9085 ),
    .O(\picorv32/Result [13])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<13>  (
    .CI(\picorv32/Mcount_count_instr_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<13>_rt_9085 ),
    .O(\picorv32/Mcount_count_instr_cy [13])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<12>  (
    .CI(\picorv32/Mcount_count_instr_cy [11]),
    .LI(\picorv32/Mcount_count_instr_cy<12>_rt_9086 ),
    .O(\picorv32/Result [12])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<12>  (
    .CI(\picorv32/Mcount_count_instr_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<12>_rt_9086 ),
    .O(\picorv32/Mcount_count_instr_cy [12])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<11>  (
    .CI(\picorv32/Mcount_count_instr_cy [10]),
    .LI(\picorv32/Mcount_count_instr_cy<11>_rt_9087 ),
    .O(\picorv32/Result [11])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<11>  (
    .CI(\picorv32/Mcount_count_instr_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<11>_rt_9087 ),
    .O(\picorv32/Mcount_count_instr_cy [11])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<10>  (
    .CI(\picorv32/Mcount_count_instr_cy [9]),
    .LI(\picorv32/Mcount_count_instr_cy<10>_rt_9088 ),
    .O(\picorv32/Result [10])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<10>  (
    .CI(\picorv32/Mcount_count_instr_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<10>_rt_9088 ),
    .O(\picorv32/Mcount_count_instr_cy [10])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<9>  (
    .CI(\picorv32/Mcount_count_instr_cy [8]),
    .LI(\picorv32/Mcount_count_instr_cy<9>_rt_9089 ),
    .O(\picorv32/Result [9])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<9>  (
    .CI(\picorv32/Mcount_count_instr_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<9>_rt_9089 ),
    .O(\picorv32/Mcount_count_instr_cy [9])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<8>  (
    .CI(\picorv32/Mcount_count_instr_cy [7]),
    .LI(\picorv32/Mcount_count_instr_cy<8>_rt_9090 ),
    .O(\picorv32/Result [8])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<8>  (
    .CI(\picorv32/Mcount_count_instr_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<8>_rt_9090 ),
    .O(\picorv32/Mcount_count_instr_cy [8])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<7>  (
    .CI(\picorv32/Mcount_count_instr_cy [6]),
    .LI(\picorv32/Mcount_count_instr_cy<7>_rt_9091 ),
    .O(\picorv32/Result [7])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<7>  (
    .CI(\picorv32/Mcount_count_instr_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<7>_rt_9091 ),
    .O(\picorv32/Mcount_count_instr_cy [7])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<6>  (
    .CI(\picorv32/Mcount_count_instr_cy [5]),
    .LI(\picorv32/Mcount_count_instr_cy<6>_rt_9092 ),
    .O(\picorv32/Result [6])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<6>  (
    .CI(\picorv32/Mcount_count_instr_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<6>_rt_9092 ),
    .O(\picorv32/Mcount_count_instr_cy [6])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<5>  (
    .CI(\picorv32/Mcount_count_instr_cy [4]),
    .LI(\picorv32/Mcount_count_instr_cy<5>_rt_9093 ),
    .O(\picorv32/Result [5])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<5>  (
    .CI(\picorv32/Mcount_count_instr_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<5>_rt_9093 ),
    .O(\picorv32/Mcount_count_instr_cy [5])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<4>  (
    .CI(\picorv32/Mcount_count_instr_cy [3]),
    .LI(\picorv32/Mcount_count_instr_cy<4>_rt_9094 ),
    .O(\picorv32/Result [4])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<4>  (
    .CI(\picorv32/Mcount_count_instr_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<4>_rt_9094 ),
    .O(\picorv32/Mcount_count_instr_cy [4])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<3>  (
    .CI(\picorv32/Mcount_count_instr_cy [2]),
    .LI(\picorv32/Mcount_count_instr_cy<3>_rt_9095 ),
    .O(\picorv32/Result [3])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<3>  (
    .CI(\picorv32/Mcount_count_instr_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<3>_rt_9095 ),
    .O(\picorv32/Mcount_count_instr_cy [3])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<2>  (
    .CI(\picorv32/Mcount_count_instr_cy [1]),
    .LI(\picorv32/Mcount_count_instr_cy<2>_rt_9096 ),
    .O(\picorv32/Result [2])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<2>  (
    .CI(\picorv32/Mcount_count_instr_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<2>_rt_9096 ),
    .O(\picorv32/Mcount_count_instr_cy [2])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<1>  (
    .CI(\picorv32/Mcount_count_instr_cy [0]),
    .LI(\picorv32/Mcount_count_instr_cy<1>_rt_9097 ),
    .O(\picorv32/Result [1])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<1>  (
    .CI(\picorv32/Mcount_count_instr_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<1>_rt_9097 ),
    .O(\picorv32/Mcount_count_instr_cy [1])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Mcount_count_instr_lut [0]),
    .O(\picorv32/Result [0])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Mcount_count_instr_lut [0]),
    .O(\picorv32/Mcount_count_instr_cy [0])
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<14>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [13]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi14_4685 ),
    .S(\picorv32/Mcompar_alu_lts_lut [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<14>  (
    .I0(\picorv32/reg_op2_28_6064 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_29_6065 ),
    .I3(\picorv32/reg_op1_29 ),
    .O(\picorv32/Mcompar_alu_lts_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi14  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_28_6064 ),
    .I3(\picorv32/reg_op2_29_6065 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi14_4685 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<13>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [12]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi13_4688 ),
    .S(\picorv32/Mcompar_alu_lts_lut [13]),
    .O(\picorv32/Mcompar_alu_lts_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<13>  (
    .I0(\picorv32/reg_op2_26_6062 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_27_6063 ),
    .I3(\picorv32/reg_op1_27 ),
    .O(\picorv32/Mcompar_alu_lts_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi13  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_26_6062 ),
    .I3(\picorv32/reg_op2_27_6063 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi13_4688 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<12>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [11]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi12_4691 ),
    .S(\picorv32/Mcompar_alu_lts_lut [12]),
    .O(\picorv32/Mcompar_alu_lts_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<12>  (
    .I0(\picorv32/reg_op2_24_6060 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_25_6061 ),
    .I3(\picorv32/reg_op1_25 ),
    .O(\picorv32/Mcompar_alu_lts_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi12  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_24_6060 ),
    .I3(\picorv32/reg_op2_25_6061 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi12_4691 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<11>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [10]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi11_4694 ),
    .S(\picorv32/Mcompar_alu_lts_lut [11]),
    .O(\picorv32/Mcompar_alu_lts_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<11>  (
    .I0(\picorv32/reg_op2_22_6058 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_23_6059 ),
    .I3(\picorv32/reg_op1_23 ),
    .O(\picorv32/Mcompar_alu_lts_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi11  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_22_6058 ),
    .I3(\picorv32/reg_op2_23_6059 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi11_4694 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<10>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [9]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi10_4697 ),
    .S(\picorv32/Mcompar_alu_lts_lut [10]),
    .O(\picorv32/Mcompar_alu_lts_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<10>  (
    .I0(\picorv32/reg_op2_20_6056 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_21_6057 ),
    .I3(\picorv32/reg_op1_21 ),
    .O(\picorv32/Mcompar_alu_lts_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi10  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_20_6056 ),
    .I3(\picorv32/reg_op2_21_6057 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi10_4697 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<9>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [8]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi9_4700 ),
    .S(\picorv32/Mcompar_alu_lts_lut [9]),
    .O(\picorv32/Mcompar_alu_lts_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<9>  (
    .I0(\picorv32/reg_op2_18_6054 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_19_6055 ),
    .I3(\picorv32/reg_op1_19 ),
    .O(\picorv32/Mcompar_alu_lts_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi9  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_18_6054 ),
    .I3(\picorv32/reg_op2_19_6055 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi9_4700 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<8>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [7]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi8_4703 ),
    .S(\picorv32/Mcompar_alu_lts_lut [8]),
    .O(\picorv32/Mcompar_alu_lts_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<8>  (
    .I0(\picorv32/reg_op2_16_6052 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_17_6053 ),
    .I3(\picorv32/reg_op1_17 ),
    .O(\picorv32/Mcompar_alu_lts_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi8  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_16_6052 ),
    .I3(\picorv32/reg_op2_17_6053 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi8_4703 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<7>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [6]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi7_4706 ),
    .S(\picorv32/Mcompar_alu_lts_lut [7]),
    .O(\picorv32/Mcompar_alu_lts_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<7>  (
    .I0(\picorv32/reg_op2_14_6050 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_15_6051 ),
    .I3(\picorv32/reg_op1_15 ),
    .O(\picorv32/Mcompar_alu_lts_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi7  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_14_6050 ),
    .I3(\picorv32/reg_op2_15_6051 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi7_4706 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<6>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [5]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi6_4709 ),
    .S(\picorv32/Mcompar_alu_lts_lut [6]),
    .O(\picorv32/Mcompar_alu_lts_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<6>  (
    .I0(\picorv32/reg_op2_12_6048 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_13_6049 ),
    .I3(\picorv32/reg_op1_13 ),
    .O(\picorv32/Mcompar_alu_lts_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi6  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_12_6048 ),
    .I3(\picorv32/reg_op2_13_6049 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi6_4709 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<5>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [4]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi5_4712 ),
    .S(\picorv32/Mcompar_alu_lts_lut [5]),
    .O(\picorv32/Mcompar_alu_lts_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<5>  (
    .I0(\picorv32/reg_op2_10_6046 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_11_6047 ),
    .I3(\picorv32/reg_op1_11 ),
    .O(\picorv32/Mcompar_alu_lts_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi5  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_10_6046 ),
    .I3(\picorv32/reg_op2_11_6047 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi5_4712 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<4>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [3]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi4_4715 ),
    .S(\picorv32/Mcompar_alu_lts_lut [4]),
    .O(\picorv32/Mcompar_alu_lts_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<4>  (
    .I0(\picorv32/reg_op2_8_6044 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_9_6045 ),
    .I3(\picorv32/reg_op1_9 ),
    .O(\picorv32/Mcompar_alu_lts_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi4  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_8_6044 ),
    .I3(\picorv32/reg_op2_9_6045 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi4_4715 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<3>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [2]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi3_4718 ),
    .S(\picorv32/Mcompar_alu_lts_lut [3]),
    .O(\picorv32/Mcompar_alu_lts_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<3>  (
    .I0(\picorv32/reg_op2_6_5511 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_7_5512 ),
    .I3(\picorv32/reg_op1_7 ),
    .O(\picorv32/Mcompar_alu_lts_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi3  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_6_5511 ),
    .I3(\picorv32/reg_op2_7_5512 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi3_4718 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<2>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [1]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi2_4721 ),
    .S(\picorv32/Mcompar_alu_lts_lut [2]),
    .O(\picorv32/Mcompar_alu_lts_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<2>  (
    .I0(\picorv32/reg_op2_4_5509 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_5_5510 ),
    .I3(\picorv32/reg_op1_5 ),
    .O(\picorv32/Mcompar_alu_lts_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi2  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_4_5509 ),
    .I3(\picorv32/reg_op2_5_5510 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi2_4721 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<1>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [0]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi1_4724 ),
    .S(\picorv32/Mcompar_alu_lts_lut [1]),
    .O(\picorv32/Mcompar_alu_lts_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<1>  (
    .I0(\picorv32/reg_op2_2_5507 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_3_5508 ),
    .I3(\picorv32/reg_op1_3 ),
    .O(\picorv32/Mcompar_alu_lts_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi1  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_2_5507 ),
    .I3(\picorv32/reg_op2_3_5508 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi1_4724 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/Mcompar_alu_lts_lutdi_4727 ),
    .S(\picorv32/Mcompar_alu_lts_lut [0]),
    .O(\picorv32/Mcompar_alu_lts_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<0>  (
    .I0(\picorv32/reg_op2_0_5505 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_1_5506 ),
    .I3(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mcompar_alu_lts_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_0_5505 ),
    .I3(\picorv32/reg_op2_1_5506 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi_4727 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<14>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [13]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi14_4731 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<14>  (
    .I0(\picorv32/reg_op2_28_6064 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_29_6065 ),
    .I3(\picorv32/reg_op1_29 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi14  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_28_6064 ),
    .I3(\picorv32/reg_op2_29_6065 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi14_4731 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<13>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [12]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi13_4734 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [13]),
    .O(\picorv32/Mcompar_alu_ltu_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<13>  (
    .I0(\picorv32/reg_op2_26_6062 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_27_6063 ),
    .I3(\picorv32/reg_op1_27 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi13  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_26_6062 ),
    .I3(\picorv32/reg_op2_27_6063 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi13_4734 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<12>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [11]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi12_4737 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [12]),
    .O(\picorv32/Mcompar_alu_ltu_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<12>  (
    .I0(\picorv32/reg_op2_24_6060 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_25_6061 ),
    .I3(\picorv32/reg_op1_25 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi12  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_24_6060 ),
    .I3(\picorv32/reg_op2_25_6061 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi12_4737 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<11>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [10]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi11_4740 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [11]),
    .O(\picorv32/Mcompar_alu_ltu_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<11>  (
    .I0(\picorv32/reg_op2_22_6058 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_23_6059 ),
    .I3(\picorv32/reg_op1_23 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi11  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_22_6058 ),
    .I3(\picorv32/reg_op2_23_6059 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi11_4740 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<10>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [9]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi10_4743 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [10]),
    .O(\picorv32/Mcompar_alu_ltu_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<10>  (
    .I0(\picorv32/reg_op2_20_6056 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_21_6057 ),
    .I3(\picorv32/reg_op1_21 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi10  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_20_6056 ),
    .I3(\picorv32/reg_op2_21_6057 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi10_4743 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<9>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [8]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi9_4746 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [9]),
    .O(\picorv32/Mcompar_alu_ltu_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<9>  (
    .I0(\picorv32/reg_op2_18_6054 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_19_6055 ),
    .I3(\picorv32/reg_op1_19 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi9  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_18_6054 ),
    .I3(\picorv32/reg_op2_19_6055 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi9_4746 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<8>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [7]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi8_4749 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [8]),
    .O(\picorv32/Mcompar_alu_ltu_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<8>  (
    .I0(\picorv32/reg_op2_16_6052 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_17_6053 ),
    .I3(\picorv32/reg_op1_17 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi8  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_16_6052 ),
    .I3(\picorv32/reg_op2_17_6053 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi8_4749 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<7>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [6]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi7_4752 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [7]),
    .O(\picorv32/Mcompar_alu_ltu_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<7>  (
    .I0(\picorv32/reg_op2_14_6050 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_15_6051 ),
    .I3(\picorv32/reg_op1_15 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi7  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_14_6050 ),
    .I3(\picorv32/reg_op2_15_6051 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi7_4752 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<6>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [5]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi6_4755 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [6]),
    .O(\picorv32/Mcompar_alu_ltu_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<6>  (
    .I0(\picorv32/reg_op2_12_6048 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_13_6049 ),
    .I3(\picorv32/reg_op1_13 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi6  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_12_6048 ),
    .I3(\picorv32/reg_op2_13_6049 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi6_4755 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<5>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [4]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi5_4758 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [5]),
    .O(\picorv32/Mcompar_alu_ltu_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<5>  (
    .I0(\picorv32/reg_op2_10_6046 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_11_6047 ),
    .I3(\picorv32/reg_op1_11 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi5  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_10_6046 ),
    .I3(\picorv32/reg_op2_11_6047 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi5_4758 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<4>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [3]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi4_4761 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [4]),
    .O(\picorv32/Mcompar_alu_ltu_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<4>  (
    .I0(\picorv32/reg_op2_8_6044 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_9_6045 ),
    .I3(\picorv32/reg_op1_9 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi4  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_8_6044 ),
    .I3(\picorv32/reg_op2_9_6045 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi4_4761 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<3>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [2]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi3_4764 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [3]),
    .O(\picorv32/Mcompar_alu_ltu_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<3>  (
    .I0(\picorv32/reg_op2_6_5511 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_7_5512 ),
    .I3(\picorv32/reg_op1_7 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi3  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_6_5511 ),
    .I3(\picorv32/reg_op2_7_5512 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi3_4764 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<2>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [1]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi2_4767 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [2]),
    .O(\picorv32/Mcompar_alu_ltu_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<2>  (
    .I0(\picorv32/reg_op2_4_5509 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_5_5510 ),
    .I3(\picorv32/reg_op1_5 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi2  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_4_5509 ),
    .I3(\picorv32/reg_op2_5_5510 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi2_4767 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<1>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [0]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi1_4770 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [1]),
    .O(\picorv32/Mcompar_alu_ltu_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<1>  (
    .I0(\picorv32/reg_op2_2_5507 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_3_5508 ),
    .I3(\picorv32/reg_op1_3 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi1  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_2_5507 ),
    .I3(\picorv32/reg_op2_3_5508 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi1_4770 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi_4773 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [0]),
    .O(\picorv32/Mcompar_alu_ltu_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<0>  (
    .I0(\picorv32/reg_op2_0_5505 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_1_5506 ),
    .I3(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_0_5505 ),
    .I3(\picorv32/reg_op2_1_5506 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi_4773 )
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<10>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [10]),
    .O(\picorv32/alu_eq )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_eq_lut<10>  (
    .I0(\picorv32/reg_op1_30 ),
    .I1(\picorv32/reg_op2_30_6066 ),
    .I2(\picorv32/reg_op1_31 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/Mcompar_alu_eq_lut [10])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<9>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [9]),
    .O(\picorv32/Mcompar_alu_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<9>  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op2_27_6063 ),
    .I2(\picorv32/reg_op1_28 ),
    .I3(\picorv32/reg_op2_28_6064 ),
    .I4(\picorv32/reg_op1_29 ),
    .I5(\picorv32/reg_op2_29_6065 ),
    .O(\picorv32/Mcompar_alu_eq_lut [9])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<8>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [8]),
    .O(\picorv32/Mcompar_alu_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<8>  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/reg_op2_24_6060 ),
    .I2(\picorv32/reg_op1_25 ),
    .I3(\picorv32/reg_op2_25_6061 ),
    .I4(\picorv32/reg_op1_26 ),
    .I5(\picorv32/reg_op2_26_6062 ),
    .O(\picorv32/Mcompar_alu_eq_lut [8])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<7>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [7]),
    .O(\picorv32/Mcompar_alu_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<7>  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/reg_op2_21_6057 ),
    .I2(\picorv32/reg_op1_22 ),
    .I3(\picorv32/reg_op2_22_6058 ),
    .I4(\picorv32/reg_op1_23 ),
    .I5(\picorv32/reg_op2_23_6059 ),
    .O(\picorv32/Mcompar_alu_eq_lut [7])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<6>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [6]),
    .O(\picorv32/Mcompar_alu_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<6>  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/reg_op2_18_6054 ),
    .I2(\picorv32/reg_op1_19 ),
    .I3(\picorv32/reg_op2_19_6055 ),
    .I4(\picorv32/reg_op1_20 ),
    .I5(\picorv32/reg_op2_20_6056 ),
    .O(\picorv32/Mcompar_alu_eq_lut [6])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<5>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [5]),
    .O(\picorv32/Mcompar_alu_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<5>  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/reg_op2_15_6051 ),
    .I2(\picorv32/reg_op1_16 ),
    .I3(\picorv32/reg_op2_16_6052 ),
    .I4(\picorv32/reg_op1_17 ),
    .I5(\picorv32/reg_op2_17_6053 ),
    .O(\picorv32/Mcompar_alu_eq_lut [5])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<4>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [4]),
    .O(\picorv32/Mcompar_alu_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<4>  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/reg_op2_12_6048 ),
    .I2(\picorv32/reg_op1_13 ),
    .I3(\picorv32/reg_op2_13_6049 ),
    .I4(\picorv32/reg_op1_14 ),
    .I5(\picorv32/reg_op2_14_6050 ),
    .O(\picorv32/Mcompar_alu_eq_lut [4])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<3>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [3]),
    .O(\picorv32/Mcompar_alu_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<3>  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/reg_op2_9_6045 ),
    .I2(\picorv32/reg_op1_10 ),
    .I3(\picorv32/reg_op2_10_6046 ),
    .I4(\picorv32/reg_op1_11 ),
    .I5(\picorv32/reg_op2_11_6047 ),
    .O(\picorv32/Mcompar_alu_eq_lut [3])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<2>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [2]),
    .O(\picorv32/Mcompar_alu_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<2>  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/reg_op2_6_5511 ),
    .I2(\picorv32/reg_op1_7 ),
    .I3(\picorv32/reg_op2_7_5512 ),
    .I4(\picorv32/reg_op1_8 ),
    .I5(\picorv32/reg_op2_8_6044 ),
    .O(\picorv32/Mcompar_alu_eq_lut [2])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<1>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [1]),
    .O(\picorv32/Mcompar_alu_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<1>  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/reg_op2_3_5508 ),
    .I2(\picorv32/reg_op1_4 ),
    .I3(\picorv32/reg_op2_4_5509 ),
    .I4(\picorv32/reg_op1_5 ),
    .I5(\picorv32/reg_op2_5_5510 ),
    .O(\picorv32/Mcompar_alu_eq_lut [1])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [0]),
    .O(\picorv32/Mcompar_alu_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h8040080420100201 ))
  \picorv32/Mcompar_alu_eq_lut<0>  (
    .I0(\picorv32/reg_op2_2_5507 ),
    .I1(\picorv32/reg_op2_1_5506 ),
    .I2(\picorv32/reg_op2_0_5505 ),
    .I3(\picorv32/reg_op1_2 ),
    .I4(\picorv32/reg_op1_0 ),
    .I5(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mcompar_alu_eq_lut [0])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [30]),
    .LI(\picorv32/_n1587<1>11_10009 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [31])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [29]),
    .LI(\picorv32/_n1587<2>11_9985 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [30])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<2>11_9985 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [30])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [28]),
    .LI(\picorv32/_n1587<3>1_9099 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [29])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<3>1_9099 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [29])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [27]),
    .LI(\picorv32/_n1587<4>11_9986 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [28])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<4>11_9986 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [28])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [26]),
    .LI(\picorv32/_n1587<5>11_9987 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [27])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<5>11_9987 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [27])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [25]),
    .LI(\picorv32/_n1587<6>11_9988 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [26])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<6>11_9988 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [26])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [24]),
    .LI(\picorv32/_n1587<7>11_9989 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [25])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<7>11_9989 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [25])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [23]),
    .LI(\picorv32/_n1587<8>11_9990 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [24])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<8>11_9990 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [24])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [22]),
    .LI(\picorv32/_n1587<9>11_9991 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [23])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<9>11_9991 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [23])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [21]),
    .LI(\picorv32/_n1587<10>11_9992 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [22])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<10>11_9992 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [22])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [20]),
    .LI(\picorv32/_n1587<11>11_9993 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [21])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<11>11_9993 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [21])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [19]),
    .LI(\picorv32/_n1587<12>11_9994 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [20])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<12>11_9994 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [20])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [18]),
    .LI(\picorv32/_n1587<13>11_9109 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [19])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<13>11_9109 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [19])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [17]),
    .LI(\picorv32/_n1587<14>11_9995 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [18])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<14>11_9995 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [18])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [16]),
    .LI(\picorv32/_n1587<15>11_9996 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [17])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<15>11_9996 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [17])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [15]),
    .LI(\picorv32/_n1587<16>11_9997 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [16])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<16>11_9997 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [16])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [14]),
    .LI(\picorv32/_n1587<17>11_9998 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [15])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<17>11_9998 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [15])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [13]),
    .LI(\picorv32/_n1587<18>11_9999 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [14])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<18>11_9999 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [14])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [12]),
    .LI(\picorv32/_n1587<19>11_10000 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [13])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<19>11_10000 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [13])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [11]),
    .LI(\picorv32/_n1587<20>11_10001 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [12])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<20>11_10001 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [12])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [10]),
    .LI(\picorv32/_n1587<21>11_10002 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [11])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<21>11_10002 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [11])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [9]),
    .LI(\picorv32/_n1587<22>11_10003 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [10])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<22>11_10003 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [10])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [8]),
    .LI(\picorv32/_n1587<23>11_10004 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [9])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<23>11_10004 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [9])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [7]),
    .LI(\picorv32/_n1587<24>11_10005 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [8])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<24>11_10005 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [8])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [6]),
    .LI(\picorv32/_n1587<25>11_10006 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [7])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<25>11_10006 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [7])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [5]),
    .LI(\picorv32/_n1587<26>11_10007 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [6])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<26>11_10007 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [6])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [4]),
    .LI(\picorv32/_n1587<27>11_10008 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [5])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<27>11_10008 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [5])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [3]),
    .LI(\picorv32/_n1587<28>1_9124 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [4])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<28>1_9124 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [4])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [2]),
    .LI(\picorv32/_n1587<29>1_9125 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [3])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<29>1_9125 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [3])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut [2]),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [2])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut [2]),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [2])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<31>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [30]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [31]),
    .O(\picorv32/alu_add_sub [31])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<31>  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/reg_op2_31_6067 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [31])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/alu_add_sub [30])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .DI(\picorv32/reg_op1_30 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [30])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<30>  (
    .I0(\picorv32/reg_op1_30 ),
    .I1(\picorv32/reg_op2_30_6066 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [30])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/alu_add_sub [29])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .DI(\picorv32/reg_op1_29 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [29])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<29>  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/reg_op2_29_6065 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [29])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/alu_add_sub [28])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .DI(\picorv32/reg_op1_28 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [28])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<28>  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/reg_op2_28_6064 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [28])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/alu_add_sub [27])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .DI(\picorv32/reg_op1_27 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [27])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<27>  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op2_27_6063 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [27])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/alu_add_sub [26])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .DI(\picorv32/reg_op1_26 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [26])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<26>  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/reg_op2_26_6062 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [26])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/alu_add_sub [25])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .DI(\picorv32/reg_op1_25 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [25])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<25>  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op2_25_6061 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [25])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/alu_add_sub [24])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .DI(\picorv32/reg_op1_24 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [24])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<24>  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/reg_op2_24_6060 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [24])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/alu_add_sub [23])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .DI(\picorv32/reg_op1_23 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [23])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<23>  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op2_23_6059 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [23])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/alu_add_sub [22])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .DI(\picorv32/reg_op1_22 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [22])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<22>  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/reg_op2_22_6058 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [22])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/alu_add_sub [21])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .DI(\picorv32/reg_op1_21 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [21])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<21>  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/reg_op2_21_6057 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [21])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/alu_add_sub [20])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .DI(\picorv32/reg_op1_20 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [20])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<20>  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/reg_op2_20_6056 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [20])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/alu_add_sub [19])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .DI(\picorv32/reg_op1_19 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [19])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<19>  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/reg_op2_19_6055 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [19])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/alu_add_sub [18])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .DI(\picorv32/reg_op1_18 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [18])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<18>  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/reg_op2_18_6054 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [18])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/alu_add_sub [17])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .DI(\picorv32/reg_op1_17 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [17])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<17>  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/reg_op2_17_6053 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [17])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/alu_add_sub [16])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .DI(\picorv32/reg_op1_16 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [16])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<16>  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/reg_op2_16_6052 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [16])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/alu_add_sub [15])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .DI(\picorv32/reg_op1_15 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<15>  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/reg_op2_15_6051 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [15])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/alu_add_sub [14])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .DI(\picorv32/reg_op1_14 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<14>  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/reg_op2_14_6050 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [14])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/alu_add_sub [13])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .DI(\picorv32/reg_op1_13 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<13>  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/reg_op2_13_6049 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [13])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/alu_add_sub [12])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .DI(\picorv32/reg_op1_12 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<12>  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/reg_op2_12_6048 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [12])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/alu_add_sub [11])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .DI(\picorv32/reg_op1_11 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<11>  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/reg_op2_11_6047 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [11])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/alu_add_sub [10])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .DI(\picorv32/reg_op1_10 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<10>  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/reg_op2_10_6046 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [10])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/alu_add_sub [9])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .DI(\picorv32/reg_op1_9 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<9>  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/reg_op2_9_6045 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [9])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/alu_add_sub [8])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .DI(\picorv32/reg_op1_8 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<8>  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/reg_op2_8_6044 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [8])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/alu_add_sub [7])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .DI(\picorv32/reg_op1_7 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<7>  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/reg_op2_7_5512 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [7])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/alu_add_sub [6])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .DI(\picorv32/reg_op1_6 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<6>  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/reg_op2_6_5511 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [6])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/alu_add_sub [5])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .DI(\picorv32/reg_op1_5 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<5>  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/reg_op2_5_5510 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [5])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/alu_add_sub [4])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .DI(\picorv32/reg_op1_4 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<4>  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/reg_op2_4_5509 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [4])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/alu_add_sub [3])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .DI(\picorv32/reg_op1_3 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<3>  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/reg_op2_3_5508 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [3])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/alu_add_sub [2])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .DI(\picorv32/reg_op1_2 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<2>  (
    .I0(\picorv32/reg_op1_2 ),
    .I1(\picorv32/reg_op2_2_5507 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [2])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/alu_add_sub [1])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .DI(\picorv32/reg_op1_1 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<1>  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/reg_op2_1_5506 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [1])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<0>  (
    .CI(\picorv32/instr_sub_6329 ),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/alu_add_sub [0])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<0>  (
    .CI(\picorv32/instr_sub_6329 ),
    .DI(\picorv32/reg_op1_0 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<0>  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/reg_op2_0_5505 ),
    .I2(\picorv32/instr_sub_6329 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [0])
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<31>  (
    .CI(N989),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>_4888 ),
    .O(N990)
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<30>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4890 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4889 ),
    .O(N988)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<30>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4890 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4889 ),
    .O(N989)
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<29>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4892 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4891 ),
    .O(N987)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4892 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4891 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4890 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<28>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4894 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4893 ),
    .O(N986)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4894 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4893 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4892 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<27>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4896 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4895 ),
    .O(N985)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4896 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4895 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4894 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<26>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4898 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4897 ),
    .O(N984)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4898 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4897 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4896 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<25>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4900 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4899 ),
    .O(N983)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4900 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4899 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4898 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<24>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4902 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4901 ),
    .O(N982)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4902 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4901 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4900 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<23>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4904 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4903 ),
    .O(N9811)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4904 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4903 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4902 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<22>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4906 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4905 ),
    .O(N980)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4906 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4905 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4904 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<21>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4908 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4907 ),
    .O(N979)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4908 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4907 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4906 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<20>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4910 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4909 ),
    .O(N978)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4910 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4909 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4908 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<19>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4912 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4911 ),
    .O(N977)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4912 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4911 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4910 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<18>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4914 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4913 ),
    .O(N976)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4914 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4913 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4912 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<17>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4916 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4915 ),
    .O(N975)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4916 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4915 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4914 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<16>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4918 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4917 ),
    .O(N974)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4918 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4917 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4916 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<15>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4920 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4919 ),
    .O(N973)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4920 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4919 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4918 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<14>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4922 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4921 ),
    .O(N972)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4922 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4921 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4920 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<13>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4924 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4923 ),
    .O(N971)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4924 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4923 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4922 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<12>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4926 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4925 ),
    .O(N970)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4926 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4925 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4924 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<11>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4928 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4927 ),
    .O(N969)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4928 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4927 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4926 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<10>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4930 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4929 ),
    .O(N968)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4930 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4929 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4928 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<9>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4932 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4931 ),
    .O(N967)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4932 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4931 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4930 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<8>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4934 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4933 ),
    .O(N966)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4934 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4933 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4932 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<7>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4936 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4935 ),
    .O(N965)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4936 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4935 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4934 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<6>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4938 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4937 ),
    .O(N964)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4938 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4937 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4936 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<5>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4940 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4939 ),
    .O(N963)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4940 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4939 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4938 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<4>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4942 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4941 ),
    .O(N962)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4942 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4941 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4940 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<3>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4944 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4943 ),
    .O(N961)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4944 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4943 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4942 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<2>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4946 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4945 ),
    .O(N960)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4946 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4945 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4944 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<1>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4948 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4947 ),
    .O(N959)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4948 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4947 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4946 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9126 ),
    .O(N958)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9126 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4948 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>  (
    .CI(N1020),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_9159 ),
    .O(N1021)
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4949 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9127 ),
    .O(N1019)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4949 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9127 ),
    .O(N1020)
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4950 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9128 ),
    .O(N1018)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4950 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9128 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4949 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4951 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9129 ),
    .O(N1017)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4951 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9129 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4950 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4952 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9130 ),
    .O(N1016)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4952 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9130 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4951 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4953 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9131 ),
    .O(N1015)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4953 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9131 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4952 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4954 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9132 ),
    .O(N1014)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4954 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9132 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4953 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4955 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9133 ),
    .O(N1013)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4955 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9133 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4954 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4956 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9134 ),
    .O(N1012)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4956 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9134 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4955 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4957 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9135 ),
    .O(N1011)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4957 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9135 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4956 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4958 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9136 ),
    .O(N1010)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4958 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9136 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4957 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4959 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9137 ),
    .O(N1009)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4959 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9137 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4958 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4960 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9138 ),
    .O(N1008)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4960 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9138 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4959 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4961 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9139 ),
    .O(N1007)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4961 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9139 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4960 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4962 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9140 ),
    .O(N1006)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4962 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9140 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4961 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4963 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9141 ),
    .O(N1005)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4963 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9141 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4962 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4964 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9142 ),
    .O(N1004)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4964 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9142 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4963 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4965 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9143 ),
    .O(N1003)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4965 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9143 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4964 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4966 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9144 ),
    .O(N1002)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4966 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9144 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4965 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4967 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9145 ),
    .O(N10011)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4967 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9145 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4966 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4968 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9146 ),
    .O(N1000)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4968 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9146 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4967 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4969 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9147 ),
    .O(N999)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4969 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9147 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4968 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4970 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9148 ),
    .O(N998)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4970 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9148 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4969 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4971 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9149 ),
    .O(N997)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4971 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9149 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4970 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4972 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9150 ),
    .O(N996)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4972 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9150 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4971 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4973 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9151 ),
    .O(N995)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4973 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9151 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4972 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4974 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9152 ),
    .O(N994)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4974 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9152 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4973 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4975 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9153 ),
    .O(N993)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4975 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9153 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4974 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4976 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9154 ),
    .O(N992)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4976 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9154 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4975 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4977 ),
    .O(N991)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4977 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4976 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_4979 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_4978 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>  (
    .I0(\picorv32/reg_pc [31]),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_4978 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4981 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4980 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4981 ),
    .DI(\picorv32/reg_pc [30]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4980 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_4979 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>  (
    .I0(\picorv32/reg_pc [30]),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4980 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4983 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4982 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4983 ),
    .DI(\picorv32/reg_pc [29]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4982 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4981 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>  (
    .I0(\picorv32/reg_pc [29]),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4982 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4985 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4984 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4985 ),
    .DI(\picorv32/reg_pc [28]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4984 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4983 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>  (
    .I0(\picorv32/reg_pc [28]),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4984 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4987 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4986 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4987 ),
    .DI(\picorv32/reg_pc [27]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4986 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4985 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>  (
    .I0(\picorv32/reg_pc [27]),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4986 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4989 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4988 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4989 ),
    .DI(\picorv32/reg_pc [26]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4988 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4987 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>  (
    .I0(\picorv32/reg_pc [26]),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4988 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4991 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4990 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4991 ),
    .DI(\picorv32/reg_pc [25]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4990 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4989 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>  (
    .I0(\picorv32/reg_pc [25]),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4990 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4993 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4992 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4993 ),
    .DI(\picorv32/reg_pc [24]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4992 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4991 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>  (
    .I0(\picorv32/reg_pc [24]),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4992 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4995 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4994 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4995 ),
    .DI(\picorv32/reg_pc [23]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4994 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4993 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>  (
    .I0(\picorv32/reg_pc [23]),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4994 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4997 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4996 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4997 ),
    .DI(\picorv32/reg_pc [22]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4996 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4995 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>  (
    .I0(\picorv32/reg_pc [22]),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4996 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4999 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4998 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4999 ),
    .DI(\picorv32/reg_pc [21]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4998 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4997 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>  (
    .I0(\picorv32/reg_pc [21]),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4998 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_5001 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_5000 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_5001 ),
    .DI(\picorv32/reg_pc [20]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_5000 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4999 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>  (
    .I0(\picorv32/reg_pc [20]),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_5000 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_5003 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_5002 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_5003 ),
    .DI(\picorv32/reg_pc [19]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_5002 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_5001 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>  (
    .I0(\picorv32/reg_pc [19]),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_5002 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_5005 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_5004 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_5005 ),
    .DI(\picorv32/reg_pc [18]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_5004 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_5003 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>  (
    .I0(\picorv32/reg_pc [18]),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_5004 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_5007 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_5006 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_5007 ),
    .DI(\picorv32/reg_pc [17]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_5006 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_5005 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>  (
    .I0(\picorv32/reg_pc [17]),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_5006 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_5009 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_5008 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_5009 ),
    .DI(\picorv32/reg_pc [16]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_5008 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_5007 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>  (
    .I0(\picorv32/reg_pc [16]),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_5008 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_5011 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_5010 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_5011 ),
    .DI(\picorv32/reg_pc [15]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_5010 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_5009 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>  (
    .I0(\picorv32/reg_pc [15]),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_5010 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5013 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_5012 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5013 ),
    .DI(\picorv32/reg_pc [14]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_5012 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_5011 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>  (
    .I0(\picorv32/reg_pc [14]),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_5012 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5015 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5014 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5015 ),
    .DI(\picorv32/reg_pc [13]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5014 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5013 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>  (
    .I0(\picorv32/reg_pc [13]),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5014 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5017 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5016 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5017 ),
    .DI(\picorv32/reg_pc [12]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5016 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5015 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>  (
    .I0(\picorv32/reg_pc [12]),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5016 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5019 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5018 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5019 ),
    .DI(\picorv32/reg_pc [11]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5018 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5017 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>  (
    .I0(\picorv32/reg_pc [11]),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5018 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5021 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5020 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5021 ),
    .DI(\picorv32/reg_pc [10]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5020 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5019 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>  (
    .I0(\picorv32/reg_pc [10]),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5020 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5023 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5022 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5023 ),
    .DI(\picorv32/reg_pc [9]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5022 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5021 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>  (
    .I0(\picorv32/reg_pc [9]),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5022 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5025 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5024 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5025 ),
    .DI(\picorv32/reg_pc [8]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5024 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5023 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>  (
    .I0(\picorv32/reg_pc [8]),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5024 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5027 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5026 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5027 ),
    .DI(\picorv32/reg_pc [7]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5026 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5025 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>  (
    .I0(\picorv32/reg_pc [7]),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5026 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5029 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5028 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5029 ),
    .DI(\picorv32/reg_pc [6]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5028 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5027 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>  (
    .I0(\picorv32/reg_pc [6]),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5028 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5031 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5030 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5031 ),
    .DI(\picorv32/reg_pc [5]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5030 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5029 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>  (
    .I0(\picorv32/reg_pc [5]),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5030 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5033 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5032 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5033 ),
    .DI(\picorv32/reg_pc [4]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5032 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5031 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>  (
    .I0(\picorv32/reg_pc [4]),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5032 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5035 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5034 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5035 ),
    .DI(\picorv32/reg_pc [3]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5034 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5033 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>  (
    .I0(\picorv32/reg_pc [3]),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5034 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5037 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5036 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5037 ),
    .DI(\picorv32/reg_pc [2]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5036 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5035 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>  (
    .I0(\picorv32/reg_pc [2]),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5036 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5038 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\picorv32/reg_pc [1]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5038 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5037 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>  (
    .I0(\picorv32/reg_pc [1]),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5038 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_9160 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_5041 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_5040 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_5040 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5043 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5042 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5043 ),
    .DI(\picorv32/reg_op1_30 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5042 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_5041 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>  (
    .I0(\picorv32/reg_op1_30 ),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5042 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5045 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5044 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5045 ),
    .DI(\picorv32/reg_op1_29 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5044 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5043 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5044 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5047 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5046 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5047 ),
    .DI(\picorv32/reg_op1_28 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5046 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5045 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5046 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5049 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5048 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5049 ),
    .DI(\picorv32/reg_op1_27 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5048 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5047 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5048 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5051 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5050 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5051 ),
    .DI(\picorv32/reg_op1_26 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5050 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5049 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5050 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5053 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5052 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5053 ),
    .DI(\picorv32/reg_op1_25 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5052 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5051 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5052 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5055 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5054 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5055 ),
    .DI(\picorv32/reg_op1_24 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5054 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5053 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5054 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5057 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5056 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5057 ),
    .DI(\picorv32/reg_op1_23 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5056 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5055 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5056 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5059 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5058 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5059 ),
    .DI(\picorv32/reg_op1_22 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5058 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5057 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5058 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5061 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5060 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5061 ),
    .DI(\picorv32/reg_op1_21 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5060 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5059 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5060 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5063 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5062 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5063 ),
    .DI(\picorv32/reg_op1_20 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5062 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5061 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5062 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5065 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5064 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5065 ),
    .DI(\picorv32/reg_op1_19 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5064 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5063 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5064 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5067 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5066 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5067 ),
    .DI(\picorv32/reg_op1_18 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5066 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5065 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5066 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5069 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5068 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5069 ),
    .DI(\picorv32/reg_op1_17 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5068 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5067 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5068 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5071 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5070 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5071 ),
    .DI(\picorv32/reg_op1_16 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5070 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5069 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5070 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5073 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5072 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5073 ),
    .DI(\picorv32/reg_op1_15 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5072 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5071 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5072 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5075 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5074 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5075 ),
    .DI(\picorv32/reg_op1_14 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5074 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5073 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5074 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5077 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5076 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5077 ),
    .DI(\picorv32/reg_op1_13 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5076 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5075 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5076 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5079 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5078 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5079 ),
    .DI(\picorv32/reg_op1_12 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5078 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5077 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5078 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5081 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5080 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5081 ),
    .DI(\picorv32/reg_op1_11 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5080 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5079 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5080 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5083 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5082 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5083 ),
    .DI(\picorv32/reg_op1_10 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5082 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5081 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5082 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5085 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5084 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5085 ),
    .DI(\picorv32/reg_op1_9 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5084 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5083 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5084 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5087 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5086 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5087 ),
    .DI(\picorv32/reg_op1_8 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5086 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5085 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5086 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5089 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5088 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5089 ),
    .DI(\picorv32/reg_op1_7 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5088 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5087 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5088 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5091 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5090 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5091 ),
    .DI(\picorv32/reg_op1_6 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5090 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5089 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5090 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5093 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5092 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5093 ),
    .DI(\picorv32/reg_op1_5 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5092 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5091 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5092 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5095 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5094 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5095 ),
    .DI(\picorv32/reg_op1_4 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5094 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5093 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5094 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5097 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5096 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5097 ),
    .DI(\picorv32/reg_op1_3 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5096 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5095 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5096 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5099 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5098 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5099 ),
    .DI(\picorv32/reg_op1_2 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5098 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5097 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>  (
    .I0(\picorv32/reg_op1_2 ),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5098 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5101 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5100 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5101 ),
    .DI(\picorv32/reg_op1_1 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5100 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5099 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5100 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5102 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\picorv32/reg_op1_0 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5102 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5101 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5102 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_5104 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_5103 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<31> )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5106 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5105 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<30> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5106 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5105 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_5104 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5108 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5107 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<29> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5108 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5107 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5106 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>  (
    .I0(\picorv32/_n1587[3] ),
    .I1(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5107 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5110 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5109 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<28> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5110 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5109 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5108 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5112 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5111 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<27> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5112 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5111 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5110 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5114 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5113 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<26> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5114 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5113 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5112 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5116 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5115 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<25> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5116 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5115 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5114 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5118 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5117 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<24> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5118 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5117 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5116 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5120 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5119 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<23> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5120 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5119 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5118 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5122 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5121 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<22> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5122 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5121 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5120 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5124 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5123 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<21> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5124 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5123 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5122 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5126 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5125 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<20> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5126 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5125 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5124 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5128 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5127 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<19> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5128 ),
    .DI(\picorv32/decoded_imm_uj [19]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5127 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5126 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>  (
    .I0(\picorv32/_n1587[13] ),
    .I1(\picorv32/decoded_imm_uj [19]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5127 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5130 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5129 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<18> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5130 ),
    .DI(\picorv32/decoded_imm_uj [18]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5129 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5128 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5132 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5131 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<17> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5132 ),
    .DI(\picorv32/decoded_imm_uj [17]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5131 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5130 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5134 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5133 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<16> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5134 ),
    .DI(\picorv32/decoded_imm_uj [16]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5133 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5132 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5136 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5135 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<15> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5136 ),
    .DI(\picorv32/decoded_imm_uj [15]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5135 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5134 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5138 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5137 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<14> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5138 ),
    .DI(\picorv32/decoded_imm_uj [14]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5137 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5136 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5140 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5139 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<13> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5140 ),
    .DI(\picorv32/decoded_imm_uj [13]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5139 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5138 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5142 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5141 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<12> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5142 ),
    .DI(\picorv32/decoded_imm_uj [12]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5141 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5140 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5144 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5143 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<11> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5144 ),
    .DI(\picorv32/decoded_imm_uj [11]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5143 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5142 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5146 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5145 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<10> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5146 ),
    .DI(\picorv32/decoded_imm_uj [10]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5145 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5144 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5148 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5147 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<9> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5148 ),
    .DI(\picorv32/decoded_imm_uj [9]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5147 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5146 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5150 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5149 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<8> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5150 ),
    .DI(\picorv32/decoded_imm_uj [8]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5149 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5148 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5152 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5151 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<7> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5152 ),
    .DI(\picorv32/decoded_imm_uj [7]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5151 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5150 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5154 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5153 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<6> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5154 ),
    .DI(\picorv32/decoded_imm_uj [6]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5153 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5152 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5156 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5155 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<5> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5156 ),
    .DI(\picorv32/decoded_imm_uj [5]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5155 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5154 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5158 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5157 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<4> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5158 ),
    .DI(\picorv32/decoded_imm_uj [4]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5157 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5156 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>  (
    .I0(\picorv32/_n1587[28] ),
    .I1(\picorv32/decoded_imm_uj [4]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5157 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5160 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5159 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<3> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5160 ),
    .DI(\picorv32/decoded_imm_uj [3]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5159 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5158 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>  (
    .I0(\picorv32/decoded_imm_uj [3]),
    .I1(\picorv32/_n1587[29] ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5159 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<2>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5162 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5161 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<2> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5162 ),
    .DI(\picorv32/decoded_imm_uj [2]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5161 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5160 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>  (
    .I0(\picorv32/decoded_imm_uj [2]),
    .I1(\picorv32/_n1587[30] ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5161 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5163 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<1> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\picorv32/decoded_imm_uj [1]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5163 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5162 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>  (
    .I0(\picorv32/decoded_imm_uj [1]),
    .I1(\picorv32/_n1587[31] ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5163 )
  );
  FDR   \picorv32/irq_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd1-In ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_state_FSM_FFd1_6506 )
  );
  FDR   \picorv32/irq_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd2-In ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_state_FSM_FFd2_6507 )
  );
  FDR   \picorv32/count_cycle_63  (
    .C(sys_clk),
    .D(\picorv32/Result<63>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [63])
  );
  FDR   \picorv32/count_cycle_62  (
    .C(sys_clk),
    .D(\picorv32/Result<62>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [62])
  );
  FDR   \picorv32/count_cycle_61  (
    .C(sys_clk),
    .D(\picorv32/Result<61>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [61])
  );
  FDR   \picorv32/count_cycle_60  (
    .C(sys_clk),
    .D(\picorv32/Result<60>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [60])
  );
  FDR   \picorv32/count_cycle_59  (
    .C(sys_clk),
    .D(\picorv32/Result<59>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [59])
  );
  FDR   \picorv32/count_cycle_58  (
    .C(sys_clk),
    .D(\picorv32/Result<58>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [58])
  );
  FDR   \picorv32/count_cycle_57  (
    .C(sys_clk),
    .D(\picorv32/Result<57>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [57])
  );
  FDR   \picorv32/count_cycle_56  (
    .C(sys_clk),
    .D(\picorv32/Result<56>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [56])
  );
  FDR   \picorv32/count_cycle_55  (
    .C(sys_clk),
    .D(\picorv32/Result<55>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [55])
  );
  FDR   \picorv32/count_cycle_54  (
    .C(sys_clk),
    .D(\picorv32/Result<54>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [54])
  );
  FDR   \picorv32/count_cycle_53  (
    .C(sys_clk),
    .D(\picorv32/Result<53>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [53])
  );
  FDR   \picorv32/count_cycle_52  (
    .C(sys_clk),
    .D(\picorv32/Result<52>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [52])
  );
  FDR   \picorv32/count_cycle_51  (
    .C(sys_clk),
    .D(\picorv32/Result<51>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [51])
  );
  FDR   \picorv32/count_cycle_50  (
    .C(sys_clk),
    .D(\picorv32/Result<50>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [50])
  );
  FDR   \picorv32/count_cycle_49  (
    .C(sys_clk),
    .D(\picorv32/Result<49>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [49])
  );
  FDR   \picorv32/count_cycle_48  (
    .C(sys_clk),
    .D(\picorv32/Result<48>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [48])
  );
  FDR   \picorv32/count_cycle_47  (
    .C(sys_clk),
    .D(\picorv32/Result<47>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [47])
  );
  FDR   \picorv32/count_cycle_46  (
    .C(sys_clk),
    .D(\picorv32/Result<46>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [46])
  );
  FDR   \picorv32/count_cycle_45  (
    .C(sys_clk),
    .D(\picorv32/Result<45>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [45])
  );
  FDR   \picorv32/count_cycle_44  (
    .C(sys_clk),
    .D(\picorv32/Result<44>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [44])
  );
  FDR   \picorv32/count_cycle_43  (
    .C(sys_clk),
    .D(\picorv32/Result<43>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [43])
  );
  FDR   \picorv32/count_cycle_42  (
    .C(sys_clk),
    .D(\picorv32/Result<42>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [42])
  );
  FDR   \picorv32/count_cycle_41  (
    .C(sys_clk),
    .D(\picorv32/Result<41>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [41])
  );
  FDR   \picorv32/count_cycle_40  (
    .C(sys_clk),
    .D(\picorv32/Result<40>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [40])
  );
  FDR   \picorv32/count_cycle_39  (
    .C(sys_clk),
    .D(\picorv32/Result<39>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [39])
  );
  FDR   \picorv32/count_cycle_38  (
    .C(sys_clk),
    .D(\picorv32/Result<38>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [38])
  );
  FDR   \picorv32/count_cycle_37  (
    .C(sys_clk),
    .D(\picorv32/Result<37>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [37])
  );
  FDR   \picorv32/count_cycle_36  (
    .C(sys_clk),
    .D(\picorv32/Result<36>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [36])
  );
  FDR   \picorv32/count_cycle_35  (
    .C(sys_clk),
    .D(\picorv32/Result<35>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [35])
  );
  FDR   \picorv32/count_cycle_34  (
    .C(sys_clk),
    .D(\picorv32/Result<34>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [34])
  );
  FDR   \picorv32/count_cycle_33  (
    .C(sys_clk),
    .D(\picorv32/Result<33>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [33])
  );
  FDR   \picorv32/count_cycle_32  (
    .C(sys_clk),
    .D(\picorv32/Result<32>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [32])
  );
  FDR   \picorv32/count_cycle_31  (
    .C(sys_clk),
    .D(\picorv32/Result<31>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [31])
  );
  FDR   \picorv32/count_cycle_30  (
    .C(sys_clk),
    .D(\picorv32/Result<30>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [30])
  );
  FDR   \picorv32/count_cycle_29  (
    .C(sys_clk),
    .D(\picorv32/Result<29>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [29])
  );
  FDR   \picorv32/count_cycle_28  (
    .C(sys_clk),
    .D(\picorv32/Result<28>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [28])
  );
  FDR   \picorv32/count_cycle_27  (
    .C(sys_clk),
    .D(\picorv32/Result<27>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [27])
  );
  FDR   \picorv32/count_cycle_26  (
    .C(sys_clk),
    .D(\picorv32/Result<26>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [26])
  );
  FDR   \picorv32/count_cycle_25  (
    .C(sys_clk),
    .D(\picorv32/Result<25>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [25])
  );
  FDR   \picorv32/count_cycle_24  (
    .C(sys_clk),
    .D(\picorv32/Result<24>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [24])
  );
  FDR   \picorv32/count_cycle_23  (
    .C(sys_clk),
    .D(\picorv32/Result<23>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [23])
  );
  FDR   \picorv32/count_cycle_22  (
    .C(sys_clk),
    .D(\picorv32/Result<22>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [22])
  );
  FDR   \picorv32/count_cycle_21  (
    .C(sys_clk),
    .D(\picorv32/Result<21>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [21])
  );
  FDR   \picorv32/count_cycle_20  (
    .C(sys_clk),
    .D(\picorv32/Result<20>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [20])
  );
  FDR   \picorv32/count_cycle_19  (
    .C(sys_clk),
    .D(\picorv32/Result<19>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [19])
  );
  FDR   \picorv32/count_cycle_18  (
    .C(sys_clk),
    .D(\picorv32/Result<18>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [18])
  );
  FDR   \picorv32/count_cycle_17  (
    .C(sys_clk),
    .D(\picorv32/Result<17>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [17])
  );
  FDR   \picorv32/count_cycle_16  (
    .C(sys_clk),
    .D(\picorv32/Result<16>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [16])
  );
  FDR   \picorv32/count_cycle_15  (
    .C(sys_clk),
    .D(\picorv32/Result<15>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [15])
  );
  FDR   \picorv32/count_cycle_14  (
    .C(sys_clk),
    .D(\picorv32/Result<14>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [14])
  );
  FDR   \picorv32/count_cycle_13  (
    .C(sys_clk),
    .D(\picorv32/Result<13>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [13])
  );
  FDR   \picorv32/count_cycle_12  (
    .C(sys_clk),
    .D(\picorv32/Result<12>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [12])
  );
  FDR   \picorv32/count_cycle_11  (
    .C(sys_clk),
    .D(\picorv32/Result<11>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [11])
  );
  FDR   \picorv32/count_cycle_10  (
    .C(sys_clk),
    .D(\picorv32/Result<10>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [10])
  );
  FDR   \picorv32/count_cycle_9  (
    .C(sys_clk),
    .D(\picorv32/Result<9>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [9])
  );
  FDR   \picorv32/count_cycle_8  (
    .C(sys_clk),
    .D(\picorv32/Result<8>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [8])
  );
  FDR   \picorv32/count_cycle_7  (
    .C(sys_clk),
    .D(\picorv32/Result<7>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [7])
  );
  FDR   \picorv32/count_cycle_6  (
    .C(sys_clk),
    .D(\picorv32/Result<6>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [6])
  );
  FDR   \picorv32/count_cycle_5  (
    .C(sys_clk),
    .D(\picorv32/Result<5>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [5])
  );
  FDR   \picorv32/count_cycle_4  (
    .C(sys_clk),
    .D(\picorv32/Result<4>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [4])
  );
  FDR   \picorv32/count_cycle_3  (
    .C(sys_clk),
    .D(\picorv32/Result<3>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [3])
  );
  FDR   \picorv32/count_cycle_2  (
    .C(sys_clk),
    .D(\picorv32/Result<2>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [2])
  );
  FDR   \picorv32/count_cycle_1  (
    .C(sys_clk),
    .D(\picorv32/Result<1>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [1])
  );
  FDR   \picorv32/count_cycle_0  (
    .C(sys_clk),
    .D(\picorv32/Result<0>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [0])
  );
  FDSE   \picorv32/pcpi_timeout_counter_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<3>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [3])
  );
  FDSE   \picorv32/pcpi_timeout_counter_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<2>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [2])
  );
  FDSE   \picorv32/pcpi_timeout_counter_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<1>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [1])
  );
  FDSE   \picorv32/pcpi_timeout_counter_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<0>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [0])
  );
  FDRE   \picorv32/count_instr_63  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [63]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [63])
  );
  FDRE   \picorv32/count_instr_62  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [62]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [62])
  );
  FDRE   \picorv32/count_instr_61  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [61]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [61])
  );
  FDRE   \picorv32/count_instr_60  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [60]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [60])
  );
  FDRE   \picorv32/count_instr_59  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [59]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [59])
  );
  FDRE   \picorv32/count_instr_58  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [58]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [58])
  );
  FDRE   \picorv32/count_instr_57  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [57]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [57])
  );
  FDRE   \picorv32/count_instr_56  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [56]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [56])
  );
  FDRE   \picorv32/count_instr_55  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [55]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [55])
  );
  FDRE   \picorv32/count_instr_54  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [54]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [54])
  );
  FDRE   \picorv32/count_instr_53  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [53]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [53])
  );
  FDRE   \picorv32/count_instr_52  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [52]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [52])
  );
  FDRE   \picorv32/count_instr_51  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [51]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [51])
  );
  FDRE   \picorv32/count_instr_50  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [50]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [50])
  );
  FDRE   \picorv32/count_instr_49  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [49]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [49])
  );
  FDRE   \picorv32/count_instr_48  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [48]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [48])
  );
  FDRE   \picorv32/count_instr_47  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [47]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [47])
  );
  FDRE   \picorv32/count_instr_46  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [46]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [46])
  );
  FDRE   \picorv32/count_instr_45  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [45]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [45])
  );
  FDRE   \picorv32/count_instr_44  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [44]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [44])
  );
  FDRE   \picorv32/count_instr_43  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [43]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [43])
  );
  FDRE   \picorv32/count_instr_42  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [42]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [42])
  );
  FDRE   \picorv32/count_instr_41  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [41]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [41])
  );
  FDRE   \picorv32/count_instr_40  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [40]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [40])
  );
  FDRE   \picorv32/count_instr_39  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [39]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [39])
  );
  FDRE   \picorv32/count_instr_38  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [38]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [38])
  );
  FDRE   \picorv32/count_instr_37  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [37]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [37])
  );
  FDRE   \picorv32/count_instr_36  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [36]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [36])
  );
  FDRE   \picorv32/count_instr_35  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [35]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [35])
  );
  FDRE   \picorv32/count_instr_34  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [34]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [34])
  );
  FDRE   \picorv32/count_instr_33  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [33]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [33])
  );
  FDRE   \picorv32/count_instr_32  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [32]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [32])
  );
  FDRE   \picorv32/count_instr_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [31]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [31])
  );
  FDRE   \picorv32/count_instr_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [30])
  );
  FDRE   \picorv32/count_instr_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [29])
  );
  FDRE   \picorv32/count_instr_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [28])
  );
  FDRE   \picorv32/count_instr_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [27])
  );
  FDRE   \picorv32/count_instr_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [26])
  );
  FDRE   \picorv32/count_instr_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [25])
  );
  FDRE   \picorv32/count_instr_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [24])
  );
  FDRE   \picorv32/count_instr_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [23])
  );
  FDRE   \picorv32/count_instr_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [22])
  );
  FDRE   \picorv32/count_instr_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [21])
  );
  FDRE   \picorv32/count_instr_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [20])
  );
  FDRE   \picorv32/count_instr_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [19])
  );
  FDRE   \picorv32/count_instr_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [18])
  );
  FDRE   \picorv32/count_instr_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [17])
  );
  FDRE   \picorv32/count_instr_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [16])
  );
  FDRE   \picorv32/count_instr_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [15])
  );
  FDRE   \picorv32/count_instr_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [14])
  );
  FDRE   \picorv32/count_instr_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [13])
  );
  FDRE   \picorv32/count_instr_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [12])
  );
  FDRE   \picorv32/count_instr_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [11])
  );
  FDRE   \picorv32/count_instr_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [10])
  );
  FDRE   \picorv32/count_instr_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [9])
  );
  FDRE   \picorv32/count_instr_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [8])
  );
  FDRE   \picorv32/count_instr_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [7])
  );
  FDRE   \picorv32/count_instr_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [6])
  );
  FDRE   \picorv32/count_instr_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [5])
  );
  FDRE   \picorv32/count_instr_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [4])
  );
  FDRE   \picorv32/count_instr_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [3]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [3])
  );
  FDRE   \picorv32/count_instr_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [2]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [2])
  );
  FDRE   \picorv32/count_instr_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [1]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [1])
  );
  FDRE   \picorv32/count_instr_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [0]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [0])
  );
  FDR   \picorv32/cpu_state_FSM_FFd3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd3-In_5301 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd3_6183 )
  );
  FDS   \picorv32/cpu_state_FSM_FFd6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd6_6186 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd7-In2 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd7_6187 )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs132  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [31]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<31> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs131  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [30]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<30> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs130  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [29]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<29> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs129  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [28]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<28> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs128  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [27]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<27> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs127  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [26]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<26> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs125  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [24]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<24> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs124  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [23]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<23> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs126  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [25]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<25> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs123  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [22]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<22> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs122  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [21]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<21> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs121  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [20]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<20> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs120  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [19]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<19> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs118  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [17]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<17> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs117  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [16]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<16> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs119  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [18]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<18> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs116  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [15]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<15> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs115  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [14]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<14> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs114  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [13]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<13> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs113  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [12]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<12> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs111  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [10]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<10> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs110  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [9]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<9> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs112  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [11]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<11> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs19  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [8]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<8> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs18  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [7]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs17  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [6]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs16  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [5]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs14  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [3]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs13  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [2]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs15  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [4]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs12  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [1]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs11  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [0]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> )
  );
  FDE   \picorv32/mem_addr_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [31]),
    .Q(\picorv32/mem_addr [31])
  );
  FDE   \picorv32/mem_addr_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [30]),
    .Q(\picorv32/mem_addr [30])
  );
  FDE   \picorv32/mem_addr_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [29]),
    .Q(\picorv32/mem_addr [29])
  );
  FDE   \picorv32/mem_addr_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [28]),
    .Q(\picorv32/mem_addr [28])
  );
  FDE   \picorv32/mem_addr_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [27]),
    .Q(\picorv32/mem_addr [27])
  );
  FDE   \picorv32/mem_addr_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [26]),
    .Q(\picorv32/mem_addr [26])
  );
  FDE   \picorv32/mem_addr_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [25]),
    .Q(\picorv32/mem_addr [25])
  );
  FDE   \picorv32/mem_addr_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [24]),
    .Q(\picorv32/mem_addr [24])
  );
  FDE   \picorv32/mem_addr_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [23]),
    .Q(\picorv32/mem_addr [23])
  );
  FDE   \picorv32/mem_addr_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [22]),
    .Q(\picorv32/mem_addr [22])
  );
  FDE   \picorv32/mem_addr_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [21]),
    .Q(\picorv32/mem_addr [21])
  );
  FDE   \picorv32/mem_addr_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [20]),
    .Q(\picorv32/mem_addr [20])
  );
  FDE   \picorv32/mem_addr_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [19]),
    .Q(\picorv32/mem_addr [19])
  );
  FDE   \picorv32/mem_addr_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [18]),
    .Q(\picorv32/mem_addr [18])
  );
  FDE   \picorv32/mem_addr_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [17]),
    .Q(\picorv32/mem_addr [17])
  );
  FDE   \picorv32/mem_addr_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [16]),
    .Q(\picorv32/mem_addr [16])
  );
  FDE   \picorv32/mem_addr_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [15]),
    .Q(\picorv32/mem_addr [15])
  );
  FDE   \picorv32/mem_addr_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [14]),
    .Q(\picorv32/mem_addr [14])
  );
  FDE   \picorv32/mem_addr_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [13]),
    .Q(\picorv32/mem_addr [13])
  );
  FDE   \picorv32/mem_addr_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [12]),
    .Q(\picorv32/mem_addr [12])
  );
  FDE   \picorv32/mem_addr_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [11]),
    .Q(\picorv32/mem_addr [11])
  );
  FDE   \picorv32/mem_addr_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [10]),
    .Q(\picorv32/mem_addr [10])
  );
  FDE   \picorv32/mem_addr_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [9]),
    .Q(\picorv32/mem_addr [9])
  );
  FDE   \picorv32/mem_addr_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [8]),
    .Q(\picorv32/mem_addr [8])
  );
  FDE   \picorv32/mem_addr_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [7]),
    .Q(\picorv32/mem_addr [7])
  );
  FDE   \picorv32/mem_addr_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [6]),
    .Q(\picorv32/mem_addr [6])
  );
  FDE   \picorv32/mem_addr_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [5]),
    .Q(\picorv32/mem_addr [5])
  );
  FDE   \picorv32/mem_addr_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [4]),
    .Q(\picorv32/mem_addr [4])
  );
  FDE   \picorv32/mem_addr_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [3]),
    .Q(\picorv32/mem_addr [3])
  );
  FDE   \picorv32/mem_addr_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_addr [2]),
    .Q(\picorv32/mem_addr [2])
  );
  FDRE   \picorv32/mem_state_0  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<0> ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/mem_state [0])
  );
  FDE   \picorv32/reg_next_pc_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<31> ),
    .Q(\picorv32/reg_next_pc [31])
  );
  FDE   \picorv32/reg_next_pc_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<30> ),
    .Q(\picorv32/reg_next_pc [30])
  );
  FDE   \picorv32/reg_next_pc_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<29> ),
    .Q(\picorv32/reg_next_pc [29])
  );
  FDE   \picorv32/reg_next_pc_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<28> ),
    .Q(\picorv32/reg_next_pc [28])
  );
  FDE   \picorv32/reg_next_pc_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<27> ),
    .Q(\picorv32/reg_next_pc [27])
  );
  FDE   \picorv32/reg_next_pc_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<26> ),
    .Q(\picorv32/reg_next_pc [26])
  );
  FDE   \picorv32/reg_next_pc_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<25> ),
    .Q(\picorv32/reg_next_pc [25])
  );
  FDE   \picorv32/reg_next_pc_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<24> ),
    .Q(\picorv32/reg_next_pc [24])
  );
  FDE   \picorv32/reg_next_pc_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<23> ),
    .Q(\picorv32/reg_next_pc [23])
  );
  FDE   \picorv32/reg_next_pc_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<22> ),
    .Q(\picorv32/reg_next_pc [22])
  );
  FDE   \picorv32/reg_next_pc_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<21> ),
    .Q(\picorv32/reg_next_pc [21])
  );
  FDE   \picorv32/reg_next_pc_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<20> ),
    .Q(\picorv32/reg_next_pc [20])
  );
  FDE   \picorv32/reg_next_pc_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<19> ),
    .Q(\picorv32/reg_next_pc [19])
  );
  FDE   \picorv32/reg_next_pc_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<18> ),
    .Q(\picorv32/reg_next_pc [18])
  );
  FDE   \picorv32/reg_next_pc_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<17> ),
    .Q(\picorv32/reg_next_pc [17])
  );
  FDE   \picorv32/reg_next_pc_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<16> ),
    .Q(\picorv32/reg_next_pc [16])
  );
  FDE   \picorv32/reg_next_pc_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<15> ),
    .Q(\picorv32/reg_next_pc [15])
  );
  FDE   \picorv32/reg_next_pc_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<14> ),
    .Q(\picorv32/reg_next_pc [14])
  );
  FDE   \picorv32/reg_next_pc_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<13> ),
    .Q(\picorv32/reg_next_pc [13])
  );
  FDE   \picorv32/reg_next_pc_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<12> ),
    .Q(\picorv32/reg_next_pc [12])
  );
  FDE   \picorv32/reg_next_pc_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<11> ),
    .Q(\picorv32/reg_next_pc [11])
  );
  FDE   \picorv32/reg_next_pc_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<10> ),
    .Q(\picorv32/reg_next_pc [10])
  );
  FDE   \picorv32/reg_next_pc_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<9> ),
    .Q(\picorv32/reg_next_pc [9])
  );
  FDE   \picorv32/reg_next_pc_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<8> ),
    .Q(\picorv32/reg_next_pc [8])
  );
  FDE   \picorv32/reg_next_pc_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<7> ),
    .Q(\picorv32/reg_next_pc [7])
  );
  FDE   \picorv32/reg_next_pc_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<6> ),
    .Q(\picorv32/reg_next_pc [6])
  );
  FDE   \picorv32/reg_next_pc_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<5> ),
    .Q(\picorv32/reg_next_pc [5])
  );
  FDE   \picorv32/reg_next_pc_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<4> ),
    .Q(\picorv32/reg_next_pc [4])
  );
  FDE   \picorv32/reg_next_pc_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<3> ),
    .Q(\picorv32/reg_next_pc [3])
  );
  FDE   \picorv32/reg_next_pc_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<2> ),
    .Q(\picorv32/reg_next_pc [2])
  );
  FDE   \picorv32/reg_next_pc_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<1> ),
    .Q(\picorv32/reg_next_pc [1])
  );
  FD   \picorv32/irq_pending_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> ),
    .Q(\picorv32/irq_pending [4])
  );
  FD   \picorv32/irq_pending_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> ),
    .Q(\picorv32/irq_pending [3])
  );
  FD   \picorv32/irq_pending_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_cpu_state[7]_MUX_2070_o ),
    .Q(\picorv32/irq_pending [2])
  );
  FD   \picorv32/irq_pending_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> ),
    .Q(\picorv32/irq_pending [1])
  );
  FD   \picorv32/irq_pending_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> ),
    .Q(\picorv32/irq_pending [0])
  );
  FDRE   \picorv32/timer_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [31]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [31])
  );
  FDRE   \picorv32/timer_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [30])
  );
  FDRE   \picorv32/timer_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [29])
  );
  FDRE   \picorv32/timer_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [28])
  );
  FDRE   \picorv32/timer_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [27])
  );
  FDRE   \picorv32/timer_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [26])
  );
  FDRE   \picorv32/timer_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [25])
  );
  FDRE   \picorv32/timer_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [24])
  );
  FDRE   \picorv32/timer_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [23])
  );
  FDRE   \picorv32/timer_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [22])
  );
  FDRE   \picorv32/timer_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [21])
  );
  FDRE   \picorv32/timer_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [20])
  );
  FDRE   \picorv32/timer_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [19])
  );
  FDRE   \picorv32/timer_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [18])
  );
  FDRE   \picorv32/timer_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [17])
  );
  FDRE   \picorv32/timer_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [16])
  );
  FDRE   \picorv32/timer_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [15])
  );
  FDRE   \picorv32/timer_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [14])
  );
  FDRE   \picorv32/timer_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [13])
  );
  FDRE   \picorv32/timer_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [12])
  );
  FDRE   \picorv32/timer_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [11])
  );
  FDRE   \picorv32/timer_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [10])
  );
  FDRE   \picorv32/timer_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [9])
  );
  FDRE   \picorv32/timer_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [8])
  );
  FDRE   \picorv32/timer_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [7])
  );
  FDRE   \picorv32/timer_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [6])
  );
  FDRE   \picorv32/timer_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [5])
  );
  FDRE   \picorv32/timer_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [4])
  );
  FDRE   \picorv32/timer_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [3]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [3])
  );
  FDRE   \picorv32/timer_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [2]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [2])
  );
  FDRE   \picorv32/timer_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [1]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [1])
  );
  FDRE   \picorv32/timer_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [0]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [0])
  );
  FDR   \picorv32/trap  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/trap_6584 )
  );
  FDSE   \picorv32/irq_mask_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [31]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [31])
  );
  FDSE   \picorv32/irq_mask_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [30]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [30])
  );
  FDSE   \picorv32/irq_mask_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [29]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [29])
  );
  FDSE   \picorv32/irq_mask_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [28]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [28])
  );
  FDSE   \picorv32/irq_mask_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [27]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [27])
  );
  FDSE   \picorv32/irq_mask_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [26]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [26])
  );
  FDSE   \picorv32/irq_mask_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [25]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [25])
  );
  FDSE   \picorv32/irq_mask_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [24]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [24])
  );
  FDSE   \picorv32/irq_mask_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [23]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [23])
  );
  FDSE   \picorv32/irq_mask_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [22]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [22])
  );
  FDSE   \picorv32/irq_mask_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [21]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [21])
  );
  FDSE   \picorv32/irq_mask_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [20]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [20])
  );
  FDSE   \picorv32/irq_mask_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [19]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [19])
  );
  FDSE   \picorv32/irq_mask_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [18]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [18])
  );
  FDSE   \picorv32/irq_mask_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [17]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [17])
  );
  FDSE   \picorv32/irq_mask_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [16]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [16])
  );
  FDSE   \picorv32/irq_mask_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [15]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [15])
  );
  FDSE   \picorv32/irq_mask_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [14]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [14])
  );
  FDSE   \picorv32/irq_mask_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [13]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [13])
  );
  FDSE   \picorv32/irq_mask_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [12]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [12])
  );
  FDSE   \picorv32/irq_mask_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [11]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [11])
  );
  FDSE   \picorv32/irq_mask_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [10]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [10])
  );
  FDSE   \picorv32/irq_mask_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [9]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [9])
  );
  FDSE   \picorv32/irq_mask_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [8]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [8])
  );
  FDSE   \picorv32/irq_mask_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [7]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [7])
  );
  FDSE   \picorv32/irq_mask_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [6]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [6])
  );
  FDSE   \picorv32/irq_mask_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [5]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [5])
  );
  FDSE   \picorv32/irq_mask_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [4]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [4])
  );
  FDSE   \picorv32/irq_mask_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [3]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [3])
  );
  FDSE   \picorv32/irq_mask_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [2]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [2])
  );
  FDSE   \picorv32/irq_mask_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [1]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [1])
  );
  FDSE   \picorv32/irq_mask_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [0]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [0])
  );
  FDE   \picorv32/decoded_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/decoded_rd [4])
  );
  FDE   \picorv32/decoded_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/decoded_rd [3])
  );
  FDE   \picorv32/decoded_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/decoded_rd [2])
  );
  FDE   \picorv32/decoded_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/decoded_rd [1])
  );
  FDE   \picorv32/decoded_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/decoded_rd [0])
  );
  FDE   \picorv32/decoded_imm_uj_20  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/decoded_imm_uj [20])
  );
  FDE   \picorv32/decoded_imm_uj_19  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/decoded_imm_uj [19])
  );
  FDE   \picorv32/decoded_imm_uj_18  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/decoded_imm_uj [18])
  );
  FDE   \picorv32/decoded_imm_uj_17  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/decoded_imm_uj [17])
  );
  FDE   \picorv32/decoded_imm_uj_16  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/decoded_imm_uj [16])
  );
  FDE   \picorv32/decoded_imm_uj_15  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/decoded_imm_uj [15])
  );
  FDE   \picorv32/decoded_imm_uj_14  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/decoded_imm_uj [14])
  );
  FDE   \picorv32/decoded_imm_uj_13  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/decoded_imm_uj [13])
  );
  FDE   \picorv32/decoded_imm_uj_12  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/decoded_imm_uj [12])
  );
  FDE   \picorv32/decoded_imm_uj_11  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/decoded_imm_uj [11])
  );
  FDE   \picorv32/decoded_imm_uj_10  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/decoded_imm_uj [10])
  );
  FDE   \picorv32/decoded_imm_uj_9  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/decoded_imm_uj [9])
  );
  FDE   \picorv32/decoded_imm_uj_8  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/decoded_imm_uj [8])
  );
  FDE   \picorv32/decoded_imm_uj_7  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/decoded_imm_uj [7])
  );
  FDE   \picorv32/decoded_imm_uj_6  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/decoded_imm_uj [6])
  );
  FDE   \picorv32/decoded_imm_uj_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/decoded_imm_uj [5])
  );
  FDE   \picorv32/decoded_imm_uj_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/decoded_imm_uj [4])
  );
  FDE   \picorv32/decoded_imm_uj_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/decoded_imm_uj [3])
  );
  FDE   \picorv32/decoded_imm_uj_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/decoded_imm_uj [2])
  );
  FDE   \picorv32/decoded_imm_uj_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/decoded_imm_uj [1])
  );
  FDE   \picorv32/mem_wdata_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [31]),
    .Q(\picorv32/mem_wdata [31])
  );
  FDE   \picorv32/mem_wdata_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [30]),
    .Q(\picorv32/mem_wdata [30])
  );
  FDE   \picorv32/mem_wdata_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [29]),
    .Q(\picorv32/mem_wdata [29])
  );
  FDE   \picorv32/mem_wdata_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [28]),
    .Q(\picorv32/mem_wdata [28])
  );
  FDE   \picorv32/mem_wdata_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [27]),
    .Q(\picorv32/mem_wdata [27])
  );
  FDE   \picorv32/mem_wdata_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [26]),
    .Q(\picorv32/mem_wdata [26])
  );
  FDE   \picorv32/mem_wdata_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [25]),
    .Q(\picorv32/mem_wdata [25])
  );
  FDE   \picorv32/mem_wdata_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [24]),
    .Q(\picorv32/mem_wdata [24])
  );
  FDE   \picorv32/mem_wdata_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [23]),
    .Q(\picorv32/mem_wdata [23])
  );
  FDE   \picorv32/mem_wdata_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [22]),
    .Q(\picorv32/mem_wdata [22])
  );
  FDE   \picorv32/mem_wdata_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [21]),
    .Q(\picorv32/mem_wdata [21])
  );
  FDE   \picorv32/mem_wdata_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [20]),
    .Q(\picorv32/mem_wdata [20])
  );
  FDE   \picorv32/mem_wdata_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [19]),
    .Q(\picorv32/mem_wdata [19])
  );
  FDE   \picorv32/mem_wdata_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [18]),
    .Q(\picorv32/mem_wdata [18])
  );
  FDE   \picorv32/mem_wdata_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [17]),
    .Q(\picorv32/mem_wdata [17])
  );
  FDE   \picorv32/mem_wdata_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [16]),
    .Q(\picorv32/mem_wdata [16])
  );
  FDE   \picorv32/mem_wdata_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [15]),
    .Q(\picorv32/mem_wdata [15])
  );
  FDE   \picorv32/mem_wdata_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [14]),
    .Q(\picorv32/mem_wdata [14])
  );
  FDE   \picorv32/mem_wdata_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [13]),
    .Q(\picorv32/mem_wdata [13])
  );
  FDE   \picorv32/mem_wdata_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [12]),
    .Q(\picorv32/mem_wdata [12])
  );
  FDE   \picorv32/mem_wdata_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [11]),
    .Q(\picorv32/mem_wdata [11])
  );
  FDE   \picorv32/mem_wdata_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [10]),
    .Q(\picorv32/mem_wdata [10])
  );
  FDE   \picorv32/mem_wdata_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [9]),
    .Q(\picorv32/mem_wdata [9])
  );
  FDE   \picorv32/mem_wdata_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [8]),
    .Q(\picorv32/mem_wdata [8])
  );
  FDE   \picorv32/mem_wdata_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_7_5512 ),
    .Q(\picorv32/mem_wdata [7])
  );
  FDE   \picorv32/mem_wdata_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_6_5511 ),
    .Q(\picorv32/mem_wdata [6])
  );
  FDE   \picorv32/mem_wdata_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_5_5510 ),
    .Q(\picorv32/mem_wdata [5])
  );
  FDE   \picorv32/mem_wdata_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_4_5509 ),
    .Q(\picorv32/mem_wdata [4])
  );
  FDE   \picorv32/mem_wdata_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_3_5508 ),
    .Q(\picorv32/mem_wdata [3])
  );
  FDE   \picorv32/mem_wdata_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_2_5507 ),
    .Q(\picorv32/mem_wdata [2])
  );
  FDE   \picorv32/mem_wdata_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_1_5506 ),
    .Q(\picorv32/mem_wdata [1])
  );
  FDE   \picorv32/mem_wdata_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_0_5505 ),
    .Q(\picorv32/mem_wdata [0])
  );
  FDRE   \picorv32/irq_delay  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/irq_active_6510 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_delay_6225 )
  );
  FDE   \picorv32/reg_pc_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> ),
    .Q(\picorv32/reg_pc [31])
  );
  FDE   \picorv32/reg_pc_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> ),
    .Q(\picorv32/reg_pc [30])
  );
  FDE   \picorv32/reg_pc_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> ),
    .Q(\picorv32/reg_pc [29])
  );
  FDE   \picorv32/reg_pc_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> ),
    .Q(\picorv32/reg_pc [28])
  );
  FDE   \picorv32/reg_pc_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> ),
    .Q(\picorv32/reg_pc [27])
  );
  FDE   \picorv32/reg_pc_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> ),
    .Q(\picorv32/reg_pc [26])
  );
  FDE   \picorv32/reg_pc_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> ),
    .Q(\picorv32/reg_pc [25])
  );
  FDE   \picorv32/reg_pc_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> ),
    .Q(\picorv32/reg_pc [24])
  );
  FDE   \picorv32/reg_pc_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> ),
    .Q(\picorv32/reg_pc [23])
  );
  FDE   \picorv32/reg_pc_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> ),
    .Q(\picorv32/reg_pc [22])
  );
  FDE   \picorv32/reg_pc_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> ),
    .Q(\picorv32/reg_pc [21])
  );
  FDE   \picorv32/reg_pc_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> ),
    .Q(\picorv32/reg_pc [20])
  );
  FDE   \picorv32/reg_pc_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> ),
    .Q(\picorv32/reg_pc [19])
  );
  FDE   \picorv32/reg_pc_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> ),
    .Q(\picorv32/reg_pc [18])
  );
  FDE   \picorv32/reg_pc_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> ),
    .Q(\picorv32/reg_pc [17])
  );
  FDE   \picorv32/reg_pc_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> ),
    .Q(\picorv32/reg_pc [16])
  );
  FDE   \picorv32/reg_pc_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> ),
    .Q(\picorv32/reg_pc [15])
  );
  FDE   \picorv32/reg_pc_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> ),
    .Q(\picorv32/reg_pc [14])
  );
  FDE   \picorv32/reg_pc_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> ),
    .Q(\picorv32/reg_pc [13])
  );
  FDE   \picorv32/reg_pc_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> ),
    .Q(\picorv32/reg_pc [12])
  );
  FDE   \picorv32/reg_pc_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> ),
    .Q(\picorv32/reg_pc [11])
  );
  FDE   \picorv32/reg_pc_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> ),
    .Q(\picorv32/reg_pc [10])
  );
  FDE   \picorv32/reg_pc_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> ),
    .Q(\picorv32/reg_pc [9])
  );
  FDE   \picorv32/reg_pc_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> ),
    .Q(\picorv32/reg_pc [8])
  );
  FDE   \picorv32/reg_pc_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> ),
    .Q(\picorv32/reg_pc [7])
  );
  FDE   \picorv32/reg_pc_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> ),
    .Q(\picorv32/reg_pc [6])
  );
  FDE   \picorv32/reg_pc_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> ),
    .Q(\picorv32/reg_pc [5])
  );
  FDE   \picorv32/reg_pc_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> ),
    .Q(\picorv32/reg_pc [4])
  );
  FDE   \picorv32/reg_pc_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> ),
    .Q(\picorv32/reg_pc [3])
  );
  FDE   \picorv32/reg_pc_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<2> ),
    .Q(\picorv32/reg_pc [2])
  );
  FDE   \picorv32/reg_pc_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<1> ),
    .Q(\picorv32/reg_pc [1])
  );
  FDE   \picorv32/pcpi_insn_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [31]),
    .Q(\picorv32/pcpi_insn[31] )
  );
  FDE   \picorv32/pcpi_insn_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [30]),
    .Q(\picorv32/pcpi_insn[30] )
  );
  FDE   \picorv32/pcpi_insn_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [29]),
    .Q(\picorv32/pcpi_insn[29] )
  );
  FDE   \picorv32/pcpi_insn_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [28]),
    .Q(\picorv32/pcpi_insn[28] )
  );
  FDE   \picorv32/pcpi_insn_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [27]),
    .Q(\picorv32/pcpi_insn[27] )
  );
  FDE   \picorv32/pcpi_insn_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [26]),
    .Q(\picorv32/pcpi_insn[26] )
  );
  FDE   \picorv32/pcpi_insn_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [25]),
    .Q(\picorv32/pcpi_insn[25] )
  );
  FDE   \picorv32/pcpi_insn_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [14]),
    .Q(\picorv32/pcpi_insn[14] )
  );
  FDE   \picorv32/pcpi_insn_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [13]),
    .Q(\picorv32/pcpi_insn[13] )
  );
  FDE   \picorv32/pcpi_insn_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [12]),
    .Q(\picorv32/pcpi_insn[12] )
  );
  FDE   \picorv32/pcpi_insn_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [6]),
    .Q(\picorv32/pcpi_insn[6] )
  );
  FDE   \picorv32/pcpi_insn_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [5]),
    .Q(\picorv32/pcpi_insn[5] )
  );
  FDE   \picorv32/pcpi_insn_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [4]),
    .Q(\picorv32/pcpi_insn[4] )
  );
  FDE   \picorv32/pcpi_insn_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [3]),
    .Q(\picorv32/pcpi_insn[3] )
  );
  FDE   \picorv32/pcpi_insn_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [2]),
    .Q(\picorv32/pcpi_insn[2] )
  );
  FDE   \picorv32/pcpi_insn_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [1]),
    .Q(\picorv32/pcpi_insn[1] )
  );
  FDE   \picorv32/pcpi_insn_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [0]),
    .Q(\picorv32/pcpi_insn[0] )
  );
  FDE   \picorv32/instr_jalr  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o ),
    .Q(\picorv32/instr_jalr_6100 )
  );
  FDE   \picorv32/instr_lbu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o ),
    .Q(\picorv32/instr_lbu_6103 )
  );
  FDE   \picorv32/instr_lhu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o ),
    .Q(\picorv32/instr_lhu_6102 )
  );
  FDE   \picorv32/instr_lw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_697_o ),
    .Q(\picorv32/instr_lw_6101 )
  );
  FDE   \picorv32/reg_op2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> ),
    .Q(\picorv32/reg_op2_31_6067 )
  );
  FDE   \picorv32/reg_op2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> ),
    .Q(\picorv32/reg_op2_30_6066 )
  );
  FDE   \picorv32/reg_op2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> ),
    .Q(\picorv32/reg_op2_29_6065 )
  );
  FDE   \picorv32/reg_op2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> ),
    .Q(\picorv32/reg_op2_28_6064 )
  );
  FDE   \picorv32/reg_op2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> ),
    .Q(\picorv32/reg_op2_27_6063 )
  );
  FDE   \picorv32/reg_op2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> ),
    .Q(\picorv32/reg_op2_26_6062 )
  );
  FDE   \picorv32/reg_op2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> ),
    .Q(\picorv32/reg_op2_25_6061 )
  );
  FDE   \picorv32/reg_op2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> ),
    .Q(\picorv32/reg_op2_24_6060 )
  );
  FDE   \picorv32/reg_op2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> ),
    .Q(\picorv32/reg_op2_23_6059 )
  );
  FDE   \picorv32/reg_op2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> ),
    .Q(\picorv32/reg_op2_22_6058 )
  );
  FDE   \picorv32/reg_op2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> ),
    .Q(\picorv32/reg_op2_21_6057 )
  );
  FDE   \picorv32/reg_op2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> ),
    .Q(\picorv32/reg_op2_20_6056 )
  );
  FDE   \picorv32/reg_op2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> ),
    .Q(\picorv32/reg_op2_19_6055 )
  );
  FDE   \picorv32/reg_op2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> ),
    .Q(\picorv32/reg_op2_18_6054 )
  );
  FDE   \picorv32/reg_op2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> ),
    .Q(\picorv32/reg_op2_17_6053 )
  );
  FDE   \picorv32/reg_op2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> ),
    .Q(\picorv32/reg_op2_16_6052 )
  );
  FDE   \picorv32/reg_op2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> ),
    .Q(\picorv32/reg_op2_15_6051 )
  );
  FDE   \picorv32/reg_op2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> ),
    .Q(\picorv32/reg_op2_14_6050 )
  );
  FDE   \picorv32/reg_op2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> ),
    .Q(\picorv32/reg_op2_13_6049 )
  );
  FDE   \picorv32/reg_op2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> ),
    .Q(\picorv32/reg_op2_12_6048 )
  );
  FDE   \picorv32/reg_op2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> ),
    .Q(\picorv32/reg_op2_11_6047 )
  );
  FDE   \picorv32/reg_op2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> ),
    .Q(\picorv32/reg_op2_10_6046 )
  );
  FDE   \picorv32/reg_op2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> ),
    .Q(\picorv32/reg_op2_9_6045 )
  );
  FDE   \picorv32/reg_op2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> ),
    .Q(\picorv32/reg_op2_8_6044 )
  );
  FDE   \picorv32/reg_op2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> ),
    .Q(\picorv32/reg_op2_7_5512 )
  );
  FDE   \picorv32/reg_op2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> ),
    .Q(\picorv32/reg_op2_6_5511 )
  );
  FDE   \picorv32/reg_op2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> ),
    .Q(\picorv32/reg_op2_5_5510 )
  );
  FDE   \picorv32/reg_op2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> ),
    .Q(\picorv32/reg_op2_4_5509 )
  );
  FDE   \picorv32/reg_op2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> ),
    .Q(\picorv32/reg_op2_3_5508 )
  );
  FDE   \picorv32/reg_op2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> ),
    .Q(\picorv32/reg_op2_2_5507 )
  );
  FDE   \picorv32/reg_op2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> ),
    .Q(\picorv32/reg_op2_1_5506 )
  );
  FDE   \picorv32/reg_op2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> ),
    .Q(\picorv32/reg_op2_0_5505 )
  );
  FDRE   \picorv32/instr_sltiu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_sltiu_6106 )
  );
  FDRE   \picorv32/instr_bltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bltu_6105 )
  );
  FDRE   \picorv32/instr_sltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_sltu_6104 )
  );
  FDRE   \picorv32/instr_slti  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_slti_6109 )
  );
  FDRE   \picorv32/instr_blt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_blt_6108 )
  );
  FDRE   \picorv32/instr_slt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_slt_6107 )
  );
  FDE   \picorv32/instr_lui  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o ),
    .Q(\picorv32/instr_lui_6112 )
  );
  FDE   \picorv32/instr_auipc  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o ),
    .Q(\picorv32/instr_auipc_6111 )
  );
  FDE   \picorv32/instr_jal  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o ),
    .Q(\picorv32/instr_jal_6110 )
  );
  FDE   \picorv32/instr_rdcycle  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o ),
    .Q(\picorv32/instr_rdcycle_6116 )
  );
  FDE   \picorv32/instr_rdcycleh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o ),
    .Q(\picorv32/instr_rdcycleh_6115 )
  );
  FDE   \picorv32/instr_rdinstr  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o ),
    .Q(\picorv32/instr_rdinstr_6114 )
  );
  FDE   \picorv32/instr_rdinstrh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o ),
    .Q(\picorv32/instr_rdinstrh_6113 )
  );
  FDRE   \picorv32/instr_and  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_and_6323 )
  );
  FDRE   \picorv32/instr_or  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_or_6324 )
  );
  FDRE   \picorv32/instr_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_sra_6325 )
  );
  FDRE   \picorv32/instr_srl  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_srl_6326 )
  );
  FDRE   \picorv32/instr_xor  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_xor_6327 )
  );
  FDRE   \picorv32/instr_sll  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_sll_6328 )
  );
  FDRE   \picorv32/instr_add  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable11 ),
    .Q(\picorv32/instr_add_6330 )
  );
  FDRE   \picorv32/instr_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_andi_6331 )
  );
  FDRE   \picorv32/instr_sub  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable11 ),
    .Q(\picorv32/instr_sub_6329 )
  );
  FDRE   \picorv32/instr_ori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_ori_6332 )
  );
  FDRE   \picorv32/instr_xori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_xori_6333 )
  );
  FDRE   \picorv32/instr_addi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_addi_6334 )
  );
  FDRE   \picorv32/instr_bgeu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bgeu_6335 )
  );
  FDRE   \picorv32/instr_bne  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bne_6337 )
  );
  FDRE   \picorv32/instr_beq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_beq_6338 )
  );
  FDRE   \picorv32/instr_bge  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bge_6336 )
  );
  FDRE   \picorv32/mem_wstrb_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_wstrb [3]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [3])
  );
  FDRE   \picorv32/mem_wstrb_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_wstrb [2]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [2])
  );
  FDRE   \picorv32/mem_wstrb_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/mem_la_wstrb [1]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [1])
  );
  FDRE   \picorv32/mem_wstrb_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5320 ),
    .D(\picorv32/Mmux_mem_rdata_word110 ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [0])
  );
  FDE   \picorv32/latched_rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> ),
    .Q(\picorv32/latched_rd [5])
  );
  FDE   \picorv32/latched_rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> ),
    .Q(\picorv32/latched_rd [4])
  );
  FDE   \picorv32/latched_rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> ),
    .Q(\picorv32/latched_rd [3])
  );
  FDE   \picorv32/latched_rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> ),
    .Q(\picorv32/latched_rd [2])
  );
  FDE   \picorv32/latched_rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> ),
    .Q(\picorv32/latched_rd [1])
  );
  FDE   \picorv32/latched_rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> ),
    .Q(\picorv32/latched_rd [0])
  );
  FDE   \picorv32/decoded_imm_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31> ),
    .Q(\picorv32/decoded_imm [31])
  );
  FDE   \picorv32/decoded_imm_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30> ),
    .Q(\picorv32/decoded_imm [30])
  );
  FDE   \picorv32/decoded_imm_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29> ),
    .Q(\picorv32/decoded_imm [29])
  );
  FDE   \picorv32/decoded_imm_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28> ),
    .Q(\picorv32/decoded_imm [28])
  );
  FDE   \picorv32/decoded_imm_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27> ),
    .Q(\picorv32/decoded_imm [27])
  );
  FDE   \picorv32/decoded_imm_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26> ),
    .Q(\picorv32/decoded_imm [26])
  );
  FDE   \picorv32/decoded_imm_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25> ),
    .Q(\picorv32/decoded_imm [25])
  );
  FDE   \picorv32/decoded_imm_24  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24> ),
    .Q(\picorv32/decoded_imm [24])
  );
  FDE   \picorv32/decoded_imm_23  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23> ),
    .Q(\picorv32/decoded_imm [23])
  );
  FDE   \picorv32/decoded_imm_22  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22> ),
    .Q(\picorv32/decoded_imm [22])
  );
  FDE   \picorv32/decoded_imm_21  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21> ),
    .Q(\picorv32/decoded_imm [21])
  );
  FDE   \picorv32/decoded_imm_20  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20> ),
    .Q(\picorv32/decoded_imm [20])
  );
  FDE   \picorv32/decoded_imm_19  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_5562 ),
    .Q(\picorv32/decoded_imm [19])
  );
  FDE   \picorv32/decoded_imm_18  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_5561 ),
    .Q(\picorv32/decoded_imm [18])
  );
  FDE   \picorv32/decoded_imm_17  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_5560 ),
    .Q(\picorv32/decoded_imm [17])
  );
  FDE   \picorv32/decoded_imm_16  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_5559 ),
    .Q(\picorv32/decoded_imm [16])
  );
  FDE   \picorv32/decoded_imm_15  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_5558 ),
    .Q(\picorv32/decoded_imm [15])
  );
  FDE   \picorv32/decoded_imm_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_5557 ),
    .Q(\picorv32/decoded_imm [14])
  );
  FDE   \picorv32/decoded_imm_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_5556 ),
    .Q(\picorv32/decoded_imm [13])
  );
  FDE   \picorv32/decoded_imm_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_5555 ),
    .Q(\picorv32/decoded_imm [12])
  );
  FDE   \picorv32/decoded_imm_11  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11> ),
    .Q(\picorv32/decoded_imm [11])
  );
  FDE   \picorv32/decoded_imm_10  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10> ),
    .Q(\picorv32/decoded_imm [10])
  );
  FDE   \picorv32/decoded_imm_9  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9> ),
    .Q(\picorv32/decoded_imm [9])
  );
  FDE   \picorv32/decoded_imm_8  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8> ),
    .Q(\picorv32/decoded_imm [8])
  );
  FDE   \picorv32/decoded_imm_7  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7> ),
    .Q(\picorv32/decoded_imm [7])
  );
  FDE   \picorv32/decoded_imm_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6> ),
    .Q(\picorv32/decoded_imm [6])
  );
  FDE   \picorv32/decoded_imm_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5> ),
    .Q(\picorv32/decoded_imm [5])
  );
  FDE   \picorv32/decoded_imm_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4> ),
    .Q(\picorv32/decoded_imm [4])
  );
  FDE   \picorv32/decoded_imm_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3> ),
    .Q(\picorv32/decoded_imm [3])
  );
  FDE   \picorv32/decoded_imm_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2> ),
    .Q(\picorv32/decoded_imm [2])
  );
  FDE   \picorv32/decoded_imm_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1> ),
    .Q(\picorv32/decoded_imm [1])
  );
  FDE   \picorv32/decoded_imm_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0> ),
    .Q(\picorv32/decoded_imm [0])
  );
  FDE   \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/instr_jalr_is_alu_reg_imm_OR_531_o ),
    .Q(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 )
  );
  FDE   \picorv32/is_slli_srli_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o ),
    .Q(\picorv32/is_slli_srli_srai_6440 )
  );
  FDE   \picorv32/is_sll_srl_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o ),
    .Q(\picorv32/is_sll_srl_sra_6438 )
  );
  FDE   \picorv32/instr_timer  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o ),
    .Q(\picorv32/instr_timer_6441 )
  );
  FDE   \picorv32/instr_maskirq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o ),
    .Q(\picorv32/instr_maskirq_6442 )
  );
  FDE   \picorv32/instr_setq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o ),
    .Q(\picorv32/instr_setq_6443 )
  );
  FDE   \picorv32/instr_getq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o ),
    .Q(\picorv32/instr_getq_6444 )
  );
  FDE   \picorv32/instr_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o ),
    .Q(\picorv32/instr_srai_6446 )
  );
  FDE   \picorv32/instr_srli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o ),
    .Q(\picorv32/instr_srli_6447 )
  );
  FDE   \picorv32/instr_ecall_ebreak  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_5440 ),
    .Q(\picorv32/instr_ecall_ebreak_6445 )
  );
  FDE   \picorv32/instr_slli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o ),
    .Q(\picorv32/instr_slli_6448 )
  );
  FDE   \picorv32/instr_sw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o ),
    .Q(\picorv32/instr_sw_6449 )
  );
  FDE   \picorv32/instr_sh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o ),
    .Q(\picorv32/instr_sh_6450 )
  );
  FDE   \picorv32/instr_sb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o ),
    .Q(\picorv32/instr_sb_6451 )
  );
  FDE   \picorv32/instr_lb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o ),
    .Q(\picorv32/instr_lb_6453 )
  );
  FDE   \picorv32/instr_lh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o ),
    .Q(\picorv32/instr_lh_6452 )
  );
  FDE   \picorv32/instr_retirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o ),
    .Q(\picorv32/instr_retirq_6505 )
  );
  FDE   \picorv32/instr_waitirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o ),
    .Q(\picorv32/instr_waitirq_6504 )
  );
  FDR   \picorv32/irq_active  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_active_Select_559_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_active_6510 )
  );
  FDR   \picorv32/latched_branch  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_branch_Select_568_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_branch_6514 )
  );
  FDR   \picorv32/latched_stalu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_stalu_Select_566_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_stalu_6515 )
  );
  FDR   \picorv32/latched_store  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_store_Select_564_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_store_6516 )
  );
  FDR   \picorv32/pcpi_timeout  (
    .C(sys_clk),
    .D(\picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_timeout_6583 )
  );
  FD   \picorv32/alu_out_q_31  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [1]),
    .Q(\picorv32/alu_out_q [31])
  );
  FD   \picorv32/alu_out_q_30  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [2]),
    .Q(\picorv32/alu_out_q [30])
  );
  FD   \picorv32/alu_out_q_29  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [3]),
    .Q(\picorv32/alu_out_q [29])
  );
  FD   \picorv32/alu_out_q_28  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [4]),
    .Q(\picorv32/alu_out_q [28])
  );
  FD   \picorv32/alu_out_q_27  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [5]),
    .Q(\picorv32/alu_out_q [27])
  );
  FD   \picorv32/alu_out_q_26  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [6]),
    .Q(\picorv32/alu_out_q [26])
  );
  FD   \picorv32/alu_out_q_25  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [7]),
    .Q(\picorv32/alu_out_q [25])
  );
  FD   \picorv32/alu_out_q_24  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [8]),
    .Q(\picorv32/alu_out_q [24])
  );
  FD   \picorv32/alu_out_q_23  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [9]),
    .Q(\picorv32/alu_out_q [23])
  );
  FD   \picorv32/alu_out_q_22  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [10]),
    .Q(\picorv32/alu_out_q [22])
  );
  FD   \picorv32/alu_out_q_21  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [11]),
    .Q(\picorv32/alu_out_q [21])
  );
  FD   \picorv32/alu_out_q_20  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [12]),
    .Q(\picorv32/alu_out_q [20])
  );
  FD   \picorv32/alu_out_q_19  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [13]),
    .Q(\picorv32/alu_out_q [19])
  );
  FD   \picorv32/alu_out_q_18  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [14]),
    .Q(\picorv32/alu_out_q [18])
  );
  FD   \picorv32/alu_out_q_17  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [15]),
    .Q(\picorv32/alu_out_q [17])
  );
  FD   \picorv32/alu_out_q_16  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [16]),
    .Q(\picorv32/alu_out_q [16])
  );
  FD   \picorv32/alu_out_q_15  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [17]),
    .Q(\picorv32/alu_out_q [15])
  );
  FD   \picorv32/alu_out_q_14  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [18]),
    .Q(\picorv32/alu_out_q [14])
  );
  FD   \picorv32/alu_out_q_13  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [19]),
    .Q(\picorv32/alu_out_q [13])
  );
  FD   \picorv32/alu_out_q_12  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [20]),
    .Q(\picorv32/alu_out_q [12])
  );
  FD   \picorv32/alu_out_q_11  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [21]),
    .Q(\picorv32/alu_out_q [11])
  );
  FD   \picorv32/alu_out_q_10  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [22]),
    .Q(\picorv32/alu_out_q [10])
  );
  FD   \picorv32/alu_out_q_9  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [23]),
    .Q(\picorv32/alu_out_q [9])
  );
  FD   \picorv32/alu_out_q_8  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [24]),
    .Q(\picorv32/alu_out_q [8])
  );
  FD   \picorv32/alu_out_q_7  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [25]),
    .Q(\picorv32/alu_out_q [7])
  );
  FD   \picorv32/alu_out_q_6  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [26]),
    .Q(\picorv32/alu_out_q [6])
  );
  FD   \picorv32/alu_out_q_5  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [27]),
    .Q(\picorv32/alu_out_q [5])
  );
  FD   \picorv32/alu_out_q_4  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [28]),
    .Q(\picorv32/alu_out_q [4])
  );
  FD   \picorv32/alu_out_q_3  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [29]),
    .Q(\picorv32/alu_out_q [3])
  );
  FD   \picorv32/alu_out_q_2  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [30]),
    .Q(\picorv32/alu_out_q [2])
  );
  FD   \picorv32/alu_out_q_1  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [31]),
    .Q(\picorv32/alu_out_q [1])
  );
  FD   \picorv32/alu_out_q_0  (
    .C(sys_clk),
    .D(\picorv32/_n2161_5611 ),
    .Q(\picorv32/alu_out_q [0])
  );
  FD   \picorv32/reg_out_31  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> ),
    .Q(\picorv32/reg_out [31])
  );
  FD   \picorv32/reg_out_30  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> ),
    .Q(\picorv32/reg_out [30])
  );
  FD   \picorv32/reg_out_29  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> ),
    .Q(\picorv32/reg_out [29])
  );
  FD   \picorv32/reg_out_28  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> ),
    .Q(\picorv32/reg_out [28])
  );
  FD   \picorv32/reg_out_27  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> ),
    .Q(\picorv32/reg_out [27])
  );
  FD   \picorv32/reg_out_26  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> ),
    .Q(\picorv32/reg_out [26])
  );
  FD   \picorv32/reg_out_25  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> ),
    .Q(\picorv32/reg_out [25])
  );
  FD   \picorv32/reg_out_24  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> ),
    .Q(\picorv32/reg_out [24])
  );
  FD   \picorv32/reg_out_23  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> ),
    .Q(\picorv32/reg_out [23])
  );
  FD   \picorv32/reg_out_22  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> ),
    .Q(\picorv32/reg_out [22])
  );
  FD   \picorv32/reg_out_21  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> ),
    .Q(\picorv32/reg_out [21])
  );
  FD   \picorv32/reg_out_20  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> ),
    .Q(\picorv32/reg_out [20])
  );
  FD   \picorv32/reg_out_19  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> ),
    .Q(\picorv32/reg_out [19])
  );
  FD   \picorv32/reg_out_18  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> ),
    .Q(\picorv32/reg_out [18])
  );
  FD   \picorv32/reg_out_17  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> ),
    .Q(\picorv32/reg_out [17])
  );
  FD   \picorv32/reg_out_16  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> ),
    .Q(\picorv32/reg_out [16])
  );
  FD   \picorv32/reg_out_15  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> ),
    .Q(\picorv32/reg_out [15])
  );
  FD   \picorv32/reg_out_14  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> ),
    .Q(\picorv32/reg_out [14])
  );
  FD   \picorv32/reg_out_13  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> ),
    .Q(\picorv32/reg_out [13])
  );
  FD   \picorv32/reg_out_12  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> ),
    .Q(\picorv32/reg_out [12])
  );
  FD   \picorv32/reg_out_11  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> ),
    .Q(\picorv32/reg_out [11])
  );
  FD   \picorv32/reg_out_10  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> ),
    .Q(\picorv32/reg_out [10])
  );
  FD   \picorv32/reg_out_9  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> ),
    .Q(\picorv32/reg_out [9])
  );
  FD   \picorv32/reg_out_8  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> ),
    .Q(\picorv32/reg_out [8])
  );
  FD   \picorv32/reg_out_7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> ),
    .Q(\picorv32/reg_out [7])
  );
  FD   \picorv32/reg_out_6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> ),
    .Q(\picorv32/reg_out [6])
  );
  FD   \picorv32/reg_out_5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> ),
    .Q(\picorv32/reg_out [5])
  );
  FD   \picorv32/reg_out_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> ),
    .Q(\picorv32/reg_out [4])
  );
  FD   \picorv32/reg_out_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> ),
    .Q(\picorv32/reg_out [3])
  );
  FD   \picorv32/reg_out_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> ),
    .Q(\picorv32/reg_out [2])
  );
  FD   \picorv32/reg_out_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> ),
    .Q(\picorv32/reg_out [1])
  );
  FD   \picorv32/reg_out_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> ),
    .Q(\picorv32/reg_out [0])
  );
  FD   \picorv32/reg_sh_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> ),
    .Q(\picorv32/reg_sh [4])
  );
  FD   \picorv32/reg_sh_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> ),
    .Q(\picorv32/reg_sh [3])
  );
  FD   \picorv32/reg_sh_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> ),
    .Q(\picorv32/reg_sh [2])
  );
  FD   \picorv32/reg_sh_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> ),
    .Q(\picorv32/reg_sh [1])
  );
  FD   \picorv32/reg_sh_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> ),
    .Q(\picorv32/reg_sh [0])
  );
  FD   \picorv32/is_sltiu_bltu_sltu  (
    .C(sys_clk),
    .D(\picorv32/instr_sltiu_reduce_or_155_o ),
    .Q(\picorv32/is_sltiu_bltu_sltu_6662 )
  );
  FD   \picorv32/is_slti_blt_slt  (
    .C(sys_clk),
    .D(\picorv32/instr_slti_reduce_or_154_o ),
    .Q(\picorv32/is_slti_blt_slt_6663 )
  );
  FD   \picorv32/is_lui_auipc_jal  (
    .C(sys_clk),
    .D(\picorv32/instr_lui_reduce_or_152_o ),
    .Q(\picorv32/is_lui_auipc_jal_6664 )
  );
  FD   \picorv32/mem_rdata_q_31  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/mem_rdata_q [31])
  );
  FD   \picorv32/mem_rdata_q_30  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/mem_rdata_q [30])
  );
  FD   \picorv32/mem_rdata_q_29  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/mem_rdata_q [29])
  );
  FD   \picorv32/mem_rdata_q_28  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/mem_rdata_q [28])
  );
  FD   \picorv32/mem_rdata_q_27  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/mem_rdata_q [27])
  );
  FD   \picorv32/mem_rdata_q_26  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/mem_rdata_q [26])
  );
  FD   \picorv32/mem_rdata_q_25  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/mem_rdata_q [25])
  );
  FD   \picorv32/mem_rdata_q_24  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/mem_rdata_q [24])
  );
  FD   \picorv32/mem_rdata_q_23  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/mem_rdata_q [23])
  );
  FD   \picorv32/mem_rdata_q_22  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/mem_rdata_q [22])
  );
  FD   \picorv32/mem_rdata_q_21  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/mem_rdata_q [21])
  );
  FD   \picorv32/mem_rdata_q_20  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/mem_rdata_q [20])
  );
  FD   \picorv32/mem_rdata_q_19  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/mem_rdata_q [19])
  );
  FD   \picorv32/mem_rdata_q_18  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/mem_rdata_q [18])
  );
  FD   \picorv32/mem_rdata_q_17  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/mem_rdata_q [17])
  );
  FD   \picorv32/mem_rdata_q_16  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/mem_rdata_q [16])
  );
  FD   \picorv32/mem_rdata_q_15  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/mem_rdata_q [15])
  );
  FD   \picorv32/mem_rdata_q_14  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/mem_rdata_q [14])
  );
  FD   \picorv32/mem_rdata_q_13  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/mem_rdata_q [13])
  );
  FD   \picorv32/mem_rdata_q_12  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/mem_rdata_q [12])
  );
  FD   \picorv32/mem_rdata_q_11  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/mem_rdata_q [11])
  );
  FD   \picorv32/mem_rdata_q_10  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/mem_rdata_q [10])
  );
  FD   \picorv32/mem_rdata_q_9  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/mem_rdata_q [9])
  );
  FD   \picorv32/mem_rdata_q_8  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/mem_rdata_q [8])
  );
  FD   \picorv32/mem_rdata_q_7  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/mem_rdata_q [7])
  );
  FD   \picorv32/mem_rdata_q_6  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [6]),
    .Q(\picorv32/mem_rdata_q [6])
  );
  FD   \picorv32/mem_rdata_q_5  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [5]),
    .Q(\picorv32/mem_rdata_q [5])
  );
  FD   \picorv32/mem_rdata_q_4  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [4]),
    .Q(\picorv32/mem_rdata_q [4])
  );
  FD   \picorv32/mem_rdata_q_3  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [3]),
    .Q(\picorv32/mem_rdata_q [3])
  );
  FD   \picorv32/mem_rdata_q_2  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [2]),
    .Q(\picorv32/mem_rdata_q [2])
  );
  FD   \picorv32/mem_rdata_q_1  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [1]),
    .Q(\picorv32/mem_rdata_q [1])
  );
  FD   \picorv32/mem_rdata_q_0  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [0]),
    .Q(\picorv32/mem_rdata_q [0])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter6 ),
    .Q(\picorv32/pcpi_mul/mul_counter [6])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter5 ),
    .Q(\picorv32/pcpi_mul/mul_counter [5])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter4 ),
    .Q(\picorv32/pcpi_mul/mul_counter [4])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter3 ),
    .Q(\picorv32/pcpi_mul/mul_counter [3])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter2 ),
    .Q(\picorv32/pcpi_mul/mul_counter [2])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter1 ),
    .Q(\picorv32/pcpi_mul/mul_counter [1])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter ),
    .Q(\picorv32/pcpi_mul/mul_counter [0])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [31]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [31])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [30]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [30])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [29]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [29])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [28]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [28])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [27]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [27])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [26]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [26])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [25]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [25])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [24]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [24])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [23]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [23])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [22]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [22])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [21]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [21])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [20]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [20])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [19]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [19])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [18]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [18])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [17]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [17])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [16]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [16])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [15]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [15])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [14]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [14])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [13]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [13])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [12]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [12])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [11]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [11])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [10]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [10])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [9]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [9])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [8]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [8])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [7]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [7])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [6]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [6])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [5]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [5])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [4]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [4])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [3]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [3])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [2]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [2])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [1]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [1])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [0]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [0])
  );
  FDRE   \picorv32/pcpi_mul/rd_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0106 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [63])
  );
  FDRE   \picorv32/pcpi_mul/rd_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0106 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [62])
  );
  FDRE   \picorv32/pcpi_mul/rd_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0106 [1]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [61])
  );
  FDRE   \picorv32/pcpi_mul/rd_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0106 [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [60])
  );
  FDRE   \picorv32/pcpi_mul/rd_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0107 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [59])
  );
  FDRE   \picorv32/pcpi_mul/rd_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0107 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [58])
  );
  FDRE   \picorv32/pcpi_mul/rd_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0107_lut<0>1_6825 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [57])
  );
  FDRE   \picorv32/pcpi_mul/rd_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0107_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [56])
  );
  FDRE   \picorv32/pcpi_mul/rd_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0108 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [55])
  );
  FDRE   \picorv32/pcpi_mul/rd_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0108 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [54])
  );
  FDRE   \picorv32/pcpi_mul/rd_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0108_lut<0>1_6817 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [53])
  );
  FDRE   \picorv32/pcpi_mul/rd_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0108_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [52])
  );
  FDRE   \picorv32/pcpi_mul/rd_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0109 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [51])
  );
  FDRE   \picorv32/pcpi_mul/rd_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0109 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [50])
  );
  FDRE   \picorv32/pcpi_mul/rd_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0109_lut<0>1_6821 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [49])
  );
  FDRE   \picorv32/pcpi_mul/rd_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0109_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [48])
  );
  FDRE   \picorv32/pcpi_mul/rd_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0110 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [47])
  );
  FDRE   \picorv32/pcpi_mul/rd_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0110 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [46])
  );
  FDRE   \picorv32/pcpi_mul/rd_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0110_lut<0>1_6829 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [45])
  );
  FDRE   \picorv32/pcpi_mul/rd_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0110_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [44])
  );
  FDRE   \picorv32/pcpi_mul/rd_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0111 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [43])
  );
  FDRE   \picorv32/pcpi_mul/rd_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0111 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [42])
  );
  FDRE   \picorv32/pcpi_mul/rd_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0111_lut<0>1_6833 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [41])
  );
  FDRE   \picorv32/pcpi_mul/rd_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0111_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [40])
  );
  FDRE   \picorv32/pcpi_mul/rd_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0112 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [39])
  );
  FDRE   \picorv32/pcpi_mul/rd_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0112 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [38])
  );
  FDRE   \picorv32/pcpi_mul/rd_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0112_lut<0>1_6845 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [37])
  );
  FDRE   \picorv32/pcpi_mul/rd_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0112_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [36])
  );
  FDRE   \picorv32/pcpi_mul/rd_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0113 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [35])
  );
  FDRE   \picorv32/pcpi_mul/rd_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0113 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [34])
  );
  FDRE   \picorv32/pcpi_mul/rd_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0113_lut<0>1_6837 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [33])
  );
  FDRE   \picorv32/pcpi_mul/rd_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0113_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [32])
  );
  FDRE   \picorv32/pcpi_mul/rd_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0114 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [31])
  );
  FDRE   \picorv32/pcpi_mul/rd_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0114 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [30])
  );
  FDRE   \picorv32/pcpi_mul/rd_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0114_lut<0>1_6841 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [29])
  );
  FDRE   \picorv32/pcpi_mul/rd_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0114_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [28])
  );
  FDRE   \picorv32/pcpi_mul/rd_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0115 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [27])
  );
  FDRE   \picorv32/pcpi_mul/rd_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0115 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [26])
  );
  FDRE   \picorv32/pcpi_mul/rd_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0115_lut<0>1_6849 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [25])
  );
  FDRE   \picorv32/pcpi_mul/rd_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0115_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [24])
  );
  FDRE   \picorv32/pcpi_mul/rd_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0116 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [23])
  );
  FDRE   \picorv32/pcpi_mul/rd_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0116 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [22])
  );
  FDRE   \picorv32/pcpi_mul/rd_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0116_lut<0>1_6853 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [21])
  );
  FDRE   \picorv32/pcpi_mul/rd_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0116_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [20])
  );
  FDRE   \picorv32/pcpi_mul/rd_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0117 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [19])
  );
  FDRE   \picorv32/pcpi_mul/rd_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0117 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [18])
  );
  FDRE   \picorv32/pcpi_mul/rd_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0117_lut<0>1_6865 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [17])
  );
  FDRE   \picorv32/pcpi_mul/rd_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0117_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [16])
  );
  FDRE   \picorv32/pcpi_mul/rd_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0118 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [15])
  );
  FDRE   \picorv32/pcpi_mul/rd_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0118 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [14])
  );
  FDRE   \picorv32/pcpi_mul/rd_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0118_lut<0>1_6857 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [13])
  );
  FDRE   \picorv32/pcpi_mul/rd_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0118_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [12])
  );
  FDRE   \picorv32/pcpi_mul/rd_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0119 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [11])
  );
  FDRE   \picorv32/pcpi_mul/rd_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0119 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [10])
  );
  FDRE   \picorv32/pcpi_mul/rd_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0119_lut<0>1_6861 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [9])
  );
  FDRE   \picorv32/pcpi_mul/rd_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0119_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [8])
  );
  FDRE   \picorv32/pcpi_mul/rd_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0120 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [7])
  );
  FDRE   \picorv32/pcpi_mul/rd_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0120 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [6])
  );
  FDRE   \picorv32/pcpi_mul/rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0120_lut<0>1_6869 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [5])
  );
  FDRE   \picorv32/pcpi_mul/rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0120_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [4])
  );
  FDRE   \picorv32/pcpi_mul/rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0121 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [3])
  );
  FDRE   \picorv32/pcpi_mul/rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0121 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [2])
  );
  FDRE   \picorv32/pcpi_mul/rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0121_lut<0>1_6872 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [1])
  );
  FDRE   \picorv32/pcpi_mul/rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/Madd_n0121_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [0])
  );
  FDRE   \picorv32/pcpi_mul/rdx_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0107 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[60] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0108 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[56] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0109 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[52] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0110 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[48] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0111 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[44] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0112 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[40] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0113 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[36] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0114 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[32] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0115 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[28] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0116 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[24] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0117 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[20] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0118 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[16] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0119 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[12] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0120 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[8] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/n0121 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[4] )
  );
  FDR   \picorv32/pcpi_mul/mul_finish  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1186_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_mul/mul_finish_7305 )
  );
  FDE   \picorv32/pcpi_mul/rs2_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> ),
    .Q(\picorv32/pcpi_mul/rs2 [63])
  );
  FDE   \picorv32/pcpi_mul/rs2_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> ),
    .Q(\picorv32/pcpi_mul/rs2 [62])
  );
  FDE   \picorv32/pcpi_mul/rs2_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> ),
    .Q(\picorv32/pcpi_mul/rs2 [61])
  );
  FDE   \picorv32/pcpi_mul/rs2_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> ),
    .Q(\picorv32/pcpi_mul/rs2 [60])
  );
  FDE   \picorv32/pcpi_mul/rs2_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> ),
    .Q(\picorv32/pcpi_mul/rs2 [59])
  );
  FDE   \picorv32/pcpi_mul/rs2_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> ),
    .Q(\picorv32/pcpi_mul/rs2 [58])
  );
  FDE   \picorv32/pcpi_mul/rs2_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> ),
    .Q(\picorv32/pcpi_mul/rs2 [57])
  );
  FDE   \picorv32/pcpi_mul/rs2_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> ),
    .Q(\picorv32/pcpi_mul/rs2 [56])
  );
  FDE   \picorv32/pcpi_mul/rs2_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> ),
    .Q(\picorv32/pcpi_mul/rs2 [55])
  );
  FDE   \picorv32/pcpi_mul/rs2_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> ),
    .Q(\picorv32/pcpi_mul/rs2 [54])
  );
  FDE   \picorv32/pcpi_mul/rs2_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> ),
    .Q(\picorv32/pcpi_mul/rs2 [53])
  );
  FDE   \picorv32/pcpi_mul/rs2_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> ),
    .Q(\picorv32/pcpi_mul/rs2 [52])
  );
  FDE   \picorv32/pcpi_mul/rs2_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> ),
    .Q(\picorv32/pcpi_mul/rs2 [51])
  );
  FDE   \picorv32/pcpi_mul/rs2_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> ),
    .Q(\picorv32/pcpi_mul/rs2 [50])
  );
  FDE   \picorv32/pcpi_mul/rs2_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> ),
    .Q(\picorv32/pcpi_mul/rs2 [49])
  );
  FDE   \picorv32/pcpi_mul/rs2_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> ),
    .Q(\picorv32/pcpi_mul/rs2 [48])
  );
  FDE   \picorv32/pcpi_mul/rs2_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> ),
    .Q(\picorv32/pcpi_mul/rs2 [47])
  );
  FDE   \picorv32/pcpi_mul/rs2_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> ),
    .Q(\picorv32/pcpi_mul/rs2 [46])
  );
  FDE   \picorv32/pcpi_mul/rs2_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> ),
    .Q(\picorv32/pcpi_mul/rs2 [45])
  );
  FDE   \picorv32/pcpi_mul/rs2_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> ),
    .Q(\picorv32/pcpi_mul/rs2 [44])
  );
  FDE   \picorv32/pcpi_mul/rs2_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> ),
    .Q(\picorv32/pcpi_mul/rs2 [43])
  );
  FDE   \picorv32/pcpi_mul/rs2_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> ),
    .Q(\picorv32/pcpi_mul/rs2 [42])
  );
  FDE   \picorv32/pcpi_mul/rs2_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> ),
    .Q(\picorv32/pcpi_mul/rs2 [41])
  );
  FDE   \picorv32/pcpi_mul/rs2_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> ),
    .Q(\picorv32/pcpi_mul/rs2 [40])
  );
  FDE   \picorv32/pcpi_mul/rs2_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> ),
    .Q(\picorv32/pcpi_mul/rs2 [39])
  );
  FDE   \picorv32/pcpi_mul/rs2_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> ),
    .Q(\picorv32/pcpi_mul/rs2 [38])
  );
  FDE   \picorv32/pcpi_mul/rs2_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> ),
    .Q(\picorv32/pcpi_mul/rs2 [37])
  );
  FDE   \picorv32/pcpi_mul/rs2_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> ),
    .Q(\picorv32/pcpi_mul/rs2 [36])
  );
  FDE   \picorv32/pcpi_mul/rs2_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> ),
    .Q(\picorv32/pcpi_mul/rs2 [35])
  );
  FDE   \picorv32/pcpi_mul/rs2_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> ),
    .Q(\picorv32/pcpi_mul/rs2 [34])
  );
  FDE   \picorv32/pcpi_mul/rs2_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> ),
    .Q(\picorv32/pcpi_mul/rs2 [33])
  );
  FDE   \picorv32/pcpi_mul/rs2_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> ),
    .Q(\picorv32/pcpi_mul/rs2 [32])
  );
  FDE   \picorv32/pcpi_mul/rs2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> ),
    .Q(\picorv32/pcpi_mul/rs2 [31])
  );
  FDE   \picorv32/pcpi_mul/rs2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> ),
    .Q(\picorv32/pcpi_mul/rs2 [30])
  );
  FDE   \picorv32/pcpi_mul/rs2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> ),
    .Q(\picorv32/pcpi_mul/rs2 [29])
  );
  FDE   \picorv32/pcpi_mul/rs2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> ),
    .Q(\picorv32/pcpi_mul/rs2 [28])
  );
  FDE   \picorv32/pcpi_mul/rs2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> ),
    .Q(\picorv32/pcpi_mul/rs2 [27])
  );
  FDE   \picorv32/pcpi_mul/rs2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> ),
    .Q(\picorv32/pcpi_mul/rs2 [26])
  );
  FDE   \picorv32/pcpi_mul/rs2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> ),
    .Q(\picorv32/pcpi_mul/rs2 [25])
  );
  FDE   \picorv32/pcpi_mul/rs2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> ),
    .Q(\picorv32/pcpi_mul/rs2 [24])
  );
  FDE   \picorv32/pcpi_mul/rs2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> ),
    .Q(\picorv32/pcpi_mul/rs2 [23])
  );
  FDE   \picorv32/pcpi_mul/rs2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> ),
    .Q(\picorv32/pcpi_mul/rs2 [22])
  );
  FDE   \picorv32/pcpi_mul/rs2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> ),
    .Q(\picorv32/pcpi_mul/rs2 [21])
  );
  FDE   \picorv32/pcpi_mul/rs2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> ),
    .Q(\picorv32/pcpi_mul/rs2 [20])
  );
  FDE   \picorv32/pcpi_mul/rs2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> ),
    .Q(\picorv32/pcpi_mul/rs2 [19])
  );
  FDE   \picorv32/pcpi_mul/rs2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> ),
    .Q(\picorv32/pcpi_mul/rs2 [18])
  );
  FDE   \picorv32/pcpi_mul/rs2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> ),
    .Q(\picorv32/pcpi_mul/rs2 [17])
  );
  FDE   \picorv32/pcpi_mul/rs2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> ),
    .Q(\picorv32/pcpi_mul/rs2 [16])
  );
  FDE   \picorv32/pcpi_mul/rs2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> ),
    .Q(\picorv32/pcpi_mul/rs2 [15])
  );
  FDE   \picorv32/pcpi_mul/rs2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> ),
    .Q(\picorv32/pcpi_mul/rs2 [14])
  );
  FDE   \picorv32/pcpi_mul/rs2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> ),
    .Q(\picorv32/pcpi_mul/rs2 [13])
  );
  FDE   \picorv32/pcpi_mul/rs2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> ),
    .Q(\picorv32/pcpi_mul/rs2 [12])
  );
  FDE   \picorv32/pcpi_mul/rs2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> ),
    .Q(\picorv32/pcpi_mul/rs2 [11])
  );
  FDE   \picorv32/pcpi_mul/rs2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> ),
    .Q(\picorv32/pcpi_mul/rs2 [10])
  );
  FDE   \picorv32/pcpi_mul/rs2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> ),
    .Q(\picorv32/pcpi_mul/rs2 [9])
  );
  FDE   \picorv32/pcpi_mul/rs2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> ),
    .Q(\picorv32/pcpi_mul/rs2 [8])
  );
  FDE   \picorv32/pcpi_mul/rs2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> ),
    .Q(\picorv32/pcpi_mul/rs2 [7])
  );
  FDE   \picorv32/pcpi_mul/rs2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> ),
    .Q(\picorv32/pcpi_mul/rs2 [6])
  );
  FDE   \picorv32/pcpi_mul/rs2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> ),
    .Q(\picorv32/pcpi_mul/rs2 [5])
  );
  FDE   \picorv32/pcpi_mul/rs2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> ),
    .Q(\picorv32/pcpi_mul/rs2 [4])
  );
  FDE   \picorv32/pcpi_mul/rs2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> ),
    .Q(\picorv32/pcpi_mul/rs2 [3])
  );
  FDE   \picorv32/pcpi_mul/rs2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> ),
    .Q(\picorv32/pcpi_mul/rs2 [2])
  );
  FDE   \picorv32/pcpi_mul/rs2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> ),
    .Q(\picorv32/pcpi_mul/rs2 [1])
  );
  FDE   \picorv32/pcpi_mul/rs2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> ),
    .Q(\picorv32/pcpi_mul/rs2 [0])
  );
  FDE   \picorv32/pcpi_mul/rs1_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> ),
    .Q(\picorv32/pcpi_mul/rs1 [63])
  );
  FDE   \picorv32/pcpi_mul/rs1_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> ),
    .Q(\picorv32/pcpi_mul/rs1 [62])
  );
  FDE   \picorv32/pcpi_mul/rs1_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> ),
    .Q(\picorv32/pcpi_mul/rs1 [61])
  );
  FDE   \picorv32/pcpi_mul/rs1_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> ),
    .Q(\picorv32/pcpi_mul/rs1 [60])
  );
  FDE   \picorv32/pcpi_mul/rs1_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> ),
    .Q(\picorv32/pcpi_mul/rs1 [59])
  );
  FDE   \picorv32/pcpi_mul/rs1_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> ),
    .Q(\picorv32/pcpi_mul/rs1 [58])
  );
  FDE   \picorv32/pcpi_mul/rs1_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> ),
    .Q(\picorv32/pcpi_mul/rs1 [57])
  );
  FDE   \picorv32/pcpi_mul/rs1_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> ),
    .Q(\picorv32/pcpi_mul/rs1 [56])
  );
  FDE   \picorv32/pcpi_mul/rs1_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> ),
    .Q(\picorv32/pcpi_mul/rs1 [55])
  );
  FDE   \picorv32/pcpi_mul/rs1_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> ),
    .Q(\picorv32/pcpi_mul/rs1 [54])
  );
  FDE   \picorv32/pcpi_mul/rs1_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> ),
    .Q(\picorv32/pcpi_mul/rs1 [53])
  );
  FDE   \picorv32/pcpi_mul/rs1_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> ),
    .Q(\picorv32/pcpi_mul/rs1 [52])
  );
  FDE   \picorv32/pcpi_mul/rs1_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> ),
    .Q(\picorv32/pcpi_mul/rs1 [51])
  );
  FDE   \picorv32/pcpi_mul/rs1_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> ),
    .Q(\picorv32/pcpi_mul/rs1 [50])
  );
  FDE   \picorv32/pcpi_mul/rs1_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> ),
    .Q(\picorv32/pcpi_mul/rs1 [49])
  );
  FDE   \picorv32/pcpi_mul/rs1_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> ),
    .Q(\picorv32/pcpi_mul/rs1 [48])
  );
  FDE   \picorv32/pcpi_mul/rs1_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> ),
    .Q(\picorv32/pcpi_mul/rs1 [47])
  );
  FDE   \picorv32/pcpi_mul/rs1_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> ),
    .Q(\picorv32/pcpi_mul/rs1 [46])
  );
  FDE   \picorv32/pcpi_mul/rs1_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> ),
    .Q(\picorv32/pcpi_mul/rs1 [45])
  );
  FDE   \picorv32/pcpi_mul/rs1_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> ),
    .Q(\picorv32/pcpi_mul/rs1 [44])
  );
  FDE   \picorv32/pcpi_mul/rs1_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> ),
    .Q(\picorv32/pcpi_mul/rs1 [43])
  );
  FDE   \picorv32/pcpi_mul/rs1_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> ),
    .Q(\picorv32/pcpi_mul/rs1 [42])
  );
  FDE   \picorv32/pcpi_mul/rs1_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> ),
    .Q(\picorv32/pcpi_mul/rs1 [41])
  );
  FDE   \picorv32/pcpi_mul/rs1_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> ),
    .Q(\picorv32/pcpi_mul/rs1 [40])
  );
  FDE   \picorv32/pcpi_mul/rs1_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> ),
    .Q(\picorv32/pcpi_mul/rs1 [39])
  );
  FDE   \picorv32/pcpi_mul/rs1_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> ),
    .Q(\picorv32/pcpi_mul/rs1 [38])
  );
  FDE   \picorv32/pcpi_mul/rs1_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> ),
    .Q(\picorv32/pcpi_mul/rs1 [37])
  );
  FDE   \picorv32/pcpi_mul/rs1_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> ),
    .Q(\picorv32/pcpi_mul/rs1 [36])
  );
  FDE   \picorv32/pcpi_mul/rs1_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> ),
    .Q(\picorv32/pcpi_mul/rs1 [35])
  );
  FDE   \picorv32/pcpi_mul/rs1_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> ),
    .Q(\picorv32/pcpi_mul/rs1 [34])
  );
  FDE   \picorv32/pcpi_mul/rs1_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> ),
    .Q(\picorv32/pcpi_mul/rs1 [33])
  );
  FDE   \picorv32/pcpi_mul/rs1_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> ),
    .Q(\picorv32/pcpi_mul/rs1 [32])
  );
  FDE   \picorv32/pcpi_mul/rs1_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> ),
    .Q(\picorv32/pcpi_mul/rs1 [31])
  );
  FDE   \picorv32/pcpi_mul/rs1_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> ),
    .Q(\picorv32/pcpi_mul/rs1 [30])
  );
  FDE   \picorv32/pcpi_mul/rs1_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> ),
    .Q(\picorv32/pcpi_mul/rs1 [29])
  );
  FDE   \picorv32/pcpi_mul/rs1_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> ),
    .Q(\picorv32/pcpi_mul/rs1 [28])
  );
  FDE   \picorv32/pcpi_mul/rs1_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> ),
    .Q(\picorv32/pcpi_mul/rs1 [27])
  );
  FDE   \picorv32/pcpi_mul/rs1_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> ),
    .Q(\picorv32/pcpi_mul/rs1 [26])
  );
  FDE   \picorv32/pcpi_mul/rs1_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> ),
    .Q(\picorv32/pcpi_mul/rs1 [25])
  );
  FDE   \picorv32/pcpi_mul/rs1_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> ),
    .Q(\picorv32/pcpi_mul/rs1 [24])
  );
  FDE   \picorv32/pcpi_mul/rs1_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> ),
    .Q(\picorv32/pcpi_mul/rs1 [23])
  );
  FDE   \picorv32/pcpi_mul/rs1_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> ),
    .Q(\picorv32/pcpi_mul/rs1 [22])
  );
  FDE   \picorv32/pcpi_mul/rs1_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> ),
    .Q(\picorv32/pcpi_mul/rs1 [21])
  );
  FDE   \picorv32/pcpi_mul/rs1_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> ),
    .Q(\picorv32/pcpi_mul/rs1 [20])
  );
  FDE   \picorv32/pcpi_mul/rs1_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> ),
    .Q(\picorv32/pcpi_mul/rs1 [19])
  );
  FDE   \picorv32/pcpi_mul/rs1_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> ),
    .Q(\picorv32/pcpi_mul/rs1 [18])
  );
  FDE   \picorv32/pcpi_mul/rs1_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> ),
    .Q(\picorv32/pcpi_mul/rs1 [17])
  );
  FDE   \picorv32/pcpi_mul/rs1_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> ),
    .Q(\picorv32/pcpi_mul/rs1 [16])
  );
  FDE   \picorv32/pcpi_mul/rs1_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> ),
    .Q(\picorv32/pcpi_mul/rs1 [15])
  );
  FDE   \picorv32/pcpi_mul/rs1_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> ),
    .Q(\picorv32/pcpi_mul/rs1 [14])
  );
  FDE   \picorv32/pcpi_mul/rs1_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> ),
    .Q(\picorv32/pcpi_mul/rs1 [13])
  );
  FDE   \picorv32/pcpi_mul/rs1_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> ),
    .Q(\picorv32/pcpi_mul/rs1 [12])
  );
  FDE   \picorv32/pcpi_mul/rs1_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> ),
    .Q(\picorv32/pcpi_mul/rs1 [11])
  );
  FDE   \picorv32/pcpi_mul/rs1_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> ),
    .Q(\picorv32/pcpi_mul/rs1 [10])
  );
  FDE   \picorv32/pcpi_mul/rs1_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> ),
    .Q(\picorv32/pcpi_mul/rs1 [9])
  );
  FDE   \picorv32/pcpi_mul/rs1_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> ),
    .Q(\picorv32/pcpi_mul/rs1 [8])
  );
  FDE   \picorv32/pcpi_mul/rs1_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> ),
    .Q(\picorv32/pcpi_mul/rs1 [7])
  );
  FDE   \picorv32/pcpi_mul/rs1_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> ),
    .Q(\picorv32/pcpi_mul/rs1 [6])
  );
  FDE   \picorv32/pcpi_mul/rs1_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> ),
    .Q(\picorv32/pcpi_mul/rs1 [5])
  );
  FDE   \picorv32/pcpi_mul/rs1_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> ),
    .Q(\picorv32/pcpi_mul/rs1 [4])
  );
  FDE   \picorv32/pcpi_mul/rs1_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> ),
    .Q(\picorv32/pcpi_mul/rs1 [3])
  );
  FDE   \picorv32/pcpi_mul/rs1_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> ),
    .Q(\picorv32/pcpi_mul/rs1 [2])
  );
  FDE   \picorv32/pcpi_mul/rs1_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> ),
    .Q(\picorv32/pcpi_mul/rs1 [1])
  );
  FDE   \picorv32/pcpi_mul/rs1_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> ),
    .Q(\picorv32/pcpi_mul/rs1 [0])
  );
  FD   \picorv32/pcpi_mul/pcpi_wait_q  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_wait_6732 ),
    .Q(\picorv32/pcpi_mul/pcpi_wait_q_7306 )
  );
  FDR   \picorv32/pcpi_mul/instr_mul  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mul_7095 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulh  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulh_7094 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulhsu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulhsu_7093 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulhu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulhu_7092 )
  );
  FD   \picorv32/pcpi_mul/pcpi_wait  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/instr_any_mul ),
    .Q(\picorv32/pcpi_mul/pcpi_wait_6732 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<31>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_7308 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_7307 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7310 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7309 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7310 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7309 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_7308 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7312 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7311 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7312 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7311 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7310 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7314 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7313 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7314 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7313 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7312 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7316 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7315 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7316 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7315 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7314 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7318 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7317 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7318 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7317 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7316 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7320 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7319 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7320 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7319 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7318 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7322 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7321 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7322 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7321 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7320 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7324 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7323 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7324 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7323 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7322 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7326 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7325 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7326 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7325 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7324 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7328 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7327 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7328 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7327 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7326 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7330 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7329 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7330 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7329 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7328 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7332 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7331 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7332 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7331 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7330 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7334 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7333 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7334 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7333 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7332 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7336 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7335 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7336 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7335 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7334 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7338 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7337 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7338 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7337 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7336 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7340 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7339 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7340 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7339 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7338 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7342 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7341 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7342 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7341 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7340 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7344 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7343 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7344 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7343 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7342 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7346 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7345 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7346 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7345 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7344 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7348 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7347 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7348 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7347 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7346 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7350 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7349 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7350 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7349 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7348 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7352 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7351 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7352 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7351 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7350 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7354 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7353 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7354 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7353 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7352 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7356 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7355 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7356 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7355 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7354 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7358 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7357 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7358 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7357 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7356 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7360 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7359 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7360 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7359 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7358 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7362 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7361 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7362 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7361 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7360 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7364 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7363 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7364 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7363 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7362 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7366 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7365 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7366 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7365 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7364 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7368 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7367 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7368 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7367 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7366 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7369 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7369 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7368 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<31>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_7371 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_7370 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7373 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7372 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7373 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7372 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_7371 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7375 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7374 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7375 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7374 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7373 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7377 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7376 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7377 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7376 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7375 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7379 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7378 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7379 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7378 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7377 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7381 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7380 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7381 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7380 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7379 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7383 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7382 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7383 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7382 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7381 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7385 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7384 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7385 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7384 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7383 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7387 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7386 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7387 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7386 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7385 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7389 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7388 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7389 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7388 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7387 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7391 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7390 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7391 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7390 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7389 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7393 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7392 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7393 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7392 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7391 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7395 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7394 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7395 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7394 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7393 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7397 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7396 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7397 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7396 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7395 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7399 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7398 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7399 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7398 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7397 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7401 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7400 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7401 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7400 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7399 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7403 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7402 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7403 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7402 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7401 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7405 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7404 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7405 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7404 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7403 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7407 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7406 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7407 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7406 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7405 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7409 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7408 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7409 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7408 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7407 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7411 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7410 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7411 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7410 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7409 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7413 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7412 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7413 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7412 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7411 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7415 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7414 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7415 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7414 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7413 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7417 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7416 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7417 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7416 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7415 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7419 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7418 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7419 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7418 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7417 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7421 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7420 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7421 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7420 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7419 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7423 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7422 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7423 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7422 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7421 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7425 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7424 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7425 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7424 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7423 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7427 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7426 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7427 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7426 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7425 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7429 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7428 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7429 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7428 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7427 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7431 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7430 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7431 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7430 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7429 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7432 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7432 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7431 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<21>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [21])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<21>  (
    .I0(\picorv32/pcpi_div/divisor [58]),
    .I1(\picorv32/pcpi_div/divisor [59]),
    .I2(\picorv32/pcpi_div/divisor [60]),
    .I3(\picorv32/pcpi_div/divisor [61]),
    .I4(\picorv32/pcpi_div/divisor [62]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [21])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<20>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [20]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [20])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<20>  (
    .I0(\picorv32/pcpi_div/divisor [53]),
    .I1(\picorv32/pcpi_div/divisor [54]),
    .I2(\picorv32/pcpi_div/divisor [55]),
    .I3(\picorv32/pcpi_div/divisor [56]),
    .I4(\picorv32/pcpi_div/divisor [57]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [20])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<19>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [19])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<19>  (
    .I0(\picorv32/pcpi_div/divisor [48]),
    .I1(\picorv32/pcpi_div/divisor [49]),
    .I2(\picorv32/pcpi_div/divisor [50]),
    .I3(\picorv32/pcpi_div/divisor [51]),
    .I4(\picorv32/pcpi_div/divisor [52]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [19])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<18>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [18]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [18])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<18>  (
    .I0(\picorv32/pcpi_div/divisor [43]),
    .I1(\picorv32/pcpi_div/divisor [44]),
    .I2(\picorv32/pcpi_div/divisor [45]),
    .I3(\picorv32/pcpi_div/divisor [46]),
    .I4(\picorv32/pcpi_div/divisor [47]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [18])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<17>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [17])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<17>  (
    .I0(\picorv32/pcpi_div/divisor [38]),
    .I1(\picorv32/pcpi_div/divisor [39]),
    .I2(\picorv32/pcpi_div/divisor [40]),
    .I3(\picorv32/pcpi_div/divisor [41]),
    .I4(\picorv32/pcpi_div/divisor [42]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [17])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<16>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [16]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [16])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<16>  (
    .I0(\picorv32/pcpi_div/divisor [33]),
    .I1(\picorv32/pcpi_div/divisor [34]),
    .I2(\picorv32/pcpi_div/divisor [35]),
    .I3(\picorv32/pcpi_div/divisor [36]),
    .I4(\picorv32/pcpi_div/divisor [37]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [16])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<15>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [14]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi15_7447 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [15])
  );
  LUT5 #(
    .INIT ( 32'h00009009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<15>  (
    .I0(\picorv32/pcpi_div/divisor [30]),
    .I1(\picorv32/pcpi_div/dividend [30]),
    .I2(\picorv32/pcpi_div/divisor [31]),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .I4(\picorv32/pcpi_div/divisor [32]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [15])
  );
  LUT5 #(
    .INIT ( 32'h00404454 ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi15  (
    .I0(\picorv32/pcpi_div/divisor [32]),
    .I1(\picorv32/pcpi_div/dividend [31]),
    .I2(\picorv32/pcpi_div/dividend [30]),
    .I3(\picorv32/pcpi_div/divisor [30]),
    .I4(\picorv32/pcpi_div/divisor [31]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi15_7447 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<14>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [13]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi14_7450 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [14]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<14>  (
    .I0(\picorv32/pcpi_div/divisor [28]),
    .I1(\picorv32/pcpi_div/dividend [28]),
    .I2(\picorv32/pcpi_div/divisor [29]),
    .I3(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi14  (
    .I0(\picorv32/pcpi_div/dividend [29]),
    .I1(\picorv32/pcpi_div/dividend [28]),
    .I2(\picorv32/pcpi_div/divisor [28]),
    .I3(\picorv32/pcpi_div/divisor [29]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi14_7450 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<13>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [12]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi13_7453 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<13>  (
    .I0(\picorv32/pcpi_div/divisor [26]),
    .I1(\picorv32/pcpi_div/dividend [26]),
    .I2(\picorv32/pcpi_div/divisor [27]),
    .I3(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi13  (
    .I0(\picorv32/pcpi_div/dividend [27]),
    .I1(\picorv32/pcpi_div/dividend [26]),
    .I2(\picorv32/pcpi_div/divisor [26]),
    .I3(\picorv32/pcpi_div/divisor [27]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi13_7453 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<12>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [11]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi12_7456 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [12]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<12>  (
    .I0(\picorv32/pcpi_div/divisor [24]),
    .I1(\picorv32/pcpi_div/dividend [24]),
    .I2(\picorv32/pcpi_div/divisor [25]),
    .I3(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi12  (
    .I0(\picorv32/pcpi_div/dividend [25]),
    .I1(\picorv32/pcpi_div/dividend [24]),
    .I2(\picorv32/pcpi_div/divisor [24]),
    .I3(\picorv32/pcpi_div/divisor [25]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi12_7456 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<11>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [10]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi11_7459 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<11>  (
    .I0(\picorv32/pcpi_div/divisor [22]),
    .I1(\picorv32/pcpi_div/dividend [22]),
    .I2(\picorv32/pcpi_div/divisor [23]),
    .I3(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi11  (
    .I0(\picorv32/pcpi_div/dividend [23]),
    .I1(\picorv32/pcpi_div/dividend [22]),
    .I2(\picorv32/pcpi_div/divisor [22]),
    .I3(\picorv32/pcpi_div/divisor [23]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi11_7459 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<10>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [9]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi10_7462 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [10]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<10>  (
    .I0(\picorv32/pcpi_div/divisor [20]),
    .I1(\picorv32/pcpi_div/dividend [20]),
    .I2(\picorv32/pcpi_div/divisor [21]),
    .I3(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi10  (
    .I0(\picorv32/pcpi_div/dividend [21]),
    .I1(\picorv32/pcpi_div/dividend [20]),
    .I2(\picorv32/pcpi_div/divisor [20]),
    .I3(\picorv32/pcpi_div/divisor [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi10_7462 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<9>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [8]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi9_7465 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<9>  (
    .I0(\picorv32/pcpi_div/divisor [18]),
    .I1(\picorv32/pcpi_div/dividend [18]),
    .I2(\picorv32/pcpi_div/divisor [19]),
    .I3(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi9  (
    .I0(\picorv32/pcpi_div/dividend [19]),
    .I1(\picorv32/pcpi_div/dividend [18]),
    .I2(\picorv32/pcpi_div/divisor [18]),
    .I3(\picorv32/pcpi_div/divisor [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi9_7465 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<8>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [7]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi8_7468 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [8]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<8>  (
    .I0(\picorv32/pcpi_div/divisor [16]),
    .I1(\picorv32/pcpi_div/dividend [16]),
    .I2(\picorv32/pcpi_div/divisor [17]),
    .I3(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi8  (
    .I0(\picorv32/pcpi_div/dividend [17]),
    .I1(\picorv32/pcpi_div/dividend [16]),
    .I2(\picorv32/pcpi_div/divisor [16]),
    .I3(\picorv32/pcpi_div/divisor [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi8_7468 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<7>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [6]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi7_7471 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<7>  (
    .I0(\picorv32/pcpi_div/divisor [14]),
    .I1(\picorv32/pcpi_div/dividend [14]),
    .I2(\picorv32/pcpi_div/divisor [15]),
    .I3(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi7  (
    .I0(\picorv32/pcpi_div/dividend [15]),
    .I1(\picorv32/pcpi_div/dividend [14]),
    .I2(\picorv32/pcpi_div/divisor [14]),
    .I3(\picorv32/pcpi_div/divisor [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi7_7471 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<6>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [5]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi6_7474 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [6]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<6>  (
    .I0(\picorv32/pcpi_div/divisor [12]),
    .I1(\picorv32/pcpi_div/dividend [12]),
    .I2(\picorv32/pcpi_div/divisor [13]),
    .I3(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi6  (
    .I0(\picorv32/pcpi_div/dividend [13]),
    .I1(\picorv32/pcpi_div/dividend [12]),
    .I2(\picorv32/pcpi_div/divisor [12]),
    .I3(\picorv32/pcpi_div/divisor [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi6_7474 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<5>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [4]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi5_7477 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<5>  (
    .I0(\picorv32/pcpi_div/divisor [10]),
    .I1(\picorv32/pcpi_div/dividend [10]),
    .I2(\picorv32/pcpi_div/divisor [11]),
    .I3(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi5  (
    .I0(\picorv32/pcpi_div/dividend [11]),
    .I1(\picorv32/pcpi_div/dividend [10]),
    .I2(\picorv32/pcpi_div/divisor [10]),
    .I3(\picorv32/pcpi_div/divisor [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi5_7477 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<4>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [3]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi4_7480 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [4]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<4>  (
    .I0(\picorv32/pcpi_div/divisor [8]),
    .I1(\picorv32/pcpi_div/dividend [8]),
    .I2(\picorv32/pcpi_div/divisor [9]),
    .I3(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi4  (
    .I0(\picorv32/pcpi_div/dividend [9]),
    .I1(\picorv32/pcpi_div/dividend [8]),
    .I2(\picorv32/pcpi_div/divisor [8]),
    .I3(\picorv32/pcpi_div/divisor [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi4_7480 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<3>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [2]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi3_7483 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<3>  (
    .I0(\picorv32/pcpi_div/divisor [6]),
    .I1(\picorv32/pcpi_div/dividend [6]),
    .I2(\picorv32/pcpi_div/divisor [7]),
    .I3(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi3  (
    .I0(\picorv32/pcpi_div/dividend [7]),
    .I1(\picorv32/pcpi_div/dividend [6]),
    .I2(\picorv32/pcpi_div/divisor [6]),
    .I3(\picorv32/pcpi_div/divisor [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi3_7483 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<2>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [1]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi2_7486 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [2]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<2>  (
    .I0(\picorv32/pcpi_div/divisor [4]),
    .I1(\picorv32/pcpi_div/dividend [4]),
    .I2(\picorv32/pcpi_div/divisor [5]),
    .I3(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi2  (
    .I0(\picorv32/pcpi_div/dividend [5]),
    .I1(\picorv32/pcpi_div/dividend [4]),
    .I2(\picorv32/pcpi_div/divisor [4]),
    .I3(\picorv32/pcpi_div/divisor [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi2_7486 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<1>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [0]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi1_7489 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<1>  (
    .I0(\picorv32/pcpi_div/divisor [2]),
    .I1(\picorv32/pcpi_div/dividend [2]),
    .I2(\picorv32/pcpi_div/divisor [3]),
    .I3(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi1  (
    .I0(\picorv32/pcpi_div/dividend [3]),
    .I1(\picorv32/pcpi_div/dividend [2]),
    .I2(\picorv32/pcpi_div/divisor [2]),
    .I3(\picorv32/pcpi_div/divisor [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi1_7489 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi_7492 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [0]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<0>  (
    .I0(\picorv32/pcpi_div/divisor [0]),
    .I1(\picorv32/pcpi_div/dividend [0]),
    .I2(\picorv32/pcpi_div/divisor [1]),
    .I3(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi  (
    .I0(\picorv32/pcpi_div/dividend [1]),
    .I1(\picorv32/pcpi_div/dividend [0]),
    .I2(\picorv32/pcpi_div/divisor [0]),
    .I3(\picorv32/pcpi_div/divisor [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi_7492 )
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<31>  (
    .CI(N1053),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [31]),
    .O(N1054)
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<30>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30]),
    .O(N1052)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<30>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30]),
    .O(N1053)
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<29>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29]),
    .O(N1051)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<29>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<28>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28]),
    .O(N1050)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<28>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<27>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27]),
    .O(N1049)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<27>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<26>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26]),
    .O(N1048)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<26>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<25>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25]),
    .O(N1047)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<25>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<24>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24]),
    .O(N1046)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<24>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<23>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23]),
    .O(N1045)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<23>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<22>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22]),
    .O(N1044)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<22>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<21>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21]),
    .O(N1043)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<21>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<20>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20]),
    .O(N1042)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<20>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<19>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19]),
    .O(N1041)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<19>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<18>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18]),
    .O(N1040)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<18>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<17>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17]),
    .O(N1039)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<17>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<16>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16]),
    .O(N1038)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<16>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<15>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15]),
    .O(N1037)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<15>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<14>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14]),
    .O(N1036)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<14>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<13>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13]),
    .O(N1035)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<13>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<12>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12]),
    .O(N1034)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<12>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<11>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11]),
    .O(N1033)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<11>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<10>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10]),
    .O(N1032)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<10>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<9>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9]),
    .O(N1031)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<9>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<8>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8]),
    .O(N1030)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<8>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<7>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7]),
    .O(N1029)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<7>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<6>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6]),
    .O(N1028)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<6>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<5>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5]),
    .O(N1027)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<5>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<4>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4]),
    .O(N1026)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<4>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<3>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3]),
    .O(N1025)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<3>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<2>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2]),
    .O(N1024)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<2>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<1>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1]),
    .O(N1023)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<1>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0]),
    .O(N1022)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_31  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [31])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_30  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [30])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_29  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [29])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_28  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [28])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_27  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [27])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_26  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [26])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_25  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [25])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_24  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [24])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_23  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [23])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_22  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [22])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_21  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [21])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_20  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [20])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_19  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [19])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_18  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [18])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_17  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [17])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_16  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [16])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_15  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [15])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_14  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [14])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_13  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [13])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_12  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [12])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_11  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [11])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_10  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [10])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_9  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [9])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_8  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [8])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_7  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [7])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_6  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [6])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_5  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [5])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_4  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [4])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_3  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [3])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_2  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [2])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_1  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [1])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_0  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [0])
  );
  FDE   \picorv32/pcpi_div/dividend_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> ),
    .Q(\picorv32/pcpi_div/dividend [31])
  );
  FDE   \picorv32/pcpi_div/dividend_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> ),
    .Q(\picorv32/pcpi_div/dividend [30])
  );
  FDE   \picorv32/pcpi_div/dividend_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> ),
    .Q(\picorv32/pcpi_div/dividend [29])
  );
  FDE   \picorv32/pcpi_div/dividend_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> ),
    .Q(\picorv32/pcpi_div/dividend [28])
  );
  FDE   \picorv32/pcpi_div/dividend_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> ),
    .Q(\picorv32/pcpi_div/dividend [27])
  );
  FDE   \picorv32/pcpi_div/dividend_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> ),
    .Q(\picorv32/pcpi_div/dividend [26])
  );
  FDE   \picorv32/pcpi_div/dividend_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> ),
    .Q(\picorv32/pcpi_div/dividend [25])
  );
  FDE   \picorv32/pcpi_div/dividend_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> ),
    .Q(\picorv32/pcpi_div/dividend [24])
  );
  FDE   \picorv32/pcpi_div/dividend_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> ),
    .Q(\picorv32/pcpi_div/dividend [23])
  );
  FDE   \picorv32/pcpi_div/dividend_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> ),
    .Q(\picorv32/pcpi_div/dividend [22])
  );
  FDE   \picorv32/pcpi_div/dividend_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> ),
    .Q(\picorv32/pcpi_div/dividend [21])
  );
  FDE   \picorv32/pcpi_div/dividend_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> ),
    .Q(\picorv32/pcpi_div/dividend [20])
  );
  FDE   \picorv32/pcpi_div/dividend_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> ),
    .Q(\picorv32/pcpi_div/dividend [19])
  );
  FDE   \picorv32/pcpi_div/dividend_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> ),
    .Q(\picorv32/pcpi_div/dividend [18])
  );
  FDE   \picorv32/pcpi_div/dividend_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> ),
    .Q(\picorv32/pcpi_div/dividend [17])
  );
  FDE   \picorv32/pcpi_div/dividend_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> ),
    .Q(\picorv32/pcpi_div/dividend [16])
  );
  FDE   \picorv32/pcpi_div/dividend_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> ),
    .Q(\picorv32/pcpi_div/dividend [15])
  );
  FDE   \picorv32/pcpi_div/dividend_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> ),
    .Q(\picorv32/pcpi_div/dividend [14])
  );
  FDE   \picorv32/pcpi_div/dividend_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> ),
    .Q(\picorv32/pcpi_div/dividend [13])
  );
  FDE   \picorv32/pcpi_div/dividend_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> ),
    .Q(\picorv32/pcpi_div/dividend [12])
  );
  FDE   \picorv32/pcpi_div/dividend_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> ),
    .Q(\picorv32/pcpi_div/dividend [11])
  );
  FDE   \picorv32/pcpi_div/dividend_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> ),
    .Q(\picorv32/pcpi_div/dividend [10])
  );
  FDE   \picorv32/pcpi_div/dividend_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> ),
    .Q(\picorv32/pcpi_div/dividend [9])
  );
  FDE   \picorv32/pcpi_div/dividend_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> ),
    .Q(\picorv32/pcpi_div/dividend [8])
  );
  FDE   \picorv32/pcpi_div/dividend_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> ),
    .Q(\picorv32/pcpi_div/dividend [7])
  );
  FDE   \picorv32/pcpi_div/dividend_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> ),
    .Q(\picorv32/pcpi_div/dividend [6])
  );
  FDE   \picorv32/pcpi_div/dividend_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> ),
    .Q(\picorv32/pcpi_div/dividend [5])
  );
  FDE   \picorv32/pcpi_div/dividend_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> ),
    .Q(\picorv32/pcpi_div/dividend [4])
  );
  FDE   \picorv32/pcpi_div/dividend_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> ),
    .Q(\picorv32/pcpi_div/dividend [3])
  );
  FDE   \picorv32/pcpi_div/dividend_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> ),
    .Q(\picorv32/pcpi_div/dividend [2])
  );
  FDE   \picorv32/pcpi_div/dividend_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> ),
    .Q(\picorv32/pcpi_div/dividend [1])
  );
  FDE   \picorv32/pcpi_div/dividend_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> ),
    .Q(\picorv32/pcpi_div/dividend [0])
  );
  FDE   \picorv32/pcpi_div/divisor_62  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [62]),
    .Q(\picorv32/pcpi_div/divisor [62])
  );
  FDE   \picorv32/pcpi_div/divisor_61  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [61]),
    .Q(\picorv32/pcpi_div/divisor [61])
  );
  FDE   \picorv32/pcpi_div/divisor_60  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [60]),
    .Q(\picorv32/pcpi_div/divisor [60])
  );
  FDE   \picorv32/pcpi_div/divisor_59  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [59]),
    .Q(\picorv32/pcpi_div/divisor [59])
  );
  FDE   \picorv32/pcpi_div/divisor_58  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [58]),
    .Q(\picorv32/pcpi_div/divisor [58])
  );
  FDE   \picorv32/pcpi_div/divisor_57  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [57]),
    .Q(\picorv32/pcpi_div/divisor [57])
  );
  FDE   \picorv32/pcpi_div/divisor_56  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [56]),
    .Q(\picorv32/pcpi_div/divisor [56])
  );
  FDE   \picorv32/pcpi_div/divisor_55  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [55]),
    .Q(\picorv32/pcpi_div/divisor [55])
  );
  FDE   \picorv32/pcpi_div/divisor_54  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [54]),
    .Q(\picorv32/pcpi_div/divisor [54])
  );
  FDE   \picorv32/pcpi_div/divisor_53  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [53]),
    .Q(\picorv32/pcpi_div/divisor [53])
  );
  FDE   \picorv32/pcpi_div/divisor_52  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [52]),
    .Q(\picorv32/pcpi_div/divisor [52])
  );
  FDE   \picorv32/pcpi_div/divisor_51  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [51]),
    .Q(\picorv32/pcpi_div/divisor [51])
  );
  FDE   \picorv32/pcpi_div/divisor_50  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [50]),
    .Q(\picorv32/pcpi_div/divisor [50])
  );
  FDE   \picorv32/pcpi_div/divisor_49  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [49]),
    .Q(\picorv32/pcpi_div/divisor [49])
  );
  FDE   \picorv32/pcpi_div/divisor_48  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [48]),
    .Q(\picorv32/pcpi_div/divisor [48])
  );
  FDE   \picorv32/pcpi_div/divisor_47  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [47]),
    .Q(\picorv32/pcpi_div/divisor [47])
  );
  FDE   \picorv32/pcpi_div/divisor_46  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [46]),
    .Q(\picorv32/pcpi_div/divisor [46])
  );
  FDE   \picorv32/pcpi_div/divisor_45  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [45]),
    .Q(\picorv32/pcpi_div/divisor [45])
  );
  FDE   \picorv32/pcpi_div/divisor_44  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [44]),
    .Q(\picorv32/pcpi_div/divisor [44])
  );
  FDE   \picorv32/pcpi_div/divisor_43  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [43]),
    .Q(\picorv32/pcpi_div/divisor [43])
  );
  FDE   \picorv32/pcpi_div/divisor_42  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [42]),
    .Q(\picorv32/pcpi_div/divisor [42])
  );
  FDE   \picorv32/pcpi_div/divisor_41  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [41]),
    .Q(\picorv32/pcpi_div/divisor [41])
  );
  FDE   \picorv32/pcpi_div/divisor_40  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [40]),
    .Q(\picorv32/pcpi_div/divisor [40])
  );
  FDE   \picorv32/pcpi_div/divisor_39  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [39]),
    .Q(\picorv32/pcpi_div/divisor [39])
  );
  FDE   \picorv32/pcpi_div/divisor_38  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [38]),
    .Q(\picorv32/pcpi_div/divisor [38])
  );
  FDE   \picorv32/pcpi_div/divisor_37  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [37]),
    .Q(\picorv32/pcpi_div/divisor [37])
  );
  FDE   \picorv32/pcpi_div/divisor_36  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [36]),
    .Q(\picorv32/pcpi_div/divisor [36])
  );
  FDE   \picorv32/pcpi_div/divisor_35  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [35]),
    .Q(\picorv32/pcpi_div/divisor [35])
  );
  FDE   \picorv32/pcpi_div/divisor_34  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [34]),
    .Q(\picorv32/pcpi_div/divisor [34])
  );
  FDE   \picorv32/pcpi_div/divisor_33  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [33]),
    .Q(\picorv32/pcpi_div/divisor [33])
  );
  FDE   \picorv32/pcpi_div/divisor_32  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [32]),
    .Q(\picorv32/pcpi_div/divisor [32])
  );
  FDE   \picorv32/pcpi_div/divisor_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [31]),
    .Q(\picorv32/pcpi_div/divisor [31])
  );
  FDE   \picorv32/pcpi_div/divisor_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [30]),
    .Q(\picorv32/pcpi_div/divisor [30])
  );
  FDE   \picorv32/pcpi_div/divisor_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [29]),
    .Q(\picorv32/pcpi_div/divisor [29])
  );
  FDE   \picorv32/pcpi_div/divisor_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [28]),
    .Q(\picorv32/pcpi_div/divisor [28])
  );
  FDE   \picorv32/pcpi_div/divisor_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [27]),
    .Q(\picorv32/pcpi_div/divisor [27])
  );
  FDE   \picorv32/pcpi_div/divisor_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [26]),
    .Q(\picorv32/pcpi_div/divisor [26])
  );
  FDE   \picorv32/pcpi_div/divisor_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [25]),
    .Q(\picorv32/pcpi_div/divisor [25])
  );
  FDE   \picorv32/pcpi_div/divisor_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [24]),
    .Q(\picorv32/pcpi_div/divisor [24])
  );
  FDE   \picorv32/pcpi_div/divisor_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [23]),
    .Q(\picorv32/pcpi_div/divisor [23])
  );
  FDE   \picorv32/pcpi_div/divisor_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [22]),
    .Q(\picorv32/pcpi_div/divisor [22])
  );
  FDE   \picorv32/pcpi_div/divisor_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [21]),
    .Q(\picorv32/pcpi_div/divisor [21])
  );
  FDE   \picorv32/pcpi_div/divisor_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [20]),
    .Q(\picorv32/pcpi_div/divisor [20])
  );
  FDE   \picorv32/pcpi_div/divisor_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [19]),
    .Q(\picorv32/pcpi_div/divisor [19])
  );
  FDE   \picorv32/pcpi_div/divisor_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [18]),
    .Q(\picorv32/pcpi_div/divisor [18])
  );
  FDE   \picorv32/pcpi_div/divisor_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [17]),
    .Q(\picorv32/pcpi_div/divisor [17])
  );
  FDE   \picorv32/pcpi_div/divisor_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [16]),
    .Q(\picorv32/pcpi_div/divisor [16])
  );
  FDE   \picorv32/pcpi_div/divisor_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [15]),
    .Q(\picorv32/pcpi_div/divisor [15])
  );
  FDE   \picorv32/pcpi_div/divisor_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [14]),
    .Q(\picorv32/pcpi_div/divisor [14])
  );
  FDE   \picorv32/pcpi_div/divisor_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [13]),
    .Q(\picorv32/pcpi_div/divisor [13])
  );
  FDE   \picorv32/pcpi_div/divisor_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [12]),
    .Q(\picorv32/pcpi_div/divisor [12])
  );
  FDE   \picorv32/pcpi_div/divisor_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [11]),
    .Q(\picorv32/pcpi_div/divisor [11])
  );
  FDE   \picorv32/pcpi_div/divisor_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [10]),
    .Q(\picorv32/pcpi_div/divisor [10])
  );
  FDE   \picorv32/pcpi_div/divisor_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [9]),
    .Q(\picorv32/pcpi_div/divisor [9])
  );
  FDE   \picorv32/pcpi_div/divisor_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [8]),
    .Q(\picorv32/pcpi_div/divisor [8])
  );
  FDE   \picorv32/pcpi_div/divisor_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [7]),
    .Q(\picorv32/pcpi_div/divisor [7])
  );
  FDE   \picorv32/pcpi_div/divisor_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [6]),
    .Q(\picorv32/pcpi_div/divisor [6])
  );
  FDE   \picorv32/pcpi_div/divisor_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [5]),
    .Q(\picorv32/pcpi_div/divisor [5])
  );
  FDE   \picorv32/pcpi_div/divisor_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [4]),
    .Q(\picorv32/pcpi_div/divisor [4])
  );
  FDE   \picorv32/pcpi_div/divisor_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [3]),
    .Q(\picorv32/pcpi_div/divisor [3])
  );
  FDE   \picorv32/pcpi_div/divisor_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [2]),
    .Q(\picorv32/pcpi_div/divisor [2])
  );
  FDE   \picorv32/pcpi_div/divisor_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [1]),
    .Q(\picorv32/pcpi_div/divisor [1])
  );
  FDE   \picorv32/pcpi_div/divisor_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [0]),
    .Q(\picorv32/pcpi_div/divisor [0])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/start ),
    .Q(\picorv32/pcpi_div/quotient_msk [31])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [30]),
    .Q(\picorv32/pcpi_div/quotient_msk [30])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [29]),
    .Q(\picorv32/pcpi_div/quotient_msk [29])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [28]),
    .Q(\picorv32/pcpi_div/quotient_msk [28])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [27]),
    .Q(\picorv32/pcpi_div/quotient_msk [27])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [26]),
    .Q(\picorv32/pcpi_div/quotient_msk [26])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [25]),
    .Q(\picorv32/pcpi_div/quotient_msk [25])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [24]),
    .Q(\picorv32/pcpi_div/quotient_msk [24])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [23]),
    .Q(\picorv32/pcpi_div/quotient_msk [23])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [22]),
    .Q(\picorv32/pcpi_div/quotient_msk [22])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [21]),
    .Q(\picorv32/pcpi_div/quotient_msk [21])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [20]),
    .Q(\picorv32/pcpi_div/quotient_msk [20])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [19]),
    .Q(\picorv32/pcpi_div/quotient_msk [19])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [18]),
    .Q(\picorv32/pcpi_div/quotient_msk [18])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [17]),
    .Q(\picorv32/pcpi_div/quotient_msk [17])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [16]),
    .Q(\picorv32/pcpi_div/quotient_msk [16])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [15]),
    .Q(\picorv32/pcpi_div/quotient_msk [15])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [14]),
    .Q(\picorv32/pcpi_div/quotient_msk [14])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [13]),
    .Q(\picorv32/pcpi_div/quotient_msk [13])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [12]),
    .Q(\picorv32/pcpi_div/quotient_msk [12])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [11]),
    .Q(\picorv32/pcpi_div/quotient_msk [11])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [10]),
    .Q(\picorv32/pcpi_div/quotient_msk [10])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [9]),
    .Q(\picorv32/pcpi_div/quotient_msk [9])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [8]),
    .Q(\picorv32/pcpi_div/quotient_msk [8])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [7]),
    .Q(\picorv32/pcpi_div/quotient_msk [7])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [6]),
    .Q(\picorv32/pcpi_div/quotient_msk [6])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [5]),
    .Q(\picorv32/pcpi_div/quotient_msk [5])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [4]),
    .Q(\picorv32/pcpi_div/quotient_msk [4])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [3]),
    .Q(\picorv32/pcpi_div/quotient_msk [3])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [2]),
    .Q(\picorv32/pcpi_div/quotient_msk [2])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [1]),
    .Q(\picorv32/pcpi_div/quotient_msk [1])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [0]),
    .Q(\picorv32/pcpi_div/quotient_msk [0])
  );
  FDR   \picorv32/pcpi_div/pcpi_ready  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1323_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_div/pcpi_ready_6697 )
  );
  FDR   \picorv32/pcpi_div/instr_div  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_div_7858 )
  );
  FDR   \picorv32/pcpi_div/instr_divu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_divu_7857 )
  );
  FDR   \picorv32/pcpi_div/instr_rem  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_rem_7856 )
  );
  FDR   \picorv32/pcpi_div/instr_remu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_remu_7855 )
  );
  FDRE   \picorv32/pcpi_div/quotient_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [31])
  );
  FDRE   \picorv32/pcpi_div/quotient_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [30])
  );
  FDRE   \picorv32/pcpi_div/quotient_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [29])
  );
  FDRE   \picorv32/pcpi_div/quotient_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [28])
  );
  FDRE   \picorv32/pcpi_div/quotient_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [27])
  );
  FDRE   \picorv32/pcpi_div/quotient_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [26])
  );
  FDRE   \picorv32/pcpi_div/quotient_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [25])
  );
  FDRE   \picorv32/pcpi_div/quotient_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [24])
  );
  FDRE   \picorv32/pcpi_div/quotient_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [23])
  );
  FDRE   \picorv32/pcpi_div/quotient_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [22])
  );
  FDRE   \picorv32/pcpi_div/quotient_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [21])
  );
  FDRE   \picorv32/pcpi_div/quotient_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [20])
  );
  FDRE   \picorv32/pcpi_div/quotient_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [19])
  );
  FDRE   \picorv32/pcpi_div/quotient_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [18])
  );
  FDRE   \picorv32/pcpi_div/quotient_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [17])
  );
  FDRE   \picorv32/pcpi_div/quotient_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [16])
  );
  FDRE   \picorv32/pcpi_div/quotient_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [15])
  );
  FDRE   \picorv32/pcpi_div/quotient_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [14])
  );
  FDRE   \picorv32/pcpi_div/quotient_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [13])
  );
  FDRE   \picorv32/pcpi_div/quotient_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [12])
  );
  FDRE   \picorv32/pcpi_div/quotient_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [11])
  );
  FDRE   \picorv32/pcpi_div/quotient_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [10])
  );
  FDRE   \picorv32/pcpi_div/quotient_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [9])
  );
  FDRE   \picorv32/pcpi_div/quotient_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [8])
  );
  FDRE   \picorv32/pcpi_div/quotient_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [7])
  );
  FDRE   \picorv32/pcpi_div/quotient_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [6])
  );
  FDRE   \picorv32/pcpi_div/quotient_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [5])
  );
  FDRE   \picorv32/pcpi_div/quotient_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [4])
  );
  FDRE   \picorv32/pcpi_div/quotient_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [3])
  );
  FDRE   \picorv32/pcpi_div/quotient_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [2])
  );
  FDRE   \picorv32/pcpi_div/quotient_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [1])
  );
  FDRE   \picorv32/pcpi_div/quotient_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl21 (
    .I0(crg_dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl2)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  ddrphy_dqs_t_d01 (
    .I0(ddrphy_r_dfi_wrdata_en[1]),
    .I1(ddrphy_postamble_354),
    .O(ddrphy_dqs_t_d0)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5948_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .O(_n5948_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5952_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .O(_n5952_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5960_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .O(_n5960_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5956_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .O(_n5956_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5673_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_858),
    .I1(basesoc_sdram_bandwidth_cmd_valid_856),
    .I2(basesoc_sdram_bandwidth_cmd_ready_857),
    .I3(basesoc_sdram_bandwidth_counter_23_1695),
    .O(_n5673_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5679_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_859),
    .I1(basesoc_sdram_bandwidth_cmd_valid_856),
    .I2(basesoc_sdram_bandwidth_cmd_ready_857),
    .I3(basesoc_sdram_bandwidth_counter_23_1695),
    .O(_n5679_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_3615),
    .I1(cache_state_FSM_FFd2_3616),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[4]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[5]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[6]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[7]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[8]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[9]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[10]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [3]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [4]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [5]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [6]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[11]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [7]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [8]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [9]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<7>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [10]),
    .O(\basesoc_port_cmd_payload_addr[7] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[0]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[1]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[2]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[3]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(_n4075[12]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[9]),
    .I2(ddrphy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[8]),
    .I2(ddrphy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[7]),
    .I2(ddrphy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[6]),
    .I2(ddrphy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[5]),
    .I2(ddrphy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[4]),
    .I2(ddrphy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[3]),
    .I2(ddrphy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed061 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[2]),
    .I2(ddrphy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[1]),
    .I2(ddrphy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[12]),
    .I2(ddrphy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[11]),
    .I2(ddrphy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[10]),
    .I2(ddrphy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[0]),
    .I2(ddrphy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[1]),
    .I2(ddrphy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1112 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[0]),
    .I2(ddrphy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed411 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_cas_n_358),
    .I2(ddrphy_record1_cas_n_361),
    .O(array_muxed4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed311 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_ras_n_359),
    .I2(ddrphy_record1_ras_n_362),
    .O(array_muxed3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed511 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_we_n_360),
    .I2(ddrphy_record1_we_n_363),
    .O(array_muxed5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_clk11 (
    .I0(spiflash_bitbang_en_storage_full_1579),
    .I1(spiflash_clk1_1132),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash_clk_OBUF_2074)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_1579),
    .I1(spiflash_cs_n1_1633),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash_cs_n_OBUF_2079)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_mosi11 (
    .I0(spiflash_bitbang_en_storage_full_1579),
    .I1(spiflash_sr[31]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_mosi_OBUF_2080)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_rddata_sr[0]),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2611 (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2711 (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3011 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_11_1556),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2811 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2911 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_10_1557),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3311 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3111 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_12_1555),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3211 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3611 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3411 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3511 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3711 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3811 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3911 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_8_1559),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4011 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_9_1558),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[9])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4311 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4111 (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4211 (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4611 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_12_1568),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4411 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_10_1570),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4511 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_11_1569),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4911 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4711 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4811 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5011 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5111 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5211 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5311 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5411 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_8_1572),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5511 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_9_1571),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_produce[1]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_consume[1]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_consume[1]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_produce[1]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>12 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT321  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[9]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT311  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[8]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT301  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[7]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT291  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[6]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT281  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[5]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT271  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[4]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT261  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[3]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT251  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[31]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT241  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[30]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT231  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[2]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT221  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[29]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT211  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[28]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT201  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[27]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT191  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[26]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT181  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[25]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT171  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[24]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT161  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[23]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT151  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[22]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT141  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[21]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT131  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[20]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT121  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[1]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT111  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[19]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT101  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[18]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT91  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[17]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT81  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[16]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT71  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[15]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT61  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[14]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT51  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[13]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT41  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[12]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT31  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[11]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT21  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[10]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT11  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[0]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0010_MUX_370_o11 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(Madd_n3856_cy[31]),
    .O(GND_1_o_BUS_0010_MUX_370_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT321  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[9]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT311  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[8]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT301  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[7]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT291  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[6]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT281  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[5]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT271  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[4]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT261  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[3]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT251  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[31]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT241  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[30]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT231  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[2]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT221  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[29]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT211  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[28]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT201  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[27]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT191  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[26]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT181  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[25]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT171  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[24]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT161  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[23]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT151  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[22]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT141  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[21]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT131  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[20]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT121  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[1]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT111  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[19]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT101  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[18]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT91  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[17]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT81  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[16]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT71  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[15]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT61  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[14]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT51  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[13]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT41  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[12]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT31  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[11]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT21  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[10]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT11  (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(n3851[0]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0008_MUX_359_o11 (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(Madd_n3851_cy[31]),
    .O(GND_1_o_BUS_0008_MUX_359_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_busy_192),
    .O(Mcount_basesoc_uart_phy_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n54941 (
    .I0(bankmachine0_state_FSM_FFd3_950),
    .I1(bankmachine0_state_FSM_FFd2_949),
    .O(_n5494)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n54961 (
    .I0(bankmachine1_state_FSM_FFd3_953),
    .I1(bankmachine1_state_FSM_FFd2_952),
    .O(_n5496)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n54981 (
    .I0(bankmachine2_state_FSM_FFd3_956),
    .I1(bankmachine2_state_FSM_FFd2_955),
    .O(_n5498)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n55001 (
    .I0(bankmachine3_state_FSM_FFd3_959),
    .I1(bankmachine3_state_FSM_FFd2_958),
    .O(_n5500)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n5558_inv1 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_uart_clk_rxen_692),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[3]),
    .I5(basesoc_uart_phy_rx_bitcount[2]),
    .O(_n5558_inv)
  );
  LUT4 #(
    .INIT ( 16'h6AA2 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed611 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .O(array_muxed6[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed621 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .O(array_muxed6[1])
  );
  LUT4 #(
    .INIT ( 16'h6266 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT21  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \basesoc_sdram_master_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_2065),
    .I2(new_master_wdata_ready),
    .O(basesoc_sdram_master_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT31  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  _n716011 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .O(_n71601_4326)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_9_1830),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1978 ),
    .I4(basesoc_timer0_load_storage_full_9_1798),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_8_1831),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1979 ),
    .I4(basesoc_timer0_load_storage_full_8_1799),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1980 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1981 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1982 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1984 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_31_1808),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1956 ),
    .I4(basesoc_timer0_load_storage_full_31_1776),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1983 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1985 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_29_1810),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1958 ),
    .I4(basesoc_timer0_load_storage_full_29_1778),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_30_1809),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1957 ),
    .I4(basesoc_timer0_load_storage_full_30_1777),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_27_1812),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1960 ),
    .I4(basesoc_timer0_load_storage_full_27_1780),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_26_1813),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1961 ),
    .I4(basesoc_timer0_load_storage_full_26_1781),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_28_1811),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1959 ),
    .I4(basesoc_timer0_load_storage_full_28_1779),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_25_1814),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1962 ),
    .I4(basesoc_timer0_load_storage_full_25_1782),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_24_1815),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1963 ),
    .I4(basesoc_timer0_load_storage_full_24_1783),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_23_1816),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1964 ),
    .I4(basesoc_timer0_load_storage_full_23_1784),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_22_1817),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1965 ),
    .I4(basesoc_timer0_load_storage_full_22_1785),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_20_1819),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1967 ),
    .I4(basesoc_timer0_load_storage_full_20_1787),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6711 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1986 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_21_1818),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1966 ),
    .I4(basesoc_timer0_load_storage_full_21_1786),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6511 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_18_1821),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1969 ),
    .I4(basesoc_timer0_load_storage_full_18_1789),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6411 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_17_1822),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1970 ),
    .I4(basesoc_timer0_load_storage_full_17_1790),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6611 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_19_1820),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1968 ),
    .I4(basesoc_timer0_load_storage_full_19_1788),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6211 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_15_1824),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1972 ),
    .I4(basesoc_timer0_load_storage_full_15_1792),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6111 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_14_1825),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1973 ),
    .I4(basesoc_timer0_load_storage_full_14_1793),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6311 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_16_1823),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1971 ),
    .I4(basesoc_timer0_load_storage_full_16_1791),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6011 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_13_1826),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1974 ),
    .I4(basesoc_timer0_load_storage_full_13_1794),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5911 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_12_1827),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1975 ),
    .I4(basesoc_timer0_load_storage_full_12_1795),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5811 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_11_1828),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1976 ),
    .I4(basesoc_timer0_load_storage_full_11_1796),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5711 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_10_1829),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1977 ),
    .I4(basesoc_timer0_load_storage_full_10_1797),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5611 (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[0]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB_1987 ),
    .I4(basesoc_timer0_load_storage_full[0]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n711211 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(_n71121_4308)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[9] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n710311 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(_n71031_4304)
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  _n710611 (
    .I0(basesoc_interface_adr_0_1_10112),
    .I1(basesoc_interface_adr_1_1_10113),
    .I2(basesoc_interface_adr_2_1_10115),
    .I3(basesoc_interface_adr_3_1_10117),
    .O(_n71061)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT8111  (
    .I0(_n71271_FRB_4344),
    .I1(\_n7130<5>1_FRB_4324 ),
    .I2(\_n7133<5>1_FRB_4342 ),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(_n7151),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT811 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3021  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I1(_n7160),
    .I2(_n7157),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1521  (
    .I0(_n71241_FRB_4345),
    .I1(_n71271_FRB_4344),
    .I2(\_n7130<5>1_FRB_4324 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  basesoc_uart_rx_fifo_wrport_we1 (
    .I0(basesoc_uart_phy_source_valid_659),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[4]),
    .I5(basesoc_uart_rx_fifo_level0[0]),
    .O(basesoc_uart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0086<4>1  (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[1]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .O(n0086)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_tx_fifo_syncfifo_re1 (
    .I0(n0065),
    .I1(basesoc_uart_tx_fifo_readable_1625),
    .I2(basesoc_uart_phy_sink_ready_625),
    .O(basesoc_uart_tx_fifo_do_read)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out5)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open61 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine0_state_FSM_FFd3_950),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out3)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out6)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open71 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>101  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out7 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2621 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .O(array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>51  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open21 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine0_state_FSM_FFd3_950),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open21 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>21  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out10 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10311 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .O(array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>21  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine0_state_FSM_FFd3_950),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out9 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10211 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .O(array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine0_state_FSM_FFd3_950),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>111  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out8 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10112 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .O(array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>111  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0332<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\n0332<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0585<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\n0585<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0417<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\n0417<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  mux120111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready),
    .I2(litedramwishbone2native_state_FSM_FFd1_2065),
    .O(mux12011_4396)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \basesoc_slave_sel<1><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[1])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_slave_sel<0><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[0])
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o11 (
    .I0(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I1(n0011),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1)
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_3615),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(n0011),
    .I3(cache_state_FSM_FFd2_3616),
    .O(basesoc_tag_port_we)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0011<3>1  (
    .I0(\picorv32/mem_wstrb [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_wstrb [1]),
    .I3(\picorv32/mem_wstrb [0]),
    .O(n0011)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_slave_sel<2><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [29]),
    .O(basesoc_slave_sel[2])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[8]_GND_1_o_equal_1145_o<8>11  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[6]),
    .I4(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[26]),
    .I5(\picorv32/mem_addr [18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_504_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[30]),
    .I4(spiflash_sr[31]),
    .I5(\picorv32/mem_addr [23]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_499_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[29]),
    .I4(spiflash_sr[30]),
    .I5(\picorv32/mem_addr [22]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_500_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1121  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[28]),
    .I4(spiflash_sr[29]),
    .I5(\picorv32/mem_addr [21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_501_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1111  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[28]),
    .I5(\picorv32/mem_addr [20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_502_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[24]),
    .I5(\picorv32/mem_addr [16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_506_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[25]),
    .I5(\picorv32/mem_addr [17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_505_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i[1]_PWR_1_o_equal_1140_o<1>1  (
    .I0(spiflash_clk1_1132),
    .I1(basesoc_sdram_bandwidth_period_733),
    .O(\spiflash_i[1]_PWR_1_o_equal_1140_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1101  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[27]),
    .I5(\picorv32/mem_addr [19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_503_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT21  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT71  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_slave_sel<3><30>1  (
    .I0(\picorv32/mem_addr [29]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [30]),
    .O(basesoc_slave_sel[3])
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_3616),
    .I1(cache_state_FSM_FFd3_3615),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_967),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_2065),
    .I1(new_master_wdata_ready),
    .I2(litedramwishbone2native_state_FSM_FFd2_2066),
    .I3(new_master_rdata_valid5_861),
    .O(basesoc_ack)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I2(\n0417<3>1 ),
    .I3(basesoc_sdram_bankmachine3_req_lock),
    .I4(basesoc_sdram_bankmachine2_req_lock),
    .O(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4155<2>1  (
    .I0(bankmachine2_state_FSM_FFd3_1_10144),
    .I1(bankmachine2_state_FSM_FFd2_1_10143),
    .I2(bankmachine2_state_FSM_FFd1_954),
    .O(_n4155)
  );
  LUT6 #(
    .INIT ( 64'hF22FF220002F0020 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(bankmachine2_state_FSM_FFd1_954),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(bankmachine2_state_FSM_FFd3_956),
    .I4(basesoc_sdram_cmd_valid1_FRB_4485),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF22FF220002F0020 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(bankmachine1_state_FSM_FFd1_951),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(bankmachine1_state_FSM_FFd3_953),
    .I4(basesoc_sdram_cmd_valid1_FRB_4485),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF44FF440004F0040 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(bankmachine3_state_FSM_FFd1_957),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(bankmachine3_state_FSM_FFd3_959),
    .I4(basesoc_sdram_cmd_valid1_FRB_4485),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF22FF220002F0020 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(bankmachine0_state_FSM_FFd3_950),
    .I4(basesoc_sdram_cmd_valid1_FRB_4485),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4085<2>1  (
    .I0(bankmachine0_state_FSM_FFd3_1_10137),
    .I1(bankmachine0_state_FSM_FFd2_1_10136),
    .I2(bankmachine0_state_FSM_FFd1_948),
    .O(_n4085)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed1011 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4169<2>1  (
    .I0(bankmachine1_state_FSM_FFd3_1_10139),
    .I1(bankmachine1_state_FSM_FFd2_1_10138),
    .I2(bankmachine1_state_FSM_FFd1_951),
    .O(_n4169)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4222<2>1  (
    .I0(bankmachine3_state_FSM_FFd3_1_10146),
    .I1(bankmachine3_state_FSM_FFd2_1_10145),
    .I2(bankmachine3_state_FSM_FFd1_957),
    .O(_n4222)
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine0_state<2>1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(bankmachine0_state_FSM_FFd2_949),
    .I2(bankmachine0_state_FSM_FFd1_948),
    .I3(bankmachine0_state_FSM_FFd3_950),
    .O(\bankmachine0_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine2_state<2>1  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(bankmachine2_state_FSM_FFd2_955),
    .I2(bankmachine2_state_FSM_FFd1_954),
    .I3(bankmachine2_state_FSM_FFd3_956),
    .O(\bankmachine2_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine1_state<2>1  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(bankmachine1_state_FSM_FFd2_952),
    .I2(bankmachine1_state_FSM_FFd1_951),
    .I3(bankmachine1_state_FSM_FFd3_953),
    .O(\bankmachine1_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine3_state<2>1  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I1(bankmachine3_state_FSM_FFd2_958),
    .I2(bankmachine3_state_FSM_FFd1_957),
    .I3(bankmachine3_state_FSM_FFd3_959),
    .O(\bankmachine3_state<2>_mmx_out )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  basesoc_sdram_choose_cmd_cmd_ready1 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd2_965),
    .O(basesoc_sdram_choose_cmd_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10121 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .O(array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>81  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>91  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux101111 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .O(array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>71  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>81  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10911 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .O(array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>61  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>71  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10811 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .O(array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>51  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>61  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10511 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .O(array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>41  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>41  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10411 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .O(array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>31  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>31  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10711 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .O(array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>11  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>11  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10611 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .O(array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11011 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd3_2654),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(basesoc_sdram_cmd_payload_a[10]),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .I5(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .O(array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>91  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed911 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4215<2>1  (
    .I0(bankmachine2_state_FSM_FFd2_955),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(bankmachine2_state_FSM_FFd1_954),
    .O(_n4215)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4254<2>1  (
    .I0(bankmachine1_state_FSM_FFd2_952),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(bankmachine1_state_FSM_FFd1_951),
    .O(_n4254)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4529<2>1  (
    .I0(bankmachine3_state_FSM_FFd2_958),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd1_957),
    .O(_n4529)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(\multiplexer_state_FSM_FFd1-In1_4497 ),
    .I4(basesoc_sdram_twtrcon_ready_1651),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  basesoc_sdram_choose_req_want_writes_inv1 (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(\multiplexer_state_FSM_FFd1-In_10121 ),
    .O(basesoc_sdram_choose_req_want_writes_inv)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_sdram_choose_req_want_reads_inv1 (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(\multiplexer_state_FSM_FFd1-In_10121 ),
    .O(basesoc_sdram_choose_req_want_reads_inv)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>101  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(\n0332<3>1 ),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o1 (
    .I0(basesoc_uart_phy_sink_ready_625),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .O(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o1  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o )
  );
  LUT4 #(
    .INIT ( 16'h4555 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<0>1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h7777777FFFFFFFFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1119_o11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[6]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1119_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_1635_o21  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_1635_o )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  Mcount_basesoc_uart_phy_rx_bitcount31 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[2]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount3)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  Mcount_basesoc_uart_phy_rx_bitcount21 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount2)
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mcount_basesoc_uart_phy_rx_bitcount11 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[0]),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount1)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>31  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[3]),
    .I2(basesoc_uart_tx_fifo_produce[0]),
    .I3(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<3>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>31  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .I2(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<2>3 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>61  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[3]),
    .I2(basesoc_uart_rx_fifo_consume[0]),
    .I3(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<3>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>61  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .I2(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<2>6 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>41  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[3]),
    .I2(basesoc_uart_tx_fifo_consume[0]),
    .I3(basesoc_uart_tx_fifo_consume[1]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>41  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .I2(basesoc_uart_tx_fifo_consume[1]),
    .O(\Result<2>4 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>51  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[3]),
    .I2(basesoc_uart_rx_fifo_produce[0]),
    .I3(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>51  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .I2(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<2>5 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<5>21  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[4]),
    .I4(dna_cnt[0]),
    .I5(dna_cnt[1]),
    .O(\Result<5>2 )
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \Result<4>31  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[0]),
    .I4(dna_cnt[1]),
    .O(\Result<4>3 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>71  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>7 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>71  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>141  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[0]),
    .I3(basesoc_sdram_time1[1]),
    .O(\Result<3>14 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Result<2>221  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .O(\Result<2>22 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>151  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[3]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[1]),
    .O(\Result<3>15 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Result<2>231  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[0]),
    .I2(basesoc_sdram_time0[1]),
    .O(\Result<2>23 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Result<4>51  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[3]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[1]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_369_o2 (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(xilinxmultiregimpl0_regs1_29),
    .I3(GND_1_o_GND_1_o_MUX_369_o1),
    .O(GND_1_o_GND_1_o_MUX_369_o)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  GND_1_o_GND_1_o_MUX_369_o11 (
    .I0(basesoc_uart_phy_uart_clk_rxen_692),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_busy_192),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(GND_1_o_GND_1_o_MUX_369_o1)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n5537_inv21 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(xilinxmultiregimpl0_regs1_29),
    .I2(basesoc_uart_phy_rx_r_135),
    .I3(basesoc_uart_phy_uart_clk_rxen_692),
    .O(_n5537_inv)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1311 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .O(array_muxed13[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13122 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .O(array_muxed14[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13141 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .O(array_muxed14[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13131 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .O(array_muxed14[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131211 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .O(array_muxed14[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1321 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .O(array_muxed13[1])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w911 (
    .I0(\picorv32/mem_wdata [23]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[23]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w811 (
    .I0(\picorv32/mem_wdata [24]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[24]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w711 (
    .I0(\picorv32/mem_wdata [25]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[25]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6411 (
    .I0(\picorv32/mem_wdata [0]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[0]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6311 (
    .I0(\picorv32/mem_wdata [1]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[1]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6211 (
    .I0(\picorv32/mem_wdata [2]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[2]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6111 (
    .I0(\picorv32/mem_wdata [3]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[3]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6011 (
    .I0(\picorv32/mem_wdata [4]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[4]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w651 (
    .I0(\picorv32/mem_wdata [26]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[26]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5911 (
    .I0(\picorv32/mem_wdata [5]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[5]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5811 (
    .I0(\picorv32/mem_wdata [6]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[6]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5711 (
    .I0(\picorv32/mem_wdata [7]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[7]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5611 (
    .I0(\picorv32/mem_wdata [8]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[8]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5511 (
    .I0(\picorv32/mem_wdata [9]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[9]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5411 (
    .I0(\picorv32/mem_wdata [10]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[10]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5311 (
    .I0(\picorv32/mem_wdata [11]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[11]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5211 (
    .I0(\picorv32/mem_wdata [12]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[12]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5111 (
    .I0(\picorv32/mem_wdata [13]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[13]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5011 (
    .I0(\picorv32/mem_wdata [14]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[14]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5101 (
    .I0(\picorv32/mem_wdata [27]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[27]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4911 (
    .I0(\picorv32/mem_wdata [15]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[15]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4811 (
    .I0(\picorv32/mem_wdata [16]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[16]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4711 (
    .I0(\picorv32/mem_wdata [17]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[17]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4611 (
    .I0(\picorv32/mem_wdata [18]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[18]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4511 (
    .I0(\picorv32/mem_wdata [19]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[19]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4411 (
    .I0(\picorv32/mem_wdata [20]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[20]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4311 (
    .I0(\picorv32/mem_wdata [21]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[21]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4211 (
    .I0(\picorv32/mem_wdata [22]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[22]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4111 (
    .I0(\picorv32/mem_wdata [23]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[23]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4011 (
    .I0(\picorv32/mem_wdata [24]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[24]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4101 (
    .I0(\picorv32/mem_wdata [28]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[28]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3911 (
    .I0(\picorv32/mem_wdata [25]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[25]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3811 (
    .I0(\picorv32/mem_wdata [26]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[26]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3711 (
    .I0(\picorv32/mem_wdata [27]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[27]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3611 (
    .I0(\picorv32/mem_wdata [28]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[28]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3511 (
    .I0(\picorv32/mem_wdata [29]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[29]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3411 (
    .I0(\picorv32/mem_wdata [30]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[30]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3311 (
    .I0(\picorv32/mem_wdata [31]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record0_rddata[31]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3211 (
    .I0(\picorv32/mem_wdata [0]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[0]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3111 (
    .I0(\picorv32/mem_wdata [1]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[1]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3011 (
    .I0(\picorv32/mem_wdata [2]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[2]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3101 (
    .I0(\picorv32/mem_wdata [29]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[29]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2911 (
    .I0(\picorv32/mem_wdata [3]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[3]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2811 (
    .I0(\picorv32/mem_wdata [4]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[4]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2711 (
    .I0(\picorv32/mem_wdata [5]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[5]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2611 (
    .I0(\picorv32/mem_wdata [6]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[6]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2511 (
    .I0(\picorv32/mem_wdata [7]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[7]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2411 (
    .I0(\picorv32/mem_wdata [8]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[8]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2311 (
    .I0(\picorv32/mem_wdata [9]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[9]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2211 (
    .I0(\picorv32/mem_wdata [10]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[10]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2111 (
    .I0(\picorv32/mem_wdata [11]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[11]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2011 (
    .I0(\picorv32/mem_wdata [12]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[12]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2101 (
    .I0(\picorv32/mem_wdata [30]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[30]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1911 (
    .I0(\picorv32/mem_wdata [13]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[13]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1811 (
    .I0(\picorv32/mem_wdata [14]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[14]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1711 (
    .I0(\picorv32/mem_wdata [15]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[15]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1611 (
    .I0(\picorv32/mem_wdata [16]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[16]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1511 (
    .I0(\picorv32/mem_wdata [17]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[17]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1411 (
    .I0(\picorv32/mem_wdata [18]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[18]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1311 (
    .I0(\picorv32/mem_wdata [19]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[19]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1211 (
    .I0(\picorv32/mem_wdata [20]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[20]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1111 (
    .I0(\picorv32/mem_wdata [21]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[21]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1011 (
    .I0(\picorv32/mem_wdata [22]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[22]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1101 (
    .I0(\picorv32/mem_wdata [31]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_967),
    .I3(ddrphy_record1_rddata[31]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT6 #(
    .INIT ( 64'hFFFDFE03FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In311  (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 )
  );
  LUT5 #(
    .INIT ( 32'hEEEFFEFF ))
  array_muxed15_INV_285_o1 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o),
    .O(array_muxed15_INV_285_o)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out5)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131121 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .O(array_muxed14[9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open71 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out4)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux1311111 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .O(array_muxed14[8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open61 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out3)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131101 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .O(array_muxed14[7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open51 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out2)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13191 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .O(array_muxed14[6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out12)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13161 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .O(array_muxed14[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13151 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .O(array_muxed14[2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open31 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open2 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out1)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13181 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .O(array_muxed14[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13171 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .O(array_muxed14[4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open101 (
    .I0(basesoc_sdram_bankmachine2_auto_precharge),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open101 (
    .I0(basesoc_sdram_bankmachine3_auto_precharge),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open101 (
    .I0(basesoc_sdram_bankmachine1_auto_precharge),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'h0002000001FC0000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In411  (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFE03FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In31  (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131111 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .O(array_muxed14[10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open101 (
    .I0(basesoc_sdram_bankmachine0_auto_precharge),
    .I1(bankmachine0_state_FSM_FFd3_950),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'h00080808 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_port_cmd_ready4_4475),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(\n0585<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_uart_tx_trigger<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(basesoc_uart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0065<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(n0065)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12011 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N591),
    .I3(N527),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12111 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N601),
    .I3(N537),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13011 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N610),
    .I3(N546),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13111 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N592),
    .I3(N528),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13211 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N611),
    .I3(N547),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13311 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N612),
    .I3(N548),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13411 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N613),
    .I3(N549),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13511 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N614),
    .I3(N550),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13611 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N615),
    .I3(N551),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13711 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N616),
    .I3(N552),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13811 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N617),
    .I3(N553),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13911 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N618),
    .I3(N554),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12211 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N602),
    .I3(N538),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14011 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N619),
    .I3(N555),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14111 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N620),
    .I3(N556),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14211 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N593),
    .I3(N529),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14311 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N621),
    .I3(N557),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14411 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N622),
    .I3(N558),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15211 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N719),
    .I3(N655),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16311 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N720),
    .I3(N656),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17411 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N721),
    .I3(N657),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17711 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N722),
    .I3(N658),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17811 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N723),
    .I3(N659),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12311 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N603),
    .I3(N539),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17911 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N724),
    .I3(N660),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18011 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N725),
    .I3(N661),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18111 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N726),
    .I3(N662),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14511 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N594),
    .I3(N530),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18211 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N727),
    .I3(N663),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18311 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N728),
    .I3(N664),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15311 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N729),
    .I3(N665),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15411 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N730),
    .I3(N666),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15511 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N731),
    .I3(N667),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15611 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N732),
    .I3(N668),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12411 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N604),
    .I3(N540),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15711 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N733),
    .I3(N669),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15811 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N734),
    .I3(N670),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15911 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N735),
    .I3(N671),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16011 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N736),
    .I3(N672),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14611 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N595),
    .I3(N531),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16111 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N737),
    .I3(N673),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16211 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N738),
    .I3(N674),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16411 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N739),
    .I3(N675),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16511 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N740),
    .I3(N676),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16611 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N741),
    .I3(N677),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12511 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N605),
    .I3(N541),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16711 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N742),
    .I3(N678),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16811 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N743),
    .I3(N679),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16911 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N744),
    .I3(N680),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17011 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N745),
    .I3(N681),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17111 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N746),
    .I3(N682),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14711 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N596),
    .I3(N532),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17211 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N747),
    .I3(N683),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17311 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N748),
    .I3(N684),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17511 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N749),
    .I3(N685),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17611 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N750),
    .I3(N686),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12611 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N606),
    .I3(N542),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14811 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N597),
    .I3(N533),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14911 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N598),
    .I3(N534),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15011 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N599),
    .I3(N535),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15111 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N600),
    .I3(N536),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12711 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N607),
    .I3(N543),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12811 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N608),
    .I3(N544),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12911 (
    .I0(mux12011_4396),
    .I1(inst_LPM_FF_1_3610),
    .I2(N609),
    .I3(N545),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I1(_n4169),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(basesoc_sdram_bankmachine1_row_opened_1637),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1258),
    .I1(basesoc_sdram_bankmachine1_row_opened_1637),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4169),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o21 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1344),
    .I1(basesoc_sdram_bankmachine3_row_opened_1641),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4222),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215),
    .I1(basesoc_sdram_bankmachine0_row_opened_1635),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4085),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I1(basesoc_sdram_bankmachine0_row_opened_1635),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(_n4085),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(basesoc_sdram_bankmachine2_row_opened_1639),
    .I4(_n4155),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1301),
    .I1(basesoc_sdram_bankmachine2_row_opened_1639),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4155),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT41  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1148_o<8>1  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[8]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[2]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1148_o )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \spiflash_counter[8]_GND_1_o_equal_1146_o<8>1  (
    .I0(spiflash_counter[8]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[5]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 ),
    .O(\spiflash_counter[8]_GND_1_o_equal_1146_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \spiflash_counter[8]_GND_1_o_equal_1145_o<8>1  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 ),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[8]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1145_o )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT111  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[5]),
    .I5(xilinxmultiregimpl1_regs1[5]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT121  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[6]),
    .I5(xilinxmultiregimpl1_regs1[6]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT131  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[7]),
    .I5(xilinxmultiregimpl1_regs1[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang_en0_re1 (
    .I0(basesoc_interface_we_945),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang_en0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1149_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1149_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1151_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1151_o )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o11  (
    .I0(basesoc_uart_phy_tx_reg[0]),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[1]),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .O(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank6_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank6_ev_enable0_re)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT81  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT91  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[8]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFBBBBBBBEAAAAAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(_n71121_4308),
    .I5(_n71601_4326),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT312 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank5_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank5_sel)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<3>11  (
    .I0(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[0]),
    .I3(basesoc_uart_phy_tx_bitcount[1]),
    .I4(basesoc_uart_phy_tx_bitcount[2]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang0_re1 (
    .I0(basesoc_interface_we_945),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT41  (
    .I0(spiflash_bitbang_storage_full[3]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT31  (
    .I0(spiflash_bitbang_storage_full[2]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT21  (
    .I0(spiflash_bitbang_storage_full[1]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_946),
    .I1(multiplexer_state_FSM_FFd3_2654),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_947),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_823),
    .I1(refresher_state_FSM_FFd1_947),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd3_2654),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(refresher_state_FSM_FFd2_946),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n7184<5>1  (
    .I0(\picorv32/mem_addr [6]),
    .I1(\picorv32/mem_addr [5]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [2]),
    .I5(\picorv32/mem_addr [4]),
    .O(N1056)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \_n7136<5>1  (
    .I0(\picorv32/mem_addr [6]),
    .I1(\picorv32/mem_addr [5]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [2]),
    .I5(\picorv32/mem_addr [4]),
    .O(N1744)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_interface_we_945),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_uart_rx_clear1 (
    .I0(basesoc_interface_we_945),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_uart_tx_clear1 (
    .I0(basesoc_interface_we_945),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \_n7190<5>1  (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [2]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [5]),
    .I5(\picorv32/mem_addr [6]),
    .O(N1057)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n71421 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n7142)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \_n7130<5>1  (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [5]),
    .I2(\picorv32/mem_addr [6]),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_addr [7]),
    .I5(\picorv32/mem_addr [3]),
    .O(N1745)
  );
  LUT6 #(
    .INIT ( 64'h0000000000400000 ))
  \_n7178<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7178)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess0_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_945),
    .O(eventsourceprocess0_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess4_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[4]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_945),
    .O(eventsourceprocess4_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess3_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[3]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_945),
    .O(eventsourceprocess3_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess2_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[2]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_945),
    .O(eventsourceprocess2_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess1_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_945),
    .O(eventsourceprocess1_clear)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank1_scratch0_re)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(cache_state_FSM_FFd2_3616),
    .I1(litedramwishbone2native_state_FSM_FFd3_2067),
    .I2(cache_state_FSM_FFd3_3615),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2067),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(litedramwishbone2native_state_FSM_FFd2_2066),
    .I5(new_master_rdata_valid5_861),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready),
    .I1(litedramwishbone2native_state_FSM_FFd1_2065),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(litedramwishbone2native_state_FSM_FFd3_2067),
    .I4(cache_state_FSM_FFd3_3615),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_967),
    .I1(litedramwishbone2native_state_FSM_FFd4_3621),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3621),
    .I1(cache_state_FSM_FFd1_967),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(cache_state_FSM_FFd3_3615),
    .I4(litedramwishbone2native_state_FSM_FFd3_2067),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \_n7139<5>11  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\_n7139<5>1 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \_n7193<5>1  (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [3]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_addr [5]),
    .I5(\picorv32/mem_addr [6]),
    .O(N1058)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  _n71451 (
    .I0(basesoc_interface_adr_5_1_10119),
    .I1(basesoc_interface_adr_4_1_10118),
    .I2(basesoc_interface_adr_3_1_10117),
    .I3(basesoc_interface_adr_2_1_10115),
    .I4(basesoc_interface_adr_1_2_10114),
    .I5(basesoc_interface_adr_0_2_10116),
    .O(_n7145)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71271 (
    .I0(\picorv32/mem_addr [6]),
    .I1(\picorv32/mem_addr [5]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [4]),
    .I4(\picorv32/mem_addr [7]),
    .I5(\picorv32/mem_addr [2]),
    .O(N1746)
  );
  LUT6 #(
    .INIT ( 64'h0000004000000000 ))
  \_n7175<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7175)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n7133<5>1  (
    .I0(\picorv32/mem_addr [5]),
    .I1(\picorv32/mem_addr [2]),
    .I2(\picorv32/mem_addr [6]),
    .I3(\picorv32/mem_addr [4]),
    .I4(\picorv32/mem_addr [7]),
    .I5(\picorv32/mem_addr [3]),
    .O(N1747)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  _n71811 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n7181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  _n5520_inv1 (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_slave_sel[1]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(basesoc_counter[0]),
    .I5(basesoc_counter[1]),
    .O(_n5520_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFD7 ))
  basesoc_wait_inv1 (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .O(basesoc_wait_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \spiflash_bus_cyc_spiflash_counter[8]_AND_611_o1  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_slave_sel[2]),
    .I2(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I3(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I4(basesoc_grant_1652),
    .I5(\picorv32/mem_instr_434 ),
    .O(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9698),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9699),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9700),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9701),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4_9702),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9764),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1_9765),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9766),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9767),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9700),
    .I5(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9701),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9703),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9704),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9705),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9706),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4_9707),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9768),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1_9769),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9770),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9771),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9705),
    .I5(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9706),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9708),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9709),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9710),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9711),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4_9712),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9772),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1_9773),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9774),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9775),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9710),
    .I5(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9711),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9713),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9714),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9715),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9716),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4_9717),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9776),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1_9777),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9778),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9779),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9715),
    .I5(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9716),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  LUT6 #(
    .INIT ( 64'h46666666AAAAAAAA ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT31  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4403 ),
    .I5(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \picorv32/Reset_OR_DriverANDClockEnable1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/trap_6584 ),
    .I4(\picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o ),
    .I5(\picorv32/mem_do_rdata ),
    .O(\picorv32/Reset_OR_DriverANDClockEnable )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/resetn_trap_OR_423_o_inv1  (
    .I0(\picorv32/trap_6584 ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/resetn_trap_OR_423_o_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5>1  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6110 ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6>1  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6110 ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6110 ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8>1  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6110 ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9>1  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6110 ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6110 ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<3>11  (
    .I0(\picorv32/pcpi_timeout_counter [0]),
    .I1(\picorv32/pcpi_timeout_counter [3]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [2]),
    .O(\picorv32/Result<3>2 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<2>11  (
    .I0(\picorv32/pcpi_timeout_counter [2]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .O(\picorv32/Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h053F ))
  \picorv32/Mmux_mem_la_wstrb11  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mmux_mem_rdata_word110 )
  );
  LUT4 #(
    .INIT ( 16'h5173 ))
  \picorv32/Mmux_mem_la_wstrb21  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [1])
  );
  LUT6 #(
    .INIT ( 64'h0808080808000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o1  (
    .I0(\picorv32/is_alu_reg_imm ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o )
  );
  LUT6 #(
    .INIT ( 64'h0808080808000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o<31>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [31]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_rdata_q [4]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [6]),
    .I5(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFEFFFE ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>11  (
    .I0(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/cpu_state_FSM_FFd4 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I5(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/mem_rdata_q [20]),
    .I3(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 ),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o2  (
    .I0(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [21]),
    .I3(\picorv32/mem_rdata_q [20]),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata81  (
    .I0(\picorv32/reg_op2_0_5505 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_16_6052 ),
    .O(\picorv32/mem_la_wdata [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata91  (
    .I0(\picorv32/reg_op2_1_5506 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_17_6053 ),
    .O(\picorv32/mem_la_wdata [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata101  (
    .I0(\picorv32/reg_op2_2_5507 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_18_6054 ),
    .O(\picorv32/mem_la_wdata [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata111  (
    .I0(\picorv32/reg_op2_3_5508 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_19_6055 ),
    .O(\picorv32/mem_la_wdata [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata131  (
    .I0(\picorv32/reg_op2_4_5509 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_20_6056 ),
    .O(\picorv32/mem_la_wdata [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata141  (
    .I0(\picorv32/reg_op2_5_5510 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_21_6057 ),
    .O(\picorv32/mem_la_wdata [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata151  (
    .I0(\picorv32/reg_op2_6_5511 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_22_6058 ),
    .O(\picorv32/mem_la_wdata [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata161  (
    .I0(\picorv32/reg_op2_7_5512 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_23_6059 ),
    .O(\picorv32/mem_la_wdata [23])
  );
  LUT5 #(
    .INIT ( 32'h0F080700 ))
  \picorv32/Mmux_mem_rdata_word71  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(basesoc_done_mmx_out22),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_word[15] )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>21  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o211  (
    .I0(\picorv32/decoder_trigger ),
    .I1(\picorv32/instr_waitirq_6504 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 )
  );
  LUT6 #(
    .INIT ( 64'h4477373344770400 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT21  (
    .I0(\picorv32/mem_state_1_BRB0_9786 ),
    .I1(\picorv32/mem_state_1_BRB1_9787 ),
    .I2(\picorv32/mem_state_1_BRB2_9788 ),
    .I3(\picorv32/mem_state_1_BRB3_9789 ),
    .I4(\picorv32/mem_state_1_BRB4_9790 ),
    .I5(\picorv32/mem_state_1_BRB5_9791 ),
    .O(\picorv32/mem_state [1])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT221  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/_n1587[31] ),
    .I2(\picorv32/instr_jal_6110 ),
    .I3(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 ),
    .I4(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<1> ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out1911  (
    .I0(\picorv32/instr_slt_6107 ),
    .I1(\picorv32/instr_slti_6109 ),
    .I2(\picorv32/instr_sltu_6104 ),
    .I3(\picorv32/instr_sltiu_6106 ),
    .O(\picorv32/out191_4529 )
  );
  LUT5 #(
    .INIT ( 32'h2A2A2AFF ))
  \picorv32/cpu_state_FSM_FFd6-In11  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In2_5303 ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/irq_active_6510 ),
    .I4(\picorv32/irq_mask [2]),
    .O(\picorv32/cpu_state_FSM_FFd6-In1_4546 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>21  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_do_rdata ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_4530 )
  );
  LUT4 #(
    .INIT ( 16'hAFFB ))
  \picorv32/_n1587<13>11  (
    .I0(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/latched_branch_6514 ),
    .O(\picorv32/_n1587<13>1_4549 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF454545FF ))
  \picorv32/cpu_state_FSM_FFd6-In21  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_do_wdata ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(\picorv32/mem_wordsize [1]),
    .O(\picorv32/cpu_state_FSM_FFd6-In2_5303 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \picorv32/instr_jalr_is_alu_reg_imm_OR_531_o1  (
    .I0(\picorv32/is_alu_reg_imm ),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/instr_jalr_6100 ),
    .O(\picorv32/instr_jalr_is_alu_reg_imm_OR_531_o )
  );
  LUT4 #(
    .INIT ( 16'h2A6A ))
  \picorv32/irq_state_FSM_FFd2-In1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .O(\picorv32/irq_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hA8A8FFA8 ))
  \picorv32/cpu_state[7]_latched_stalu_Select_566_o1  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state_FSM_FFd4 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .O(\picorv32/cpu_state[7]_latched_stalu_Select_566_o )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/decoder_trigger_instr_waitirq_AND_776_o1  (
    .I0(\picorv32/instr_waitirq_6504 ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/do_waitirq ),
    .O(\picorv32/decoder_trigger_instr_waitirq_AND_776_o )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata171  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_8_6044 ),
    .I3(\picorv32/reg_op2_24_6060 ),
    .I4(\picorv32/reg_op2_0_5505 ),
    .O(\picorv32/mem_la_wdata [24])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata181  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_9_6045 ),
    .I3(\picorv32/reg_op2_25_6061 ),
    .I4(\picorv32/reg_op2_1_5506 ),
    .O(\picorv32/mem_la_wdata [25])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata191  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_10_6046 ),
    .I3(\picorv32/reg_op2_26_6062 ),
    .I4(\picorv32/reg_op2_2_5507 ),
    .O(\picorv32/mem_la_wdata [26])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata201  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_11_6047 ),
    .I3(\picorv32/reg_op2_27_6063 ),
    .I4(\picorv32/reg_op2_3_5508 ),
    .O(\picorv32/mem_la_wdata [27])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata211  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_12_6048 ),
    .I3(\picorv32/reg_op2_28_6064 ),
    .I4(\picorv32/reg_op2_4_5509 ),
    .O(\picorv32/mem_la_wdata [28])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata221  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_13_6049 ),
    .I3(\picorv32/reg_op2_29_6065 ),
    .I4(\picorv32/reg_op2_5_5510 ),
    .O(\picorv32/mem_la_wdata [29])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata241  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_14_6050 ),
    .I3(\picorv32/reg_op2_30_6066 ),
    .I4(\picorv32/reg_op2_6_5511 ),
    .O(\picorv32/mem_la_wdata [30])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata251  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_15_6051 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .I4(\picorv32/reg_op2_7_5512 ),
    .O(\picorv32/mem_la_wdata [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/decoded_rd [0]),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 ),
    .I5(\picorv32/latched_rd [0]),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \picorv32/Mmux_mem_la_wstrb31  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [2])
  );
  LUT4 #(
    .INIT ( 16'hA2B3 ))
  \picorv32/Mmux_mem_la_wstrb41  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [3])
  );
  LUT6 #(
    .INIT ( 64'hF8F8FAF8A8A8AAA8 ))
  \picorv32/cpu_state[7]_irq_active_Select_559_o1  (
    .I0(\picorv32/irq_active_6510 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/instr_retirq_6505 ),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/cpu_state[7]_irq_active_Select_559_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I5(\picorv32/_n1538 [20]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/irq_state_FSM_FFd1-In1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I2(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/irq_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>11  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(\picorv32/mem_rdata_q [2]),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 )
  );
  LUT4 #(
    .INIT ( 16'hEEFE ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>111  (
    .I0(\picorv32/_n1717 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o<31>1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [31]),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o111  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/mem_rdata_q [25]),
    .I3(\picorv32/mem_rdata_q [26]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o11  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [12]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [13]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [14]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [1]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [4]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o2  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4539 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4539 ),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4539 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [26]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>11  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/latched_is_lu ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 )
  );
  LUT3 #(
    .INIT ( 8'h3A ))
  \picorv32/Mmux_mem_rdata_word1111  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/mem_wordsize [1]),
    .O(\picorv32/Mmux_mem_rdata_word111 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>21  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/latched_is_lb ),
    .I2(\picorv32/latched_is_lh ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>2  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [1]),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/mem_rdata_q [21]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2>1  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [2]),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/mem_rdata_q [22]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3>1  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/mem_rdata_q [23]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4>1  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [4]),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/mem_rdata_q [24]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [1]),
    .I3(\picorv32/latched_rd [1]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [2]),
    .I3(\picorv32/latched_rd [2]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [3]),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [4]),
    .I3(\picorv32/latched_rd [4]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1  (
    .I0(\picorv32/latched_rd [5]),
    .I1(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4547 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/instr_setq_6443 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11  (
    .I0(\picorv32/instr_srli_6447 ),
    .I1(\picorv32/instr_srl_6326 ),
    .I2(\picorv32/instr_srai_6446 ),
    .I3(\picorv32/instr_sra_6325 ),
    .O(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>11  (
    .I0(\picorv32/instr_setq_6443 ),
    .I1(\picorv32/instr_getq_6444 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4552 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<5>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [5]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB_5865 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [5])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<6>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [6]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB_5866 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [6])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<7>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [7]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB_5867 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [7])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<8>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [8]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB_5868 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [8])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<9>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [9]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB_5869 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [9])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<10>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [10]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB_5870 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [10])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<11>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [11]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB_5871 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [11])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<12>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [12]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB_5872 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [12])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<13>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [13]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB_5873 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [13])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<14>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [14]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB_5874 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [14])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<15>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [15]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB_5875 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [15])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<16>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [16]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB_5876 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [16])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<17>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [17]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB_5877 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [17])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<18>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [18]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB_5878 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [18])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<19>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [19]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB_5879 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [19])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<20>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [20]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB_5880 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [20])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<21>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [21]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB_5881 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [21])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<22>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [22]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB_5882 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [22])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<23>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [23]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB_5883 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [23])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<24>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [24]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB_5884 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [24])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<25>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [25]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB_5885 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [25])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<26>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [26]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB_5886 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [26])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<27>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [27]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB_5887 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [27])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<28>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [28]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB_5888 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [28])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<29>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [29]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB_5889 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [29])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<30>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [30]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB_5890 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [30])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<31>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I1(\picorv32/reg_next_pc [31]),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB_5891 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpuregs_wrdata [31])
  );
  LUT5 #(
    .INIT ( 32'hFEFFFFFF ))
  \picorv32/_n16031  (
    .I0(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ),
    .I1(\picorv32/is_slli_srli_srai_6440 ),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/_n1471 ),
    .I4(\picorv32/n0568 ),
    .O(\picorv32/_n1603 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<1>11  (
    .I0(\picorv32/pcpi_timeout_counter [1]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/Result<1>2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux11011  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [10]),
    .I2(\picorv32/alu_out_q [10]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1011  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [11]),
    .I2(\picorv32/alu_out_q [11]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1021  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [12]),
    .I2(\picorv32/alu_out_q [12]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1031  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [13]),
    .I2(\picorv32/alu_out_q [13]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1041  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [14]),
    .I2(\picorv32/alu_out_q [14]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1051  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [15]),
    .I2(\picorv32/alu_out_q [15]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1061  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [16]),
    .I2(\picorv32/alu_out_q [16]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1071  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [17]),
    .I2(\picorv32/alu_out_q [17]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1081  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [18]),
    .I2(\picorv32/alu_out_q [18]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1091  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [19]),
    .I2(\picorv32/alu_out_q [19]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10122  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [20]),
    .I2(\picorv32/alu_out_q [20]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10131  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [21]),
    .I2(\picorv32/alu_out_q [21]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10141  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [22]),
    .I2(\picorv32/alu_out_q [22]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10151  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [23]),
    .I2(\picorv32/alu_out_q [23]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10161  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [24]),
    .I2(\picorv32/alu_out_q [24]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10171  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [25]),
    .I2(\picorv32/alu_out_q [25]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10181  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [26]),
    .I2(\picorv32/alu_out_q [26]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10191  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [27]),
    .I2(\picorv32/alu_out_q [27]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101101  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [28]),
    .I2(\picorv32/alu_out_q [28]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101111  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [29]),
    .I2(\picorv32/alu_out_q [29]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101131  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [30]),
    .I2(\picorv32/alu_out_q [30]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101141  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [31]),
    .I2(\picorv32/alu_out_q [31]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101171  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [5]),
    .I2(\picorv32/alu_out_q [5]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101181  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [6]),
    .I2(\picorv32/alu_out_q [6]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101191  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [7]),
    .I2(\picorv32/alu_out_q [7]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101201  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [8]),
    .I2(\picorv32/alu_out_q [8]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101211  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [9]),
    .I2(\picorv32/alu_out_q [9]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata21  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_6046 ),
    .I2(\picorv32/reg_op2_2_5507 ),
    .O(\picorv32/mem_la_wdata [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata33  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_6047 ),
    .I2(\picorv32/reg_op2_3_5508 ),
    .O(\picorv32/mem_la_wdata [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata41  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_6048 ),
    .I2(\picorv32/reg_op2_4_5509 ),
    .O(\picorv32/mem_la_wdata [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata51  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_6049 ),
    .I2(\picorv32/reg_op2_5_5510 ),
    .O(\picorv32/mem_la_wdata [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata61  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_6050 ),
    .I2(\picorv32/reg_op2_6_5511 ),
    .O(\picorv32/mem_la_wdata [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_6051 ),
    .I2(\picorv32/reg_op2_7_5512 ),
    .O(\picorv32/mem_la_wdata [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata311  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_6044 ),
    .I2(\picorv32/reg_op2_0_5505 ),
    .O(\picorv32/mem_la_wdata [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata321  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_6045 ),
    .I2(\picorv32/reg_op2_1_5506 ),
    .O(\picorv32/mem_la_wdata [9])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT111  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/_n1587[13] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT121  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/_n1587[31] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT221  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/_n1587[3] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT231  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/_n1587[30] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT261  (
    .I0(\picorv32/_n1587[29] ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT271  (
    .I0(\picorv32/_n1587[28] ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1110  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .O(\picorv32/cpuregs_rs1 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1210  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs133  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs141  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs151  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs161  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs171  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs181  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs191  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1101  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1111  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1121  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/cpuregs_rs1 [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1131  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1141  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1151  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1161  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1171  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1181  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1191  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1201  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1211  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1221  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1231  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/cpuregs_rs1 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1241  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1251  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1261  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/cpuregs_rs1 [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1271  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/cpuregs_rs1 [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1281  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1291  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1301  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1311  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1321  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [9])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/GND_2_o_reg_sh[4]_LessThan_502_o1  (
    .I0(\picorv32/reg_sh [3]),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/reg_sh [2]),
    .O(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \picorv32/resetn_pcpi_int_wait_AND_769_o_inv1  (
    .I0(\picorv32/pcpi_mul/pcpi_wait_6732 ),
    .I1(\picorv32/pcpi_valid_6226 ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .O(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state_FSM_FFd6-In31  (
    .I0(\picorv32/instr_setq_1_10134 ),
    .I1(\picorv32/instr_getq_1_10135 ),
    .I2(\picorv32/instr_timer_1_10128 ),
    .I3(\picorv32/instr_retirq_6505 ),
    .I4(\picorv32/instr_maskirq_6442 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In3 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state_FSM_FFd6-In4111  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In411 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state__n1504_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/instr_maskirq_6442 ),
    .O(\picorv32/_n1504_inv )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n1459_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/instr_timer_6441 ),
    .I2(\picorv32/timer[31]_reduce_or_376_o ),
    .O(\picorv32/_n1459_inv )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/_n1379_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/_n1379_inv )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out421  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/is_alu_reg_imm ),
    .I2(\picorv32/instr_jalr_6100 ),
    .O(\picorv32/PWR_10_o_instr_jalr_equal_277_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out411  (
    .I0(\picorv32/instr_lw_6101 ),
    .I1(\picorv32/instr_lbu_6103 ),
    .I2(\picorv32/instr_lhu_6102 ),
    .O(\picorv32/instr_lbu_reduce_or_156_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out401  (
    .I0(\picorv32/instr_bltu_6105 ),
    .I1(\picorv32/instr_sltu_6104 ),
    .I2(\picorv32/instr_sltiu_6106 ),
    .O(\picorv32/instr_sltiu_reduce_or_155_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out391  (
    .I0(\picorv32/instr_blt_6108 ),
    .I1(\picorv32/instr_slt_6107 ),
    .I2(\picorv32/instr_slti_6109 ),
    .O(\picorv32/instr_slti_reduce_or_154_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out381  (
    .I0(\picorv32/instr_lui_6112 ),
    .I1(\picorv32/instr_auipc_6111 ),
    .O(\picorv32/PWR_10_o_instr_lui_equal_276_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out371  (
    .I0(\picorv32/instr_auipc_6111 ),
    .I1(\picorv32/instr_jal_6110 ),
    .I2(\picorv32/instr_lui_6112 ),
    .O(\picorv32/instr_lui_reduce_or_152_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out361  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o ),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o ),
    .I2(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o ),
    .I3(\picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o ),
    .O(N1059)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/GND_2_o_GND_2_o_equal_501_o<4>1  (
    .I0(\picorv32/reg_sh [4]),
    .I1(\picorv32/reg_sh [3]),
    .I2(\picorv32/reg_sh [2]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .O(\picorv32/GND_2_o_GND_2_o_equal_501_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11>1  (
    .I0(\picorv32/_n1542 [0]),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/instr_jal_6110 ),
    .I3(\picorv32/_n1546 [0]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [20]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [22]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [23]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [25]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [29]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1546<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/_n1546 [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o<14>1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out111  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o4 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/pcpi_timeout_counter[3]_reduce_or_368_o1  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [2]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o1  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .O(\picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_instr_ori_equal_331_o1  (
    .I0(\picorv32/instr_ori_6332 ),
    .I1(\picorv32/instr_or_6324 ),
    .O(\picorv32/PWR_10_o_instr_ori_equal_331_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_instr_xori_equal_330_o1  (
    .I0(\picorv32/instr_xori_6333 ),
    .I1(\picorv32/instr_xor_6327 ),
    .O(\picorv32/PWR_10_o_instr_xori_equal_330_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_instr_slli_equal_508_o1  (
    .I0(\picorv32/instr_slli_6448 ),
    .I1(\picorv32/instr_sll_6328 ),
    .O(\picorv32/PWR_10_o_instr_slli_equal_508_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out21  (
    .I0(\picorv32/decoded_imm_uj [11]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/decoded_imm_uj [2]),
    .I4(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/decoded_rs2[5]_reduce_or_357_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out11  (
    .I0(\picorv32/decoded_rs1 [5]),
    .I1(\picorv32/decoded_rs1 [2]),
    .I2(\picorv32/decoded_rs1 [3]),
    .I3(\picorv32/decoded_rs1 [4]),
    .I4(\picorv32/decoded_rs1 [0]),
    .I5(\picorv32/decoded_rs1 [1]),
    .O(\picorv32/decoded_rs1[5]_reduce_or_354_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1538<20>1  (
    .I0(\picorv32/decoded_imm_uj [20]),
    .I1(\picorv32/instr_jal_6110 ),
    .O(\picorv32/_n1538 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/latched_store_latched_branch_AND_762_o1  (
    .I0(\picorv32/latched_store_6516 ),
    .I1(\picorv32/latched_branch_6514 ),
    .O(\picorv32/latched_store_latched_branch_AND_762_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o1  (
    .I0(\picorv32/pcpi_timeout_6583 ),
    .I1(\picorv32/instr_ecall_ebreak_6445 ),
    .O(\picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out451  (
    .I0(\picorv32/irq_pending [2]),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/irq_pending [0]),
    .I3(\picorv32/irq_pending [4]),
    .I4(\picorv32/irq_pending [3]),
    .O(\picorv32/irq_pending[31]_reduce_or_407_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_PWR_10_o_OR_598_o1  (
    .I0(\picorv32/is_lui_auipc_jal_6664 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ),
    .O(\picorv32/PWR_10_o_PWR_10_o_OR_598_o )
  );
  LUT5 #(
    .INIT ( 32'h44414E4B ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<6>11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/mul_counter [6]),
    .I2(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4]),
    .I3(\picorv32/pcpi_mul/mul_counter [5]),
    .I4(\picorv32/pcpi_mul/instr_any_mulh ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter6 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [6]),
    .I3(\picorv32/pcpi_mul/rd [5]),
    .I4(\picorv32/pcpi_mul/rs2 [5]),
    .I5(\picorv32/pcpi_mul/rs2 [6]),
    .O(\picorv32/pcpi_mul/n0120 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0120_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [5]),
    .I2(\picorv32/pcpi_mul/rs2 [5]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [10]),
    .I3(\picorv32/pcpi_mul/rd [9]),
    .I4(\picorv32/pcpi_mul/rs2 [9]),
    .I5(\picorv32/pcpi_mul/rs2 [10]),
    .O(\picorv32/pcpi_mul/n0119 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0119_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [9]),
    .I2(\picorv32/pcpi_mul/rs2 [9]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [14]),
    .I3(\picorv32/pcpi_mul/rd [13]),
    .I4(\picorv32/pcpi_mul/rs2 [13]),
    .I5(\picorv32/pcpi_mul/rs2 [14]),
    .O(\picorv32/pcpi_mul/n0118 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0118_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [13]),
    .I2(\picorv32/pcpi_mul/rs2 [13]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [18]),
    .I3(\picorv32/pcpi_mul/rd [17]),
    .I4(\picorv32/pcpi_mul/rs2 [17]),
    .I5(\picorv32/pcpi_mul/rs2 [18]),
    .O(\picorv32/pcpi_mul/n0117 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0117_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [17]),
    .I2(\picorv32/pcpi_mul/rs2 [17]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [22]),
    .I3(\picorv32/pcpi_mul/rd [21]),
    .I4(\picorv32/pcpi_mul/rs2 [21]),
    .I5(\picorv32/pcpi_mul/rs2 [22]),
    .O(\picorv32/pcpi_mul/n0116 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0116_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [21]),
    .I2(\picorv32/pcpi_mul/rs2 [21]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [26]),
    .I3(\picorv32/pcpi_mul/rd [25]),
    .I4(\picorv32/pcpi_mul/rs2 [25]),
    .I5(\picorv32/pcpi_mul/rs2 [26]),
    .O(\picorv32/pcpi_mul/n0115 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0115_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [25]),
    .I2(\picorv32/pcpi_mul/rs2 [25]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [30]),
    .I3(\picorv32/pcpi_mul/rd [29]),
    .I4(\picorv32/pcpi_mul/rs2 [29]),
    .I5(\picorv32/pcpi_mul/rs2 [30]),
    .O(\picorv32/pcpi_mul/n0114 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0114_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [29]),
    .I2(\picorv32/pcpi_mul/rs2 [29]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [34]),
    .I3(\picorv32/pcpi_mul/rd [33]),
    .I4(\picorv32/pcpi_mul/rs2 [33]),
    .I5(\picorv32/pcpi_mul/rs2 [34]),
    .O(\picorv32/pcpi_mul/n0113 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0113_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [33]),
    .I2(\picorv32/pcpi_mul/rs2 [33]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [38]),
    .I3(\picorv32/pcpi_mul/rd [37]),
    .I4(\picorv32/pcpi_mul/rs2 [37]),
    .I5(\picorv32/pcpi_mul/rs2 [38]),
    .O(\picorv32/pcpi_mul/n0112 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0112_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [37]),
    .I2(\picorv32/pcpi_mul/rs2 [37]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [42]),
    .I3(\picorv32/pcpi_mul/rd [41]),
    .I4(\picorv32/pcpi_mul/rs2 [41]),
    .I5(\picorv32/pcpi_mul/rs2 [42]),
    .O(\picorv32/pcpi_mul/n0111 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0111_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [41]),
    .I2(\picorv32/pcpi_mul/rs2 [41]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [46]),
    .I3(\picorv32/pcpi_mul/rd [45]),
    .I4(\picorv32/pcpi_mul/rs2 [45]),
    .I5(\picorv32/pcpi_mul/rs2 [46]),
    .O(\picorv32/pcpi_mul/n0110 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0110_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [45]),
    .I2(\picorv32/pcpi_mul/rs2 [45]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [50]),
    .I3(\picorv32/pcpi_mul/rd [49]),
    .I4(\picorv32/pcpi_mul/rs2 [49]),
    .I5(\picorv32/pcpi_mul/rs2 [50]),
    .O(\picorv32/pcpi_mul/n0109 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0109_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [49]),
    .I2(\picorv32/pcpi_mul/rs2 [49]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [54]),
    .I3(\picorv32/pcpi_mul/rd [53]),
    .I4(\picorv32/pcpi_mul/rs2 [53]),
    .I5(\picorv32/pcpi_mul/rs2 [54]),
    .O(\picorv32/pcpi_mul/n0108 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0108_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [53]),
    .I2(\picorv32/pcpi_mul/rs2 [53]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [58]),
    .I3(\picorv32/pcpi_mul/rd [57]),
    .I4(\picorv32/pcpi_mul/rs2 [57]),
    .I5(\picorv32/pcpi_mul/rs2 [58]),
    .O(\picorv32/pcpi_mul/n0107 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0107_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [57]),
    .I2(\picorv32/pcpi_mul/rs2 [57]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0117_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [16]),
    .I1(\picorv32/pcpi_mul/rdx[16] ),
    .I2(\picorv32/pcpi_mul/rd [17]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [17]),
    .I5(\picorv32/pcpi_mul/rs2 [16]),
    .O(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0117_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [17]),
    .I1(\picorv32/pcpi_mul/rs2 [17]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[16] ),
    .I4(\picorv32/pcpi_mul/rs2 [16]),
    .I5(\picorv32/pcpi_mul/rd [16]),
    .O(\picorv32/pcpi_mul/Madd_n0117_lut<0>1_6865 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0117_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [16]),
    .I2(\picorv32/pcpi_mul/rd [16]),
    .I3(\picorv32/pcpi_mul/rdx[16] ),
    .O(\picorv32/pcpi_mul/Madd_n0117_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0119_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [8]),
    .I1(\picorv32/pcpi_mul/rdx[8] ),
    .I2(\picorv32/pcpi_mul/rd [9]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [9]),
    .I5(\picorv32/pcpi_mul/rs2 [8]),
    .O(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0119_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [9]),
    .I1(\picorv32/pcpi_mul/rs2 [9]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[8] ),
    .I4(\picorv32/pcpi_mul/rs2 [8]),
    .I5(\picorv32/pcpi_mul/rd [8]),
    .O(\picorv32/pcpi_mul/Madd_n0119_lut<0>1_6861 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0119_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [8]),
    .I2(\picorv32/pcpi_mul/rd [8]),
    .I3(\picorv32/pcpi_mul/rdx[8] ),
    .O(\picorv32/pcpi_mul/Madd_n0119_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0107_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [56]),
    .I1(\picorv32/pcpi_mul/rdx[56] ),
    .I2(\picorv32/pcpi_mul/rd [57]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [57]),
    .I5(\picorv32/pcpi_mul/rs2 [56]),
    .O(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0107_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [57]),
    .I1(\picorv32/pcpi_mul/rs2 [57]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[56] ),
    .I4(\picorv32/pcpi_mul/rs2 [56]),
    .I5(\picorv32/pcpi_mul/rd [56]),
    .O(\picorv32/pcpi_mul/Madd_n0107_lut<0>1_6825 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0107_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [56]),
    .I2(\picorv32/pcpi_mul/rd [56]),
    .I3(\picorv32/pcpi_mul/rdx[56] ),
    .O(\picorv32/pcpi_mul/Madd_n0107_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0108_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [52]),
    .I1(\picorv32/pcpi_mul/rdx[52] ),
    .I2(\picorv32/pcpi_mul/rd [53]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [53]),
    .I5(\picorv32/pcpi_mul/rs2 [52]),
    .O(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0108_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [53]),
    .I1(\picorv32/pcpi_mul/rs2 [53]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[52] ),
    .I4(\picorv32/pcpi_mul/rs2 [52]),
    .I5(\picorv32/pcpi_mul/rd [52]),
    .O(\picorv32/pcpi_mul/Madd_n0108_lut<0>1_6817 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0108_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [52]),
    .I2(\picorv32/pcpi_mul/rd [52]),
    .I3(\picorv32/pcpi_mul/rdx[52] ),
    .O(\picorv32/pcpi_mul/Madd_n0108_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0120_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [4]),
    .I1(\picorv32/pcpi_mul/rdx[4] ),
    .I2(\picorv32/pcpi_mul/rd [5]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [5]),
    .I5(\picorv32/pcpi_mul/rs2 [4]),
    .O(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0120_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [5]),
    .I1(\picorv32/pcpi_mul/rs2 [5]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[4] ),
    .I4(\picorv32/pcpi_mul/rs2 [4]),
    .I5(\picorv32/pcpi_mul/rd [4]),
    .O(\picorv32/pcpi_mul/Madd_n0120_lut<0>1_6869 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0120_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [4]),
    .I2(\picorv32/pcpi_mul/rd [4]),
    .I3(\picorv32/pcpi_mul/rdx[4] ),
    .O(\picorv32/pcpi_mul/Madd_n0120_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0109_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [48]),
    .I1(\picorv32/pcpi_mul/rdx[48] ),
    .I2(\picorv32/pcpi_mul/rd [49]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [49]),
    .I5(\picorv32/pcpi_mul/rs2 [48]),
    .O(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0109_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [49]),
    .I1(\picorv32/pcpi_mul/rs2 [49]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[48] ),
    .I4(\picorv32/pcpi_mul/rs2 [48]),
    .I5(\picorv32/pcpi_mul/rd [48]),
    .O(\picorv32/pcpi_mul/Madd_n0109_lut<0>1_6821 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0109_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [48]),
    .I2(\picorv32/pcpi_mul/rd [48]),
    .I3(\picorv32/pcpi_mul/rdx[48] ),
    .O(\picorv32/pcpi_mul/Madd_n0109_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0118_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [12]),
    .I1(\picorv32/pcpi_mul/rdx[12] ),
    .I2(\picorv32/pcpi_mul/rd [13]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [13]),
    .I5(\picorv32/pcpi_mul/rs2 [12]),
    .O(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0118_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [13]),
    .I1(\picorv32/pcpi_mul/rs2 [13]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[12] ),
    .I4(\picorv32/pcpi_mul/rs2 [12]),
    .I5(\picorv32/pcpi_mul/rd [12]),
    .O(\picorv32/pcpi_mul/Madd_n0118_lut<0>1_6857 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0118_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [12]),
    .I2(\picorv32/pcpi_mul/rd [12]),
    .I3(\picorv32/pcpi_mul/rdx[12] ),
    .O(\picorv32/pcpi_mul/Madd_n0118_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0110_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [44]),
    .I1(\picorv32/pcpi_mul/rdx[44] ),
    .I2(\picorv32/pcpi_mul/rd [45]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [45]),
    .I5(\picorv32/pcpi_mul/rs2 [44]),
    .O(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0110_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [45]),
    .I1(\picorv32/pcpi_mul/rs2 [45]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[44] ),
    .I4(\picorv32/pcpi_mul/rs2 [44]),
    .I5(\picorv32/pcpi_mul/rd [44]),
    .O(\picorv32/pcpi_mul/Madd_n0110_lut<0>1_6829 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0110_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [44]),
    .I2(\picorv32/pcpi_mul/rd [44]),
    .I3(\picorv32/pcpi_mul/rdx[44] ),
    .O(\picorv32/pcpi_mul/Madd_n0110_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0111_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [40]),
    .I1(\picorv32/pcpi_mul/rdx[40] ),
    .I2(\picorv32/pcpi_mul/rd [41]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [41]),
    .I5(\picorv32/pcpi_mul/rs2 [40]),
    .O(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0111_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [41]),
    .I1(\picorv32/pcpi_mul/rs2 [41]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[40] ),
    .I4(\picorv32/pcpi_mul/rs2 [40]),
    .I5(\picorv32/pcpi_mul/rd [40]),
    .O(\picorv32/pcpi_mul/Madd_n0111_lut<0>1_6833 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0111_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [40]),
    .I2(\picorv32/pcpi_mul/rd [40]),
    .I3(\picorv32/pcpi_mul/rdx[40] ),
    .O(\picorv32/pcpi_mul/Madd_n0111_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0112_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [36]),
    .I1(\picorv32/pcpi_mul/rdx[36] ),
    .I2(\picorv32/pcpi_mul/rd [37]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [37]),
    .I5(\picorv32/pcpi_mul/rs2 [36]),
    .O(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0112_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [37]),
    .I1(\picorv32/pcpi_mul/rs2 [37]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[36] ),
    .I4(\picorv32/pcpi_mul/rs2 [36]),
    .I5(\picorv32/pcpi_mul/rd [36]),
    .O(\picorv32/pcpi_mul/Madd_n0112_lut<0>1_6845 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0112_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [36]),
    .I2(\picorv32/pcpi_mul/rd [36]),
    .I3(\picorv32/pcpi_mul/rdx[36] ),
    .O(\picorv32/pcpi_mul/Madd_n0112_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0113_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [32]),
    .I1(\picorv32/pcpi_mul/rdx[32] ),
    .I2(\picorv32/pcpi_mul/rd [33]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [33]),
    .I5(\picorv32/pcpi_mul/rs2 [32]),
    .O(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0113_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [33]),
    .I1(\picorv32/pcpi_mul/rs2 [33]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[32] ),
    .I4(\picorv32/pcpi_mul/rs2 [32]),
    .I5(\picorv32/pcpi_mul/rd [32]),
    .O(\picorv32/pcpi_mul/Madd_n0113_lut<0>1_6837 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0113_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [32]),
    .I2(\picorv32/pcpi_mul/rd [32]),
    .I3(\picorv32/pcpi_mul/rdx[32] ),
    .O(\picorv32/pcpi_mul/Madd_n0113_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0114_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [28]),
    .I1(\picorv32/pcpi_mul/rdx[28] ),
    .I2(\picorv32/pcpi_mul/rd [29]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [29]),
    .I5(\picorv32/pcpi_mul/rs2 [28]),
    .O(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0114_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [29]),
    .I1(\picorv32/pcpi_mul/rs2 [29]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[28] ),
    .I4(\picorv32/pcpi_mul/rs2 [28]),
    .I5(\picorv32/pcpi_mul/rd [28]),
    .O(\picorv32/pcpi_mul/Madd_n0114_lut<0>1_6841 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0114_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [28]),
    .I2(\picorv32/pcpi_mul/rd [28]),
    .I3(\picorv32/pcpi_mul/rdx[28] ),
    .O(\picorv32/pcpi_mul/Madd_n0114_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0115_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [24]),
    .I1(\picorv32/pcpi_mul/rdx[24] ),
    .I2(\picorv32/pcpi_mul/rd [25]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [25]),
    .I5(\picorv32/pcpi_mul/rs2 [24]),
    .O(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0115_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [25]),
    .I1(\picorv32/pcpi_mul/rs2 [25]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[24] ),
    .I4(\picorv32/pcpi_mul/rs2 [24]),
    .I5(\picorv32/pcpi_mul/rd [24]),
    .O(\picorv32/pcpi_mul/Madd_n0115_lut<0>1_6849 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0115_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [24]),
    .I2(\picorv32/pcpi_mul/rd [24]),
    .I3(\picorv32/pcpi_mul/rdx[24] ),
    .O(\picorv32/pcpi_mul/Madd_n0115_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0116_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [20]),
    .I1(\picorv32/pcpi_mul/rdx[20] ),
    .I2(\picorv32/pcpi_mul/rd [21]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [21]),
    .I5(\picorv32/pcpi_mul/rs2 [20]),
    .O(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0116_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [21]),
    .I1(\picorv32/pcpi_mul/rs2 [21]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[20] ),
    .I4(\picorv32/pcpi_mul/rs2 [20]),
    .I5(\picorv32/pcpi_mul/rd [20]),
    .O(\picorv32/pcpi_mul/Madd_n0116_lut<0>1_6853 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0116_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [20]),
    .I2(\picorv32/pcpi_mul/rd [20]),
    .I3(\picorv32/pcpi_mul/rdx[20] ),
    .O(\picorv32/pcpi_mul/Madd_n0116_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h9995955595559555 ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>31  (
    .I0(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 ),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rd [1]),
    .I3(\picorv32/pcpi_mul/rs2 [1]),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .I5(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/n0121 [2])
  );
  LUT6 #(
    .INIT ( 64'h4440400040004000 ))
  \picorv32/pcpi_mul/Madd_n0121_cy<0>31  (
    .I0(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 ),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rd [1]),
    .I3(\picorv32/pcpi_mul/rs2 [1]),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .I5(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<4>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [4]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_counter [2]),
    .I4(\picorv32/pcpi_mul/mul_counter [3]),
    .I5(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_mul/Mcount_mul_counter_cy<4>11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/mul_counter [2]),
    .I2(\picorv32/pcpi_mul/mul_counter [0]),
    .I3(\picorv32/pcpi_mul/mul_counter [3]),
    .I4(\picorv32/pcpi_mul/mul_counter [4]),
    .I5(\picorv32/pcpi_mul/mul_counter [1]),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<3>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [3]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_counter [2]),
    .I4(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter3 )
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>211  (
    .I0(\picorv32/pcpi_mul/rd [2]),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rs2 [2]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 )
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<2>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [2]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter2 )
  );
  LUT5 #(
    .INIT ( 32'h9666AAAA ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [1]),
    .I1(\picorv32/pcpi_mul/rs2 [1]),
    .I2(\picorv32/pcpi_mul/rs2 [0]),
    .I3(\picorv32/pcpi_mul/rd [0]),
    .I4(\picorv32/pcpi_mul/rs1 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut<0>1_6872 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rd [0]),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut [0])
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<1>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [0]),
    .I1(\picorv32/pcpi_mul/mul_counter [1]),
    .I2(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter1 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<0>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [0]),
    .I1(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/pcpi_mul/Mmux_mul_counter[6]_GND_3_o_MUX_1186_o11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/mul_counter [6]),
    .O(\picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1186_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT110  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [1]),
    .I2(\picorv32/reg_op1_0 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT210  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [11]),
    .I2(\picorv32/reg_op1_10 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT310  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [12]),
    .I2(\picorv32/reg_op1_11 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT410  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [13]),
    .I2(\picorv32/reg_op1_12 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT510  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [14]),
    .I2(\picorv32/reg_op1_13 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT65  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [15]),
    .I2(\picorv32/reg_op1_14 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT71  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [16]),
    .I2(\picorv32/reg_op1_15 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT81  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [17]),
    .I2(\picorv32/reg_op1_16 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT91  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [18]),
    .I2(\picorv32/reg_op1_17 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT101  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [19]),
    .I2(\picorv32/reg_op1_18 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT111  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [20]),
    .I2(\picorv32/reg_op1_19 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT121  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [2]),
    .I2(\picorv32/reg_op1_1 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT131  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [21]),
    .I2(\picorv32/reg_op1_20 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT141  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [22]),
    .I2(\picorv32/reg_op1_21 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT151  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [23]),
    .I2(\picorv32/reg_op1_22 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT161  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [24]),
    .I2(\picorv32/reg_op1_23 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT171  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [25]),
    .I2(\picorv32/reg_op1_24 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT181  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [26]),
    .I2(\picorv32/reg_op1_25 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT191  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [27]),
    .I2(\picorv32/reg_op1_26 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT201  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [28]),
    .I2(\picorv32/reg_op1_27 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT211  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [29]),
    .I2(\picorv32/reg_op1_28 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT221  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [30]),
    .I2(\picorv32/reg_op1_29 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT231  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [3]),
    .I2(\picorv32/reg_op1_2 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT241  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [31]),
    .I2(\picorv32/reg_op1_30 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT251  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [32]),
    .I2(\picorv32/reg_op1_31 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT341  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [4]),
    .I2(\picorv32/reg_op1_3 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT451  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [5]),
    .I2(\picorv32/reg_op1_4 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT561  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [6]),
    .I2(\picorv32/reg_op1_5 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT611  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [7]),
    .I2(\picorv32/reg_op1_6 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT621  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [8]),
    .I2(\picorv32/reg_op1_7 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT631  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [9]),
    .I2(\picorv32/reg_op1_8 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT641  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs1 [10]),
    .I2(\picorv32/reg_op1_9 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT110  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op2_0_5505 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT210  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [9]),
    .I2(\picorv32/reg_op2_10_6046 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT310  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [10]),
    .I2(\picorv32/reg_op2_11_6047 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT410  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [11]),
    .I2(\picorv32/reg_op2_12_6048 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT510  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [12]),
    .I2(\picorv32/reg_op2_13_6049 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT65  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [13]),
    .I2(\picorv32/reg_op2_14_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT71  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [14]),
    .I2(\picorv32/reg_op2_15_6051 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT81  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [15]),
    .I2(\picorv32/reg_op2_16_6052 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT91  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [16]),
    .I2(\picorv32/reg_op2_17_6053 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT101  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [17]),
    .I2(\picorv32/reg_op2_18_6054 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT111  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [18]),
    .I2(\picorv32/reg_op2_19_6055 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT121  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [0]),
    .I2(\picorv32/reg_op2_1_5506 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT131  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [19]),
    .I2(\picorv32/reg_op2_20_6056 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT141  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [20]),
    .I2(\picorv32/reg_op2_21_6057 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT151  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [21]),
    .I2(\picorv32/reg_op2_22_6058 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT161  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [22]),
    .I2(\picorv32/reg_op2_23_6059 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT171  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [23]),
    .I2(\picorv32/reg_op2_24_6060 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT181  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [24]),
    .I2(\picorv32/reg_op2_25_6061 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT191  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [25]),
    .I2(\picorv32/reg_op2_26_6062 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT201  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [26]),
    .I2(\picorv32/reg_op2_27_6063 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT211  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [27]),
    .I2(\picorv32/reg_op2_28_6064 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT221  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [28]),
    .I2(\picorv32/reg_op2_29_6065 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT231  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [1]),
    .I2(\picorv32/reg_op2_2_5507 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT241  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [29]),
    .I2(\picorv32/reg_op2_30_6066 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT251  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [30]),
    .I2(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT341  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [2]),
    .I2(\picorv32/reg_op2_3_5508 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT451  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [3]),
    .I2(\picorv32/reg_op2_4_5509 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT561  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [4]),
    .I2(\picorv32/reg_op2_5_5510 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT611  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [5]),
    .I2(\picorv32/reg_op2_6_5511 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT621  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [6]),
    .I2(\picorv32/reg_op2_7_5512 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT631  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [7]),
    .I2(\picorv32/reg_op2_8_6044 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT641  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [8]),
    .I2(\picorv32/reg_op2_9_6045 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/pcpi_mul/out11  (
    .I0(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I1(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .O(\picorv32/pcpi_mul/instr_any_mulh )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/pcpi_mul/out1  (
    .I0(\picorv32/pcpi_mul/instr_mul_7095 ),
    .I1(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .O(\picorv32/pcpi_mul/instr_any_mul )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o<14>1  (
    .I0(\picorv32/pcpi_insn[12] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[14] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[12] ),
    .I2(\picorv32/pcpi_insn[13] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/_n03301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/pcpi_mul/_n0330 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/mul_finish_resetn_AND_651_o1  (
    .I0(\picorv32/pcpi_mul/mul_finish_7305 ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/pcpi_mul/pcpi_wr_rstpot )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o1  (
    .I0(\picorv32/reg_op2_31_6067 ),
    .I1(\picorv32/pcpi_div/instr_rem_7856 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .O(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o1  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/pcpi_div/instr_rem_7856 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .O(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/_n0164_inv1  (
    .I0(\picorv32/pcpi_div/Mcompar_n0050_cy [21]),
    .I1(sys_rst_INV_439_o_2308),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .O(\picorv32/pcpi_div/_n0164_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0>1  (
    .I0(\picorv32/pcpi_div/quotient [0]),
    .I1(\picorv32/pcpi_div/quotient_msk [0]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1>1  (
    .I0(\picorv32/pcpi_div/quotient [1]),
    .I1(\picorv32/pcpi_div/quotient_msk [1]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2>1  (
    .I0(\picorv32/pcpi_div/quotient [2]),
    .I1(\picorv32/pcpi_div/quotient_msk [2]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3>1  (
    .I0(\picorv32/pcpi_div/quotient [3]),
    .I1(\picorv32/pcpi_div/quotient_msk [3]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4>1  (
    .I0(\picorv32/pcpi_div/quotient [4]),
    .I1(\picorv32/pcpi_div/quotient_msk [4]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5>1  (
    .I0(\picorv32/pcpi_div/quotient [5]),
    .I1(\picorv32/pcpi_div/quotient_msk [5]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6>1  (
    .I0(\picorv32/pcpi_div/quotient [6]),
    .I1(\picorv32/pcpi_div/quotient_msk [6]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7>1  (
    .I0(\picorv32/pcpi_div/quotient [7]),
    .I1(\picorv32/pcpi_div/quotient_msk [7]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8>1  (
    .I0(\picorv32/pcpi_div/quotient [8]),
    .I1(\picorv32/pcpi_div/quotient_msk [8]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9>1  (
    .I0(\picorv32/pcpi_div/quotient [9]),
    .I1(\picorv32/pcpi_div/quotient_msk [9]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10>1  (
    .I0(\picorv32/pcpi_div/quotient [10]),
    .I1(\picorv32/pcpi_div/quotient_msk [10]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11>1  (
    .I0(\picorv32/pcpi_div/quotient [11]),
    .I1(\picorv32/pcpi_div/quotient_msk [11]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12>1  (
    .I0(\picorv32/pcpi_div/quotient [12]),
    .I1(\picorv32/pcpi_div/quotient_msk [12]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13>1  (
    .I0(\picorv32/pcpi_div/quotient [13]),
    .I1(\picorv32/pcpi_div/quotient_msk [13]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14>1  (
    .I0(\picorv32/pcpi_div/quotient [14]),
    .I1(\picorv32/pcpi_div/quotient_msk [14]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15>1  (
    .I0(\picorv32/pcpi_div/quotient [15]),
    .I1(\picorv32/pcpi_div/quotient_msk [15]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16>1  (
    .I0(\picorv32/pcpi_div/quotient [16]),
    .I1(\picorv32/pcpi_div/quotient_msk [16]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17>1  (
    .I0(\picorv32/pcpi_div/quotient [17]),
    .I1(\picorv32/pcpi_div/quotient_msk [17]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18>1  (
    .I0(\picorv32/pcpi_div/quotient [18]),
    .I1(\picorv32/pcpi_div/quotient_msk [18]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19>1  (
    .I0(\picorv32/pcpi_div/quotient [19]),
    .I1(\picorv32/pcpi_div/quotient_msk [19]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20>1  (
    .I0(\picorv32/pcpi_div/quotient [20]),
    .I1(\picorv32/pcpi_div/quotient_msk [20]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21>1  (
    .I0(\picorv32/pcpi_div/quotient [21]),
    .I1(\picorv32/pcpi_div/quotient_msk [21]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22>1  (
    .I0(\picorv32/pcpi_div/quotient [22]),
    .I1(\picorv32/pcpi_div/quotient_msk [22]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23>1  (
    .I0(\picorv32/pcpi_div/quotient [23]),
    .I1(\picorv32/pcpi_div/quotient_msk [23]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24>1  (
    .I0(\picorv32/pcpi_div/quotient [24]),
    .I1(\picorv32/pcpi_div/quotient_msk [24]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25>1  (
    .I0(\picorv32/pcpi_div/quotient [25]),
    .I1(\picorv32/pcpi_div/quotient_msk [25]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26>1  (
    .I0(\picorv32/pcpi_div/quotient [26]),
    .I1(\picorv32/pcpi_div/quotient_msk [26]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27>1  (
    .I0(\picorv32/pcpi_div/quotient [27]),
    .I1(\picorv32/pcpi_div/quotient_msk [27]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28>1  (
    .I0(\picorv32/pcpi_div/quotient [28]),
    .I1(\picorv32/pcpi_div/quotient_msk [28]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29>1  (
    .I0(\picorv32/pcpi_div/quotient [29]),
    .I1(\picorv32/pcpi_div/quotient_msk [29]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30>1  (
    .I0(\picorv32/pcpi_div/quotient [30]),
    .I1(\picorv32/pcpi_div/quotient_msk [30]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31>1  (
    .I0(\picorv32/pcpi_div/quotient [31]),
    .I1(\picorv32/pcpi_div/quotient_msk [31]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/pcpi_div/start1  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .O(\picorv32/pcpi_div/start )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o<14>1  (
    .I0(\picorv32/pcpi_insn[12] ),
    .I1(\picorv32/pcpi_insn[14] ),
    .I2(\picorv32/pcpi_insn[13] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o<14>1  (
    .I0(\picorv32/pcpi_insn[13] ),
    .I1(\picorv32/pcpi_insn[12] ),
    .I2(\picorv32/pcpi_insn[14] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_8021)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_pll_lckd),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_por[1]),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_8022)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_8021),
    .I1(xilinxasyncresetsynchronizerimpl12_8022),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<7>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>  (
    .I0(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface5_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I5(N0),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>1  (
    .I0(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .O(\basesoc_csrcon_dat_r<3>1_8024 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \basesoc_csrcon_dat_r<3>2  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I2(memadr_1[1]),
    .I3(memadr_1[0]),
    .I4(memadr_1[2]),
    .I5(basesoc_csrbankarray_sel_r_883),
    .O(\basesoc_csrcon_dat_r<3>2_8025 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<3>3  (
    .I0(\basesoc_csrcon_dat_r<3>1_8024 ),
    .I1(\basesoc_csrcon_dat_r<3>2_8025 ),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1251_inv_SW0 (
    .I0(crg_por[4]),
    .I1(crg_por[1]),
    .I2(crg_por[10]),
    .I3(crg_por[0]),
    .I4(crg_por[2]),
    .I5(crg_por[3]),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1251_inv (
    .I0(crg_por[7]),
    .I1(crg_por[6]),
    .I2(crg_por[9]),
    .I3(crg_por[8]),
    .I4(crg_por[5]),
    .I5(N234),
    .O(n1251_inv_2960)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_883),
    .I1(memadr_1[1]),
    .I2(memadr_1[0]),
    .I3(memadr_1[2]),
    .I4(N42),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_883),
    .I1(memadr_1[1]),
    .I2(memadr_1[2]),
    .I3(memadr_1[0]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I5(N61),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_8029 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_883),
    .I1(memadr_1[0]),
    .I2(memadr_1[2]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_8030 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_8029 ),
    .I1(\basesoc_csrcon_dat_r<1>2_8030 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>1  (
    .I0(waittimer3_count[1]),
    .I1(waittimer3_count[0]),
    .I2(waittimer3_count[2]),
    .I3(waittimer3_count[3]),
    .I4(waittimer3_count[4]),
    .I5(waittimer3_count[5]),
    .O(waittimer3_done_11[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>2  (
    .I0(waittimer3_count[7]),
    .I1(waittimer3_count[6]),
    .I2(waittimer3_count[8]),
    .I3(waittimer3_count[9]),
    .I4(waittimer3_count[10]),
    .I5(waittimer3_count[11]),
    .O(\waittimer3_done<19>1_8032 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>3  (
    .I0(waittimer3_count[13]),
    .I1(waittimer3_count[12]),
    .I2(waittimer3_count[14]),
    .I3(waittimer3_count[15]),
    .I4(waittimer3_count[16]),
    .I5(waittimer3_count[17]),
    .O(\waittimer3_done<19>2_8033 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer3_done<19>4  (
    .I0(\waittimer3_done<19>2_8033 ),
    .I1(waittimer3_done_11[19]),
    .I2(waittimer3_count[19]),
    .I3(waittimer3_count[18]),
    .I4(\waittimer3_done<19>1_8032 ),
    .O(waittimer3_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>1  (
    .I0(waittimer2_count[1]),
    .I1(waittimer2_count[0]),
    .I2(waittimer2_count[2]),
    .I3(waittimer2_count[3]),
    .I4(waittimer2_count[4]),
    .I5(waittimer2_count[5]),
    .O(waittimer2_done_12[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>2  (
    .I0(waittimer2_count[7]),
    .I1(waittimer2_count[6]),
    .I2(waittimer2_count[8]),
    .I3(waittimer2_count[9]),
    .I4(waittimer2_count[10]),
    .I5(waittimer2_count[11]),
    .O(\waittimer2_done<19>1_8035 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>3  (
    .I0(waittimer2_count[13]),
    .I1(waittimer2_count[12]),
    .I2(waittimer2_count[14]),
    .I3(waittimer2_count[15]),
    .I4(waittimer2_count[16]),
    .I5(waittimer2_count[17]),
    .O(\waittimer2_done<19>2_8036 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer2_done<19>4  (
    .I0(\waittimer2_done<19>2_8036 ),
    .I1(waittimer2_done_12[19]),
    .I2(waittimer2_count[19]),
    .I3(waittimer2_count[18]),
    .I4(\waittimer2_done<19>1_8035 ),
    .O(waittimer2_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>1  (
    .I0(waittimer1_count[1]),
    .I1(waittimer1_count[0]),
    .I2(waittimer1_count[2]),
    .I3(waittimer1_count[3]),
    .I4(waittimer1_count[4]),
    .I5(waittimer1_count[5]),
    .O(waittimer1_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>2  (
    .I0(waittimer1_count[7]),
    .I1(waittimer1_count[6]),
    .I2(waittimer1_count[8]),
    .I3(waittimer1_count[9]),
    .I4(waittimer1_count[10]),
    .I5(waittimer1_count[11]),
    .O(\waittimer1_done<19>1_8038 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>3  (
    .I0(waittimer1_count[13]),
    .I1(waittimer1_count[12]),
    .I2(waittimer1_count[14]),
    .I3(waittimer1_count[15]),
    .I4(waittimer1_count[16]),
    .I5(waittimer1_count[17]),
    .O(\waittimer1_done<19>2_8039 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer1_done<19>4  (
    .I0(\waittimer1_done<19>2_8039 ),
    .I1(waittimer1_done_13[19]),
    .I2(waittimer1_count[19]),
    .I3(waittimer1_count[18]),
    .I4(\waittimer1_done<19>1_8038 ),
    .O(waittimer1_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>1  (
    .I0(waittimer0_count[1]),
    .I1(waittimer0_count[0]),
    .I2(waittimer0_count[2]),
    .I3(waittimer0_count[3]),
    .I4(waittimer0_count[4]),
    .I5(waittimer0_count[5]),
    .O(waittimer0_done_14[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>2  (
    .I0(waittimer0_count[7]),
    .I1(waittimer0_count[6]),
    .I2(waittimer0_count[8]),
    .I3(waittimer0_count[9]),
    .I4(waittimer0_count[10]),
    .I5(waittimer0_count[11]),
    .O(\waittimer0_done<19>1_8041 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>3  (
    .I0(waittimer0_count[13]),
    .I1(waittimer0_count[12]),
    .I2(waittimer0_count[14]),
    .I3(waittimer0_count[15]),
    .I4(waittimer0_count[16]),
    .I5(waittimer0_count[17]),
    .O(\waittimer0_done<19>2_8042 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer0_done<19>4  (
    .I0(\waittimer0_done<19>2_8042 ),
    .I1(waittimer0_done_14[19]),
    .I2(waittimer0_count[19]),
    .I3(waittimer0_count[18]),
    .I4(\waittimer0_done<19>1_8041 ),
    .O(waittimer0_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>1  (
    .I0(waittimer4_count[1]),
    .I1(waittimer4_count[0]),
    .I2(waittimer4_count[2]),
    .I3(waittimer4_count[3]),
    .I4(waittimer4_count[4]),
    .I5(waittimer4_count[5]),
    .O(waittimer4_done_15[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>2  (
    .I0(waittimer4_count[7]),
    .I1(waittimer4_count[6]),
    .I2(waittimer4_count[8]),
    .I3(waittimer4_count[9]),
    .I4(waittimer4_count[10]),
    .I5(waittimer4_count[11]),
    .O(\waittimer4_done<19>1_8044 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>3  (
    .I0(waittimer4_count[13]),
    .I1(waittimer4_count[12]),
    .I2(waittimer4_count[14]),
    .I3(waittimer4_count[15]),
    .I4(waittimer4_count[16]),
    .I5(waittimer4_count[17]),
    .O(\waittimer4_done<19>2_8045 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer4_done<19>4  (
    .I0(\waittimer4_done<19>2_8045 ),
    .I1(waittimer4_done_15[19]),
    .I2(waittimer4_count[19]),
    .I3(waittimer4_count[18]),
    .I4(\waittimer4_done<19>1_8044 ),
    .O(waittimer4_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>1  (
    .I0(basesoc_timer0_value[13]),
    .I1(basesoc_timer0_value[12]),
    .I2(basesoc_timer0_value[14]),
    .I3(basesoc_timer0_value[15]),
    .I4(basesoc_timer0_value[16]),
    .I5(basesoc_timer0_value[17]),
    .O(basesoc_timer0_zero_trigger_INV_217_o_16[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>2  (
    .I0(basesoc_timer0_value[19]),
    .I1(basesoc_timer0_value[18]),
    .I2(basesoc_timer0_value[20]),
    .I3(basesoc_timer0_value[21]),
    .I4(basesoc_timer0_value[22]),
    .I5(basesoc_timer0_value[23]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>1_8047 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>3  (
    .I0(basesoc_timer0_value[1]),
    .I1(basesoc_timer0_value[0]),
    .I2(basesoc_timer0_value[2]),
    .I3(basesoc_timer0_value[3]),
    .I4(basesoc_timer0_value[4]),
    .I5(basesoc_timer0_value[5]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>2_8048 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>4  (
    .I0(basesoc_timer0_value[7]),
    .I1(basesoc_timer0_value[6]),
    .I2(basesoc_timer0_value[8]),
    .I3(basesoc_timer0_value[9]),
    .I4(basesoc_timer0_value[10]),
    .I5(basesoc_timer0_value[11]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>3_8049 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>5  (
    .I0(basesoc_timer0_value[25]),
    .I1(basesoc_timer0_value[24]),
    .I2(basesoc_timer0_value[26]),
    .I3(basesoc_timer0_value[27]),
    .I4(basesoc_timer0_value[28]),
    .I5(basesoc_timer0_value[29]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>4_8050 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>6  (
    .I0(basesoc_timer0_value[31]),
    .I1(basesoc_timer0_value[30]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>5_8051 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>7  (
    .I0(basesoc_timer0_zero_trigger_INV_217_o_16[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_217_o<31>1_8047 ),
    .I2(\basesoc_timer0_zero_trigger_INV_217_o<31>2_8048 ),
    .I3(\basesoc_timer0_zero_trigger_INV_217_o<31>3_8049 ),
    .I4(\basesoc_timer0_zero_trigger_INV_217_o<31>4_8050 ),
    .I5(\basesoc_timer0_zero_trigger_INV_217_o<31>5_8051 ),
    .O(basesoc_timer0_zero_trigger_INV_217_o)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT12 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_16_1791),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_8053 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_value_status[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14_8054 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_timer0_zero_pending_1627),
    .I2(basesoc_timer0_value_status[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_timer0_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15_8055 )
  );
  LUT6 #(
    .INIT ( 64'h1555145405450444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_zero_trigger_INV_217_o),
    .I4(basesoc_timer0_en_storage_full_1580),
    .I5(basesoc_timer0_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16_8056 )
  );
  LUT5 #(
    .INIT ( 32'h55554440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT18  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14_8054 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16_8056 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15_8055 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_8053 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17_8057 )
  );
  LUT4 #(
    .INIT ( 16'hA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT19  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17_8057 ),
    .I2(basesoc_timer0_eventmanager_storage_full_1581),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[15]),
    .I2(basesoc_timer0_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[31]),
    .I4(basesoc_timer0_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81_8059 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT86  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_23_1784),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_8061 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT87  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_8061 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT84 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81_8059 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[14]),
    .I2(basesoc_timer0_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[30]),
    .I4(basesoc_timer0_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71_8063 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT76  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_22_1785),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_8065 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT77  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_8065 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT74 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71_8063 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[13]),
    .I2(basesoc_timer0_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[29]),
    .I4(basesoc_timer0_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61_8067 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[5]),
    .I4(basesoc_timer0_reload_storage_full_21_1818),
    .I5(basesoc_timer0_load_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62_8068 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_13_1794),
    .I4(basesoc_timer0_reload_storage_full_13_1826),
    .I5(basesoc_timer0_reload_storage_full_29_1810),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63_8069 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT66  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_21_1786),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65_8071 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT67  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65_8071 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64_8070 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61_8067 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[12]),
    .I2(basesoc_timer0_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[28]),
    .I4(basesoc_timer0_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51_8073 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[4]),
    .I4(basesoc_timer0_reload_storage_full_20_1819),
    .I5(basesoc_timer0_load_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52_8074 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_12_1795),
    .I4(basesoc_timer0_reload_storage_full_12_1827),
    .I5(basesoc_timer0_reload_storage_full_28_1811),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53_8075 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT56  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_20_1787),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55_8077 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT57  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55_8077 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54_8076 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51_8073 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[11]),
    .I2(basesoc_timer0_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[27]),
    .I4(basesoc_timer0_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41_8079 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[3]),
    .I4(basesoc_timer0_reload_storage_full_19_1820),
    .I5(basesoc_timer0_load_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42_8080 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_11_1796),
    .I4(basesoc_timer0_reload_storage_full_11_1828),
    .I5(basesoc_timer0_reload_storage_full_27_1812),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43_8081 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT46  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_19_1788),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45_8083 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT47  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45_8083 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44_8082 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41_8079 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[10]),
    .I2(basesoc_timer0_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[26]),
    .I4(basesoc_timer0_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31_8085 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[2]),
    .I4(basesoc_timer0_reload_storage_full_18_1821),
    .I5(basesoc_timer0_load_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT32_8086 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_10_1797),
    .I4(basesoc_timer0_reload_storage_full_10_1829),
    .I5(basesoc_timer0_reload_storage_full_26_1813),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT33_8087 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT36  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_18_1789),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_8089 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT37  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_8089 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT34_8088 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31_8085 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[9]),
    .I2(basesoc_timer0_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[25]),
    .I4(basesoc_timer0_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21_8091 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[1]),
    .I4(basesoc_timer0_reload_storage_full_17_1822),
    .I5(basesoc_timer0_load_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT22_8092 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_9_1798),
    .I4(basesoc_timer0_reload_storage_full_9_1830),
    .I5(basesoc_timer0_reload_storage_full_25_1814),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT23_8093 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT26  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_17_1790),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_8095 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT27  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_8095 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT24_8094 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21_8091 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_29_1528),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_13_1538),
    .I5(basesoc_ctrl_bus_errors[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_5_1607),
    .I3(basesoc_ctrl_storage_full_21_1599),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61_8097 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63_8099 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT65  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62_8098 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63_8099 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_28_1597),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_12_1603),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_4_1608),
    .I3(basesoc_ctrl_storage_full_20_1600),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51_8101 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53_8103 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT55  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52_8102 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53_8103 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_27_1529),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_11_1539),
    .I5(basesoc_ctrl_bus_errors[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_3_1609),
    .I3(basesoc_ctrl_storage_full_19_1534),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41_8105 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[19]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43_8107 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT45  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42_8106 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43_8107 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_26_1530),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_10_1604),
    .I5(basesoc_ctrl_bus_errors[26]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_2_1542),
    .I3(basesoc_ctrl_storage_full_18_1601),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT31_8109 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT33_8111 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT35  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT32_8110 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT33_8111 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_25_1598),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_9_1605),
    .I5(basesoc_ctrl_bus_errors[25]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_1_1543),
    .I3(basesoc_ctrl_storage_full_17_1535),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT21_8113 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[17]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT23_8115 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT25  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT22_8114 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT23_8115 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702  (
    .I0(_n71241_FRB_4345),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702_8116 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703  (
    .I0(\_n7139<5>2_FRB_4323 ),
    .I1(basesoc_sdram_phaseinjector0_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703_8117 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704  (
    .I0(basesoc_sdram_bandwidth_nreads_status[22]),
    .I1(\_n7184<5>1_FRB_4363 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704_8118 )
  );
  LUT6 #(
    .INIT ( 64'h0000ACAF0000ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705  (
    .I0(basesoc_sdram_bandwidth_nreads_status[14]),
    .I1(basesoc_sdram_bandwidth_nreads_status[6]),
    .I2(\_n7187<5>1_FRB_4361 ),
    .I3(\_n7190<5>1_FRB_4337 ),
    .I4(\_n7184<5>1_FRB_4363 ),
    .I5(_n7202),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705_8119 )
  );
  LUT6 #(
    .INIT ( 64'hAACF0000AAC00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753),
    .I2(_n7160),
    .I3(_n7157),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7013 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT522  (
    .I0(_n7151),
    .I1(_n7118),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715),
    .I3(_n7121),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT521 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT524  (
    .I0(\_n7133<5>1_FRB_4342 ),
    .I1(\_n7136<5>1_FRB_4335 ),
    .I2(basesoc_sdram_phaseinjector0_status[4]),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(basesoc_sdram_phaseinjector0_status[12]),
    .I5(basesoc_sdram_phaseinjector0_status[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT523 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0CCF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT525  (
    .I0(basesoc_sdram_bandwidth_nreads_status[20]),
    .I1(basesoc_sdram_bandwidth_nreads_status[4]),
    .I2(basesoc_sdram_bandwidth_nreads_status[12]),
    .I3(\_n7187<5>1_FRB_4361 ),
    .I4(\_n7190<5>1_FRB_4337 ),
    .I5(\_n7184<5>1_FRB_4363 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT524_8125 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5211  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763),
    .I5(_n71601_4326),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210_8129 )
  );
  LUT6 #(
    .INIT ( 64'hAACCAAF0AACCAAFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT612  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714),
    .I3(_n7151),
    .I4(_n7118),
    .I5(_n7121),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT611 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAACCCCF0FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT614  (
    .I0(basesoc_sdram_phaseinjector0_status[21]),
    .I1(basesoc_sdram_phaseinjector0_status[13]),
    .I2(basesoc_sdram_phaseinjector0_status[5]),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(\_n7136<5>1_FRB_4335 ),
    .I5(\_n7133<5>1_FRB_4342 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT613 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0CCF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT615  (
    .I0(basesoc_sdram_bandwidth_nreads_status[21]),
    .I1(basesoc_sdram_bandwidth_nreads_status[5]),
    .I2(basesoc_sdram_bandwidth_nreads_status[13]),
    .I3(\_n7187<5>1_FRB_4361 ),
    .I4(\_n7190<5>1_FRB_4337 ),
    .I5(\_n7184<5>1_FRB_4363 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT614_8133 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762),
    .I5(_n71601_4326),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110_8137 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAAC0AAC0AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6112  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754),
    .I2(_n7160),
    .I3(_n7157),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110_8137 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT619_8136 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111_8138 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421  (
    .I0(_n7142),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT42 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4210  (
    .I0(basesoc_sdram_bandwidth_nreads_status[3]),
    .I1(\_n7190<5>1_FRB_4337 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT429 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321  (
    .I0(_n7142),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3210  (
    .I0(basesoc_sdram_bandwidth_nreads_status[2]),
    .I1(\_n7190<5>1_FRB_4337 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT329 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT221  (
    .I0(_n7142),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT22 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2215  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_9_1558),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(_n7115),
    .I3(_n7109),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT22 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_8169 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2214_8170 )
  );
  LUT6 #(
    .INIT ( 64'hA0C0A0F0A0C0A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2216  (
    .I0(basesoc_sdram_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(_n7100),
    .I4(_n7103),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2214_8170 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT78 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT782  (
    .I0(_n7151),
    .I1(_n7118),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712),
    .I3(_n7121),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781_8172 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT784  (
    .I0(\_n7133<5>1_FRB_4342 ),
    .I1(\_n7136<5>1_FRB_4335 ),
    .I2(basesoc_sdram_phaseinjector0_status[7]),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(basesoc_sdram_phaseinjector0_status[15]),
    .I5(basesoc_sdram_phaseinjector0_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT783 )
  );
  LUT6 #(
    .INIT ( 64'hCCAF0000CCA00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(\_n7193<5>1_FRB_4339 ),
    .I3(_n71121_FRB_4341),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_8175 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT785 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787_8176 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT111  (
    .I0(_n7142),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1115  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_8_1559),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(_n7115),
    .I3(_n7109),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_8186 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1114_8187 )
  );
  LUT6 #(
    .INIT ( 64'hC0A0C0F0C0A0C000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1116  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(_n7100),
    .I4(_n7103),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1114_8187 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_rx_fifo_readable_1626),
    .I4(basesoc_uart_tx_pending_1623),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_eventmanager_storage_full[0]),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21_8189 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11_SW0 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2067),
    .I1(\picorv32/mem_addr [12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\picorv32/mem_addr [11]),
    .O(N810)
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11 (
    .I0(\n0332<3>1 ),
    .I1(basesoc_sdram_bankmachine3_req_lock),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(N810),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I5(\n0417<3>1 ),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n5514_inv1_8191)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n5514_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n5514_inv1_8191),
    .O(_n5514_inv2_8192)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n5514_inv3_8193)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n5514_inv4_8194)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n5514_inv5_8195)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n5514_inv6_8196)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n5514_inv7 (
    .I0(basesoc_done),
    .I1(_n5514_inv3_8193),
    .I2(_n5514_inv4_8194),
    .I3(_n5514_inv5_8195),
    .I4(_n5514_inv6_8196),
    .I5(_n5514_inv2_8192),
    .O(_n5514_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_17[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_8198 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_8199 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[18]),
    .I1(basesoc_count[19]),
    .I2(\basesoc_done<19>1_8198 ),
    .I3(basesoc_done_17[19]),
    .I4(\basesoc_done<19>2_8199 ),
    .O(basesoc_done)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_sdram_timer_done<9>_SW0  (
    .I0(basesoc_sdram_timer_count[3]),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_timer_count[4]),
    .I3(basesoc_sdram_timer_count[9]),
    .I4(basesoc_sdram_timer_count[5]),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<9>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N106),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_549_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_547_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N1410)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_543_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N1610)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_541_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N181)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4169),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4222),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1_8205)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4085),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4155),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2_8206)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4169),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4222),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1_8207)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4085),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4155),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2_8208)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_write_available_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(N2210)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  basesoc_sdram_write_available (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(N2210),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(basesoc_sdram_write_available_4498)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_read_available_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(N241)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  basesoc_sdram_read_available (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(N241),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(basesoc_sdram_read_available_4499)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n5578_inv1_SW0 (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'h222AAAAAAAAAAAAA ))
  _n5578_inv1 (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[6]),
    .I2(dna_cnt[1]),
    .I3(N261),
    .I4(dna_cnt[5]),
    .I5(dna_cnt[4]),
    .O(_n5578_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Result<6>2_SW0  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[4]),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<6>2  (
    .I0(dna_cnt[6]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .I5(N2810),
    .O(\Result<6>2_3078 )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[3]),
    .I3(eventsourceprocess3_pending_1631),
    .I4(waittimer3_done),
    .I5(leds_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT82  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[2]),
    .I3(eventsourceprocess2_pending_1630),
    .I4(waittimer2_done),
    .I5(leds_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT62  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[1]),
    .I3(eventsourceprocess1_pending_1629),
    .I4(waittimer1_done),
    .I5(leds_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT42  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[0]),
    .I3(eventsourceprocess0_pending_1628),
    .I4(waittimer0_done),
    .I5(leds_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT22  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT101  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[4]),
    .I3(eventsourceprocess4_pending_1632),
    .I4(waittimer4_done),
    .I5(leds_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT102  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT10 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_uart_rx_pending_1624),
    .I3(memdat_3[1]),
    .I4(basesoc_uart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT42  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_rx_fifo_readable_1626),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT2_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_25_1846),
    .I2(basesoc_uart_phy_storage_full_9_1592),
    .O(N321)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT2  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[1]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_17_1612),
    .I5(N321),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT3_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_26_1845),
    .I2(basesoc_uart_phy_storage_full_10_1591),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT3  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[2]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_18_1611),
    .I5(N3410),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT4_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_27_1844),
    .I2(basesoc_uart_phy_storage_full_11_1615),
    .O(N362)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT4  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[3]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_19_1610),
    .I5(N362),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT5_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_28_1843),
    .I2(basesoc_uart_phy_storage_full_12_1614),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT5  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[4]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_20_1587),
    .I5(N381),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT6_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_29_1842),
    .I2(basesoc_uart_phy_storage_full_13_1590),
    .O(N4010)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT6  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[5]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_21_1586),
    .I5(N4010),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT7_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_30_1841),
    .I2(basesoc_uart_phy_storage_full_14_1589),
    .O(N426)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT7  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[6]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_22_1585),
    .I5(N426),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT8_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_31_1840),
    .I2(basesoc_uart_phy_storage_full_15_1588),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT8  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[7]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_23_1584),
    .I5(N44),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT81  (
    .I0(_n71121_FRB_4341),
    .I1(dna_status[31]),
    .I2(_n7121),
    .I3(dna_status[7]),
    .I4(_n7103),
    .I5(dna_status[55]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82  (
    .I0(\_n7136<5>1_FRB_4335 ),
    .I1(_n7118),
    .I2(dna_status[15]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT8 ),
    .I4(_n7148),
    .I5(_n7157),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT81_8227 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83  (
    .I0(_n71061),
    .I1(\basesoc_interface_adr[5] ),
    .I2(dna_status[47]),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT811 ),
    .I5(_n7160),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82_8228 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT84  (
    .I0(_n7109),
    .I1(dna_status[39]),
    .I2(_n7115),
    .I3(dna_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83_8229 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT85  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT81_8227 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82_8228 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83_8229 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(roundrobin0_grant_roundrobin3_grant_OR_335_o2_8230)
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  Mmux_array_muxed191_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'h9180B3A2D5C4F7E6 ))
  Mmux_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I3(N48),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4487 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h9B8ADFCE13025746 ))
  Mmux_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I3(N50),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .O(\multiplexer_state_FSM_FFd2-In1_8234 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(_n4215),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(_n4254),
    .I4(\multiplexer_state_FSM_FFd2-In1_8234 ),
    .I5(_n4529),
    .O(\multiplexer_state_FSM_FFd2-In2_8235 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \multiplexer_state_FSM_FFd1-In1_SW0  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I2(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I4(bankmachine0_state_FSM_FFd3_950),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In1  (
    .I0(_n4529),
    .I1(_n4215),
    .I2(_n4254),
    .I3(N52),
    .I4(bankmachine0_state_FSM_FFd2_949),
    .I5(bankmachine0_state_FSM_FFd1_948),
    .O(\multiplexer_state_FSM_FFd1-In1_4497 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine0_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(bankmachine0_state_FSM_FFd3_950),
    .I4(N54),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd3-In_3766 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine1_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(bankmachine1_state_FSM_FFd1_951),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(bankmachine1_state_FSM_FFd3_953),
    .I4(N56),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd3-In_3772 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine2_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(bankmachine2_state_FSM_FFd1_954),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(bankmachine2_state_FSM_FFd3_956),
    .I4(N58),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd3-In_3775 )
  );
  LUT6 #(
    .INIT ( 64'hAF45AF40FF45FF40 ))
  \bankmachine3_state_FSM_FFd3-In  (
    .I0(bankmachine3_state_FSM_FFd1_957),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(bankmachine3_state_FSM_FFd3_959),
    .I4(N60),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd3-In_3769 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available_4499),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4D4C4C4C ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd1_BRB0_9853),
    .I1(multiplexer_state_FSM_FFd1_BRB1_9854),
    .I2(multiplexer_state_FSM_FFd1_BRB2_9855),
    .I3(multiplexer_state_FSM_FFd1_BRB3_9856),
    .I4(multiplexer_state_FSM_FFd1_BRB4_9857),
    .I5(multiplexer_state_FSM_FFd1_BRB5_9858),
    .O(multiplexer_state_FSM_FFd1)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done51 (
    .I0(N655),
    .I1(N719),
    .I2(N591),
    .I3(N527),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done5_8246)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done52 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[0]),
    .O(basesoc_done51_8247)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done53 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done51_8247),
    .I3(basesoc_done5_8246),
    .I4(basesoc_sram_bus_dat_r[0]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out13)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done191 (
    .I0(N656),
    .I1(N720),
    .I2(N592),
    .I3(N528),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done19)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done192 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[1]),
    .O(basesoc_done191_8249)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done193 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done191_8249),
    .I3(basesoc_done19),
    .I4(basesoc_sram_bus_dat_r[1]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out26)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done271 (
    .I0(N657),
    .I1(N721),
    .I2(N593),
    .I3(N529),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done27_8250)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done272 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[2]),
    .O(basesoc_done271_8251)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done273 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done271_8251),
    .I3(basesoc_done27_8250),
    .I4(basesoc_sram_bus_dat_r[2]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done311 (
    .I0(N658),
    .I1(N722),
    .I2(N594),
    .I3(N530),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done31_8252)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done312 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[3]),
    .O(basesoc_done311_8253)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done313 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done311_8253),
    .I3(basesoc_done31_8252),
    .I4(basesoc_sram_bus_dat_r[3]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done91 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N537),
    .I3(N601),
    .I4(N729),
    .I5(N665),
    .O(basesoc_done9_8254)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done92 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[10]),
    .O(basesoc_done91_8255)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done93 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done9_8254),
    .I3(basesoc_done91_8255),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_done_mmx_out17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done101 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N538),
    .I3(N602),
    .I4(N730),
    .I5(N666),
    .O(basesoc_done10)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done102 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[11]),
    .O(basesoc_done101_8257)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done103 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done10),
    .I3(basesoc_done101_8257),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_done_mmx_out18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N539),
    .I3(N603),
    .I4(N731),
    .I5(N667),
    .O(basesoc_done11_8258)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done112 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[12]),
    .O(basesoc_done111_8259)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done113 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done11_8258),
    .I3(basesoc_done111_8259),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_done_mmx_out19)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N540),
    .I3(N604),
    .I4(N732),
    .I5(N668),
    .O(basesoc_done13_8260)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done132 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[13]),
    .O(basesoc_done131_8261)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done133 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done13_8260),
    .I3(basesoc_done131_8261),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_done_mmx_out20)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done27 (
    .I0(N659),
    .I1(N723),
    .I2(N595),
    .I3(N531),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done2_8262)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done210 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[4]),
    .O(basesoc_done21)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done211 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done21),
    .I3(basesoc_done2_8262),
    .I4(basesoc_sram_bus_dat_r[4]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done201 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N546),
    .I3(N610),
    .I4(N738),
    .I5(N674),
    .O(basesoc_done20)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done202 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[19]),
    .O(basesoc_done201_8265)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done203 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done201_8265),
    .I3(basesoc_done20),
    .I4(basesoc_sram_bus_dat_r[19]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out27)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done212 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N547),
    .I3(N611),
    .I4(N739),
    .I5(N675),
    .O(basesoc_done211_8266)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done213 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[20]),
    .O(basesoc_done212_8267)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done214 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done211_8266),
    .I3(basesoc_done212_8267),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_done_mmx_out28)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done221 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N548),
    .I3(N612),
    .I4(N740),
    .I5(N676),
    .O(basesoc_done22)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done222 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[21]),
    .O(basesoc_done221_8269)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done223 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done22),
    .I3(basesoc_done221_8269),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_done_mmx_out29)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done241 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N549),
    .I3(N613),
    .I4(N741),
    .I5(N677),
    .O(basesoc_done24)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done242 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[22]),
    .O(basesoc_done241_8271)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done243 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done24),
    .I3(basesoc_done241_8271),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_done_mmx_out30)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done141 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N541),
    .I3(N605),
    .I4(N733),
    .I5(N669),
    .O(basesoc_done14_8272)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done142 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[14]),
    .O(basesoc_done141_8273)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done143 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done14_8272),
    .I3(basesoc_done141_8273),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_done_mmx_out21)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done251 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N550),
    .I3(N614),
    .I4(N742),
    .I5(N678),
    .O(basesoc_done25)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done252 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[23]),
    .O(basesoc_done251_8275)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done253 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done251_8275),
    .I3(basesoc_done25),
    .I4(basesoc_sram_bus_dat_r[23]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out31)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done2 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N551),
    .I3(N615),
    .I4(N743),
    .I5(N679),
    .O(basesoc_done1)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done5 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[24]),
    .O(basesoc_done3)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done9 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done1),
    .I3(basesoc_done3),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_done_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done11 (
    .I0(N680),
    .I1(N744),
    .I2(N616),
    .I3(N552),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done12)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done13 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[25]),
    .O(basesoc_done15)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done14 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done15),
    .I3(basesoc_done12),
    .I4(basesoc_sram_bus_dat_r[25]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done121 (
    .I0(N681),
    .I1(N745),
    .I2(N617),
    .I3(N553),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done121_8280)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done122 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[26]),
    .O(basesoc_done122_8281)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done123 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done122_8281),
    .I3(basesoc_done121_8280),
    .I4(basesoc_sram_bus_dat_r[26]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done231 (
    .I0(N682),
    .I1(N746),
    .I2(N618),
    .I3(N554),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done23)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done232 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[27]),
    .O(basesoc_done231_8283)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done233 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done231_8283),
    .I3(basesoc_done23),
    .I4(basesoc_sram_bus_dat_r[27]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done31 (
    .I0(N660),
    .I1(N724),
    .I2(N596),
    .I3(N532),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done32_8284)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done32 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[5]),
    .O(basesoc_done33_8285)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done33 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done33_8285),
    .I3(basesoc_done32_8284),
    .I4(basesoc_sram_bus_dat_r[5]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done261 (
    .I0(N683),
    .I1(N747),
    .I2(N619),
    .I3(N555),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done26)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done262 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[28]),
    .O(basesoc_done261_8287)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done263 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done261_8287),
    .I3(basesoc_done26),
    .I4(basesoc_sram_bus_dat_r[28]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done281 (
    .I0(N684),
    .I1(N748),
    .I2(N620),
    .I3(N556),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done28)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done282 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[29]),
    .O(basesoc_done281_8289)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done283 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done281_8289),
    .I3(basesoc_done28),
    .I4(basesoc_sram_bus_dat_r[29]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done291 (
    .I0(N685),
    .I1(N749),
    .I2(N621),
    .I3(N557),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done29)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done292 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[30]),
    .O(basesoc_done291_8291)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done293 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done291_8291),
    .I3(basesoc_done29),
    .I4(basesoc_sram_bus_dat_r[30]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done301 (
    .I0(N686),
    .I1(N750),
    .I2(N622),
    .I3(N558),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done30)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done302 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[31]),
    .O(basesoc_done301_8293)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done303 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done301_8293),
    .I3(basesoc_done30),
    .I4(basesoc_sram_bus_dat_r[31]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out8)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done151 (
    .I0(N670),
    .I1(N734),
    .I2(N606),
    .I3(N542),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done151_8294)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done152 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[15]),
    .O(basesoc_done152_8295)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done153 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done152_8295),
    .I3(basesoc_done151_8294),
    .I4(basesoc_sram_bus_dat_r[15]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out22)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done41 (
    .I0(N661),
    .I1(N725),
    .I2(N597),
    .I3(N533),
    .I4(inst_LPM_FF_1_3610),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done4)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done42 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[6]),
    .O(basesoc_done41_8297)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done43 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done41_8297),
    .I3(basesoc_done4),
    .I4(basesoc_sram_bus_dat_r[6]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done61 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N534),
    .I3(N598),
    .I4(N726),
    .I5(N662),
    .O(basesoc_done6)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done62 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[7]),
    .O(basesoc_done61_8299)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done63 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done61_8299),
    .I3(basesoc_done6),
    .I4(basesoc_sram_bus_dat_r[7]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done71 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N535),
    .I3(N599),
    .I4(N727),
    .I5(N663),
    .O(basesoc_done7)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done72 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[8]),
    .O(basesoc_done71_8301)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done73 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done7),
    .I3(basesoc_done71_8301),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_done_mmx_out15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done81 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N536),
    .I3(N600),
    .I4(N728),
    .I5(N664),
    .O(basesoc_done8)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done82 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[9]),
    .O(basesoc_done81_8303)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done83 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done8),
    .I3(basesoc_done81_8303),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_done_mmx_out16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done161 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N543),
    .I3(N607),
    .I4(N735),
    .I5(N671),
    .O(basesoc_done16)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done162 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[16]),
    .O(basesoc_done161_8305)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done163 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done161_8305),
    .I3(basesoc_done16),
    .I4(basesoc_sram_bus_dat_r[16]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out23)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done171 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N544),
    .I3(N608),
    .I4(N736),
    .I5(N672),
    .O(basesoc_done17)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done172 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[17]),
    .O(basesoc_done171_8307)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done173 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done171_8307),
    .I3(basesoc_done17),
    .I4(basesoc_sram_bus_dat_r[17]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out24)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done181 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3610),
    .I2(N545),
    .I3(N609),
    .I4(N737),
    .I5(N673),
    .O(basesoc_done18)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done182 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[18]),
    .O(basesoc_done181_8309)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done183 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done181_8309),
    .I3(basesoc_done18),
    .I4(basesoc_sram_bus_dat_r[18]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out25)
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(bankmachine3_state_FSM_FFd1_957),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N64),
    .I4(bankmachine3_state_FSM_FFd2_958),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .O(\bankmachine3_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(bankmachine1_state_FSM_FFd1_951),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N66),
    .I4(bankmachine1_state_FSM_FFd2_952),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .O(\bankmachine1_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(bankmachine0_state_FSM_FFd1_948),
    .I1(bankmachine0_state_FSM_FFd3_950),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N68),
    .I4(bankmachine0_state_FSM_FFd2_949),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .O(\bankmachine0_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(bankmachine2_state_FSM_FFd1_954),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N70),
    .I4(bankmachine2_state_FSM_FFd2_955),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .O(\bankmachine2_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF555455545554 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o4 (
    .I0(new_master_wdata_ready_BRB0_9743),
    .I1(new_master_wdata_ready_BRB1_9744),
    .I2(new_master_wdata_ready_BRB2_9745),
    .I3(new_master_wdata_ready_BRB3_9746),
    .I4(new_master_wdata_ready_BRB4_9747),
    .I5(new_master_wdata_ready_BRB5_9748),
    .O(new_master_wdata_ready)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT5_SW0  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .O(N72)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT5  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N72),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT6_SW0  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[0]),
    .O(N7410)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT6  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N7410),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h2AAA2AAAFFFF2AAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_305_o1_4511),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_304_o1_4512),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8319 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFFFFA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8321 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  basesoc_timer0_zero_clear_SW0 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(\basesoc_interface_adr[4] ),
    .O(N761)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_timer0_zero_clear (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(N761),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .O(basesoc_timer0_zero_clear_2316)
  );
  LUT6 #(
    .INIT ( 64'hAFAF2AAAAFAF7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[1]),
    .I2(spiflash_bitbang_en_storage_full_1579),
    .I3(spiflash_miso_IBUF_16),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N781)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_8325 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_883),
    .I1(memadr_1[2]),
    .I2(memadr_1[0]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_8326 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_8325 ),
    .I1(\basesoc_csrcon_dat_r<0>2_8326 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N801)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_1[0]),
    .I1(basesoc_csrbankarray_sel_r_883),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I5(N801),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>1_8328 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>2  (
    .I0(basesoc_csrbankarray_sel_r_883),
    .I1(memadr_1[0]),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>2_8329 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<2>3  (
    .I0(\basesoc_csrcon_dat_r<2>1_8328 ),
    .I1(\basesoc_csrcon_dat_r<2>2_8329 ),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF7FFFFFFF700 ))
  array_muxed10_INV_284_o (
    .I0(basesoc_sdram_cmd_payload_we_822),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(N821),
    .O(array_muxed10_INV_284_o_2437)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF7FFFFFFF700 ))
  array_muxed9_INV_283_o (
    .I0(basesoc_sdram_cmd_payload_ras_934),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(N861),
    .O(array_muxed9_INV_283_o_2436)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  _n5601_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(N881)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAEAA ))
  _n5601_inv (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(refresher_state_FSM_FFd2_946),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(N881),
    .O(_n5601_inv_2645)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT31  (
    .I0(_n7109),
    .I1(dna_status[34]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT312 ),
    .I3(_n7115),
    .I4(dna_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT34  (
    .I0(_n71121_FRB_4341),
    .I1(dna_status[26]),
    .I2(_n7151),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT33_8335 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT35  (
    .I0(_n71031_4304),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[50]),
    .I5(_n7181),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT34_8336 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT36  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT311_4315 ),
    .I1(_n7118),
    .I2(dna_status[10]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT32 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT33_8335 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT34_8336 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT35_8337 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT37  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT35_8337 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT16  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT15_8340 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT17  (
    .I0(_n71271_FRB_4344),
    .I1(_n7103),
    .I2(dna_status[48]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT15_8340 ),
    .I4(_n71121_FRB_4341),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT16_8341 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT18  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4309 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT16_8341 ),
    .I3(_n7109),
    .I4(dna_status[32]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT14 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT41  (
    .I0(_n7166),
    .I1(_n7118),
    .I2(dna_status[11]),
    .I3(\_n7139<5>1 ),
    .I4(_n7115),
    .I5(dna_status[19]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT45  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT311_4315 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT4 ),
    .I3(_n7109),
    .I4(dna_status[35]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT43 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h4F4F444044404440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n71031_4304),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[54]),
    .I4(dna_status[46]),
    .I5(_n71061),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT7 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT72  (
    .I0(_n71241_FRB_4345),
    .I1(\_n7184<5>1_FRB_4363 ),
    .I2(\_n7190<5>1_FRB_4337 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT71_8345 )
  );
  LUT6 #(
    .INIT ( 64'hEFFFEFEFEEFEEEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT71_8345 ),
    .I1(\_n7196<5>1_FRB_4340 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(_n71031_4304),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT72_8346 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(dna_status[22]),
    .I2(dna_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73_8347 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBEAFFFF5140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT75  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[14]),
    .I3(dna_status[30]),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73_8347 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74_8348 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT76  (
    .I0(\_n7193<5>1_FRB_4339 ),
    .I1(_n71121_4308),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74_8348 ),
    .I3(\_n7139<5>1 ),
    .I4(_n7160),
    .I5(_n7175),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT75_8349 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT77  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT72_8346 ),
    .I2(_n7109),
    .I3(dna_status[38]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT75_8349 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFECA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51  (
    .I0(dna_status[28]),
    .I1(dna_status[52]),
    .I2(_n71121_FRB_4341),
    .I3(_n7103),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT811 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT511_4319 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52  (
    .I0(_n7115),
    .I1(dna_status[20]),
    .I2(_n7118),
    .I3(dna_status[12]),
    .I4(_n7109),
    .I5(dna_status[36]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51_8351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF002000200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT53  (
    .I0(dna_status[44]),
    .I1(\basesoc_interface_adr[5] ),
    .I2(_n71061),
    .I3(\basesoc_interface_adr[4] ),
    .I4(_n7121),
    .I5(dna_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52_8352 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT54  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(_n7163),
    .I2(_n7166),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52_8352 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51_8351 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  ddrphy_wrdata_en_SW0 (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I1(\basesoc_interface_adr[5] ),
    .I2(_n71061),
    .I3(\basesoc_interface_adr[4] ),
    .O(N921)
  );
  LUT6 #(
    .INIT ( 64'hEEEEECCC22222000 ))
  ddrphy_wrdata_en (
    .I0(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(_n7145),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(N921),
    .I5(basesoc_sdram_dfi_p1_wrdata_en),
    .O(ddrphy_wrdata_en_2387)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21  (
    .I0(_n71121_FRB_4341),
    .I1(dna_status[25]),
    .I2(_n7121),
    .I3(dna_status[1]),
    .I4(_n7103),
    .I5(dna_status[49]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22  (
    .I0(_n7175),
    .I1(_n7115),
    .I2(dna_status[17]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT2 ),
    .I4(_n7148),
    .I5(_n7145),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21_8355 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23  (
    .I0(dna_status[41]),
    .I1(\basesoc_interface_adr[5] ),
    .I2(_n71061),
    .I3(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22_8356 )
  );
  LUT5 #(
    .INIT ( 32'h04400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(_n71121_4308),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23_8357 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT25  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22_8356 ),
    .I1(_n7109),
    .I2(dna_status[33]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23_8357 ),
    .I4(_n7160),
    .I5(_n7172),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24_8358 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT26  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT511_4319 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24_8358 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21_8355 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  sys_rst_INV_439_o_SW0 (
    .I0(basesoc_interface_adr_1_3_10127),
    .I1(basesoc_interface_we_1_10142),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'h0000FFFD0000FFFF ))
  sys_rst_INV_439_o (
    .I0(N1001),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(sys_rst),
    .I5(basesoc_csrbankarray_csrbank1_sel),
    .O(sys_rst_INV_439_o_2308)
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  basesoc_port_cmd_ready1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_8361)
  );
  LUT5 #(
    .INIT ( 32'h001F1F1F ))
  basesoc_port_cmd_ready3 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(litedramwishbone2native_state_FSM_FFd3_2067),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\n0332<3>1 ),
    .O(basesoc_port_cmd_ready3_8363)
  );
  LUT5 #(
    .INIT ( 32'hF8F8FFF8 ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_port_cmd_ready2_8362),
    .I1(basesoc_port_cmd_ready4_4475),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I3(basesoc_port_cmd_ready3_8363),
    .I4(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h1414141014041400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[45]),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF04 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT6 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n7172),
    .I4(\_n7184<5>1_FRB_4363 ),
    .I5(_n7148),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61_8365 )
  );
  LUT5 #(
    .INIT ( 32'hF8F8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT65  (
    .I0(_n7109),
    .I1(dna_status[37]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61_8365 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT63 ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_8367 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT68  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4309 ),
    .I2(_n7151),
    .I3(\_n7196<5>1_FRB_4340 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT66 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_8367 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800080000 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(basesoc_slave_sel[3]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd1_967),
    .I4(basesoc_grant_1652),
    .I5(\picorv32/mem_instr_434 ),
    .O(\cache_state_FSM_FFd3-In1_8369 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \cache_state_FSM_FFd3-In2  (
    .I0(\cache_state_FSM_FFd3-In1_8369 ),
    .I1(cache_state_FSM_FFd3_3615),
    .I2(_n4075[21]),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .O(\cache_state_FSM_FFd3-In2_8370 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_3616),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd1_967),
    .I4(\cache_state_FSM_FFd3-In2_8370 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h4440 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/instr_lbu_6103 ),
    .I3(\picorv32/instr_lb_6453 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_8372 )
  );
  LUT4 #(
    .INIT ( 16'h4440 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/instr_lh_6452 ),
    .I3(\picorv32/instr_lhu_6102 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_8373 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [31]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [31]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_8374 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/reg_op1_31 ),
    .I3(\picorv32/instr_srai_6446 ),
    .I4(\picorv32/instr_sra_6325 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_8375 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_8376 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [30]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [30]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1_8377 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_8378 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1_8377 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_8379 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>5  (
    .I0(\picorv32/reg_op1_30_BRB0_9802 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_30_BRB2_9804 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_30_BRB5_9807 ),
    .O(\picorv32/reg_op1_30 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [29]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [29]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1_8380 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_8381 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1_8380 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_8382 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>5  (
    .I0(\picorv32/reg_op1_29_BRB0_9859 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_29_BRB2_9860 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_29_BRB5_9861 ),
    .O(\picorv32/reg_op1_29 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [28]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [28]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1_8383 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_8384 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1_8383 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_8385 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>5  (
    .I0(\picorv32/reg_op1_28_BRB0_9862 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_28_BRB2_9863 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_28_BRB5_9864 ),
    .O(\picorv32/reg_op1_28 )
  );
  LUT6 #(
    .INIT ( 64'hFF404040FF000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT421  (
    .I0(\picorv32/instr_waitirq_6504 ),
    .I1(\picorv32/instr_jal_6110 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [29]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<29> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT42 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FAF0F ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT422  (
    .I0(\picorv32/_n1587[3] ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT42 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFF404040FF000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT211  (
    .I0(\picorv32/instr_waitirq_6504 ),
    .I1(\picorv32/instr_jal_6110 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [19]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<19> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT21 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FAF0F ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT212  (
    .I0(\picorv32/_n1587[13] ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT21 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAAAAAA8 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o1  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/instr_retirq_6505 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o1_8388 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10000000 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o2  (
    .I0(\picorv32/instr_waitirq_6504 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/instr_jal_6110 ),
    .I3(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I4(\picorv32/decoder_trigger ),
    .I5(\picorv32/cpu_state[7]_latched_branch_Select_568_o1_8388 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o2_8389 )
  );
  LUT5 #(
    .INIT ( 32'hFFE0FF20 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o3  (
    .I0(\picorv32/instr_jalr_6100 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/cpu_state[7]_latched_branch_Select_568_o2_8389 ),
    .I4(\picorv32/alu_out_0_5644 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o3  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .I1(\picorv32/out361_FRB_5368 ),
    .I2(\picorv32/is_slli_srli_srai_6440 ),
    .I3(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o3_8390 )
  );
  LUT6 #(
    .INIT ( 64'h544410005F4F1F0F ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I1(\picorv32/instr_waitirq_6504 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I5(\picorv32/do_waitirq ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_8393 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .O(N110)
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .O(N112)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o12  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .O(\picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o11 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<4>1  (
    .I0(\picorv32/irq_pending [4]),
    .I1(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I2(\picorv32/irq_mask [4]),
    .O(\picorv32/cpuregs_wrdata<4>1_8397 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<4>2  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_stalu_6515 ),
    .I3(\picorv32/reg_out [4]),
    .I4(\picorv32/alu_out_q [4]),
    .O(\picorv32/cpuregs_wrdata<4>2_8398 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<4>3  (
    .I0(\picorv32/cpuregs_wrdata<4>1_8397 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I2(\picorv32/reg_next_pc [4]),
    .I3(\picorv32/cpuregs_wrdata<4>2_8398 ),
    .I4(\picorv32/latched_branch_6514 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB_5864 ),
    .O(\picorv32/cpuregs_wrdata [4])
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_560_o1  (
    .I0(\picorv32/irq_pending [3]),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/irq_pending [4]),
    .I3(\picorv32/irq_mask [4]),
    .I4(\picorv32/irq_pending [2]),
    .I5(\picorv32/irq_mask [2]),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_560_o1_8399 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_560_o2  (
    .I0(\picorv32/irq_pending [0]),
    .I1(\picorv32/irq_mask [0]),
    .I2(\picorv32/irq_pending [1]),
    .I3(\picorv32/irq_mask [1]),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_560_o1_8399 ),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_560_o2_8400 )
  );
  LUT6 #(
    .INIT ( 64'hFFF1FFF0FFF0FFF0 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_560_o3  (
    .I0(\picorv32/irq_delay_6225 ),
    .I1(\picorv32/irq_active_6510 ),
    .I2(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_560_o2_8400 ),
    .I5(\picorv32/decoder_trigger ),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_560_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<3>1  (
    .I0(\picorv32/irq_pending [3]),
    .I1(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I2(\picorv32/irq_mask [3]),
    .O(\picorv32/cpuregs_wrdata<3>1_8401 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<3>2  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_stalu_6515 ),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/alu_out_q [3]),
    .O(\picorv32/cpuregs_wrdata<3>2_8402 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<3>3  (
    .I0(\picorv32/cpuregs_wrdata<3>1_8401 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I2(\picorv32/reg_next_pc [3]),
    .I3(\picorv32/cpuregs_wrdata<3>2_8402 ),
    .I4(\picorv32/latched_branch_6514 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB_5863 ),
    .O(\picorv32/cpuregs_wrdata [3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<2>1  (
    .I0(\picorv32/irq_pending [2]),
    .I1(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I2(\picorv32/irq_mask [2]),
    .O(\picorv32/cpuregs_wrdata<2>1_8403 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<2>2  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_stalu_6515 ),
    .I3(\picorv32/reg_out [2]),
    .I4(\picorv32/alu_out_q [2]),
    .O(\picorv32/cpuregs_wrdata<2>2_8404 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<2>3  (
    .I0(\picorv32/cpuregs_wrdata<2>1_8403 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I2(\picorv32/reg_next_pc [2]),
    .I3(\picorv32/cpuregs_wrdata<2>2_8404 ),
    .I4(\picorv32/latched_branch_6514 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB_5862 ),
    .O(\picorv32/cpuregs_wrdata [2])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<1>1  (
    .I0(\picorv32/irq_pending [1]),
    .I1(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I2(\picorv32/irq_mask [1]),
    .O(\picorv32/cpuregs_wrdata<1>1_8405 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<1>2  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_stalu_6515 ),
    .I3(\picorv32/reg_out [1]),
    .I4(\picorv32/alu_out_q [1]),
    .O(\picorv32/cpuregs_wrdata<1>2_8406 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<1>3  (
    .I0(\picorv32/cpuregs_wrdata<1>1_8405 ),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/cpuregs_wrdata<1>2_8406 ),
    .I4(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I5(\picorv32/reg_next_pc [1]),
    .O(\picorv32/cpuregs_wrdata [1])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<0>_SW0  (
    .I0(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/irq_mask [0]),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpuregs_wrdata<0>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_stalu_6515 ),
    .I3(\picorv32/alu_out_q [0]),
    .I4(\picorv32/reg_out [0]),
    .I5(N116),
    .O(\picorv32/cpuregs_wrdata [0])
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFFFFFA8 ))
  \picorv32/cpu_state_FSM_FFd7-In23  (
    .I0(\picorv32/cpu_state_FSM_FFd7-In21_4531 ),
    .I1(\picorv32/irq_active_6510 ),
    .I2(\picorv32/irq_mask [2]),
    .I3(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .I4(\picorv32/cpu_state_FSM_FFd7-In22_8408 ),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state_FSM_FFd7-In2 )
  );
  LUT6 #(
    .INIT ( 64'h0008000088888888 ))
  \picorv32/cpu_state_FSM_FFd5-In  (
    .I0(\picorv32/decoder_pseudo_trigger_BRB0_9718 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9780 ),
    .I2(\picorv32/cpu_state_FSM_FFd5_BRB2_9960 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_BRB3_9961 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_BRB4_9962 ),
    .I5(\picorv32/cpu_state_FSM_FFd5_BRB5_9963 ),
    .O(\picorv32/cpu_state_FSM_FFd5 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2>1  (
    .I0(\picorv32/is_slli_srli_srai_6440 ),
    .I1(\picorv32/decoded_imm_uj [2]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/_n1587<28>_SW0  (
    .I0(\picorv32/latched_stalu_6515 ),
    .I1(\picorv32/reg_out [4]),
    .I2(\picorv32/alu_out_q [4]),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'hEEFCCCCCAAF00000 ))
  \picorv32/_n1587<29>  (
    .I0(\picorv32/alu_out_q [3]),
    .I1(\picorv32/reg_next_pc [3]),
    .I2(\picorv32/reg_out [3]),
    .I3(\picorv32/latched_stalu_6515 ),
    .I4(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/_n1587[29] )
  );
  LUT6 #(
    .INIT ( 64'hEEFCCCCCAAF00000 ))
  \picorv32/_n1587<30>  (
    .I0(\picorv32/alu_out_q [2]),
    .I1(\picorv32/reg_next_pc [2]),
    .I2(\picorv32/reg_out [2]),
    .I3(\picorv32/latched_stalu_6515 ),
    .I4(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/_n1587[30] )
  );
  LUT6 #(
    .INIT ( 64'hEEFAAAAACCF00000 ))
  \picorv32/_n1587<31>  (
    .I0(\picorv32/reg_next_pc [1]),
    .I1(\picorv32/alu_out_q [1]),
    .I2(\picorv32/reg_out [1]),
    .I3(\picorv32/latched_stalu_6515 ),
    .I4(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/_n1587[31] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_SW0  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [8]),
    .I3(\picorv32/mem_rdata_q [11]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/mem_rdata_q [10]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q [27]),
    .I4(\picorv32/mem_rdata_q [9]),
    .I5(N130),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_5440 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_SW0  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_rdata_q [4]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [31]),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ),
    .I2(\picorv32/mem_rdata_q [28]),
    .I3(\picorv32/mem_rdata_q [6]),
    .I4(N132),
    .I5(\picorv32/mem_rdata_q [3]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4539 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT121  (
    .I0(\picorv32/irq_active_6510 ),
    .I1(\picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o ),
    .I2(\picorv32/irq_mask [1]),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o4 ),
    .I4(\picorv32/_n1471 ),
    .I5(\picorv32/cpu_state_FSM_FFd5 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_8414 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT122  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I3(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_8414 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0040404044444444 ))
  \picorv32/cpu_state_FSM_FFd6-In2  (
    .I0(\picorv32/_n1471 ),
    .I1(\picorv32/cpu_state_FSM_FFd6-In4_8415 ),
    .I2(\picorv32/cpu_state_FSM_FFd6-In2_5303 ),
    .I3(\picorv32/reg_pc [1]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/irq_mask [2]),
    .O(\picorv32/cpu_state_FSM_FFd6-In5_8416 )
  );
  LUT6 #(
    .INIT ( 64'hBBAA0000F0F00000 ))
  \picorv32/cpu_state_FSM_FFd6-In4  (
    .I0(\picorv32/out361_FRB_5368 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/cpu_state[7]_latched_store_Select_564_o4 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In7_8417 )
  );
  LUT6 #(
    .INIT ( 64'hFFF3FFB3FFF3FF33 ))
  \picorv32/cpu_state_FSM_FFd6-In7  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In9 ),
    .I1(sys_rst_INV_439_o_2308),
    .I2(\picorv32/cpu_state_FSM_FFd6-In1_4546 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In5_8416 ),
    .I4(\picorv32/cpu_state_FSM_FFd6-In8 ),
    .I5(\picorv32/mem_xfer_mem_state[1]_OR_413_o ),
    .O(\picorv32/cpu_state_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFCFFCCFFF4FF44 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o6  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\picorv32/cpu_state_FSM_FFd4 ),
    .I2(\picorv32/cpu_state_FSM_FFd5 ),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o2_8420 ),
    .I4(\picorv32/cpu_state[7]_latched_store_Select_564_o5_8422 ),
    .I5(\picorv32/alu_out_0_5644 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out14_SW0  (
    .I0(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ),
    .I1(\picorv32/is_slli_srli_srai_6440 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_maskirq_6442 ),
    .I4(\picorv32/is_lui_auipc_jal_6664 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFFF ))
  \picorv32/out14  (
    .I0(\picorv32/out361_FRB_5368 ),
    .I1(\picorv32/instr_getq_6444 ),
    .I2(\picorv32/instr_setq_6443 ),
    .I3(\picorv32/instr_timer_6441 ),
    .I4(N134),
    .I5(\picorv32/out195_10124 ),
    .O(\picorv32/n0568 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \picorv32/cpu_state_FSM_FFd2-In21_SW0  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/instr_retirq_6505 ),
    .I2(\picorv32/is_lui_auipc_jal_6664 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \picorv32/cpu_state_FSM_FFd2-In21  (
    .I0(\picorv32/out361_FRB_5368 ),
    .I1(\picorv32/instr_getq_6444 ),
    .I2(\picorv32/instr_setq_6443 ),
    .I3(\picorv32/instr_timer_6441 ),
    .I4(N136),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In21_5307 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/cpu_state_FSM_FFd4-In1  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/is_slli_srli_srai_6440 ),
    .I2(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In1_8425 )
  );
  LUT6 #(
    .INIT ( 64'hFCFCF0F0FCFDF0F0 ))
  \picorv32/cpu_state_FSM_FFd4-In2  (
    .I0(\picorv32/is_sll_srl_sra_6438 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ),
    .I2(\picorv32/is_lui_auipc_jal_6664 ),
    .I3(\picorv32/is_sb_sh_sw ),
    .I4(\picorv32/cpu_state_FSM_FFd4-In1_8425 ),
    .I5(\picorv32/n0568 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In2_8426 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/cpu_state_FSM_FFd4-In3  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/_n1471 ),
    .I2(\picorv32/out361_FRB_5368 ),
    .I3(\picorv32/cpu_state_FSM_FFd4-In2_8426 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In3_8427 )
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  \picorv32/cpu_state_FSM_FFd4-In4  (
    .I0(\picorv32/decoder_pseudo_trigger_BRB0_9718 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9780 ),
    .I2(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_BRB3_9783 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_BRB4_9784 ),
    .I5(\picorv32/cpu_state_FSM_FFd4_BRB5_9785 ),
    .O(\picorv32/cpu_state_FSM_FFd4 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1  (
    .I0(\picorv32/decoded_imm [4]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8428 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4>1  (
    .I0(\picorv32/is_slli_srli_srai_6440 ),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2]),
    .I3(\picorv32/reg_sh [3]),
    .I4(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1  (
    .I0(\picorv32/decoded_imm [3]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8430 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3>1  (
    .I0(\picorv32/is_slli_srli_srai_6440 ),
    .I1(\picorv32/decoded_imm_uj [3]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFF82 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2]),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1  (
    .I0(\picorv32/decoded_imm [2]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8432 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1  (
    .I0(\picorv32/decoded_imm [1]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8433 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1>1  (
    .I0(\picorv32/is_slli_srli_srai_6440 ),
    .I1(\picorv32/decoded_imm_uj [1]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000040000000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [1]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [3]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [31]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [30]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [29]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [28]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [25]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [2]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT91  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [13]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<13> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT9 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT92  (
    .I0(\picorv32/_n1587<19>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT9 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT71  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [12]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<12> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT72  (
    .I0(\picorv32/_n1587<20>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT7 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT621  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [9]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<9> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT62 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT622  (
    .I0(\picorv32/_n1587<23>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT62 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT601  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [8]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<8> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT60 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT602  (
    .I0(\picorv32/_n1587<24>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT60 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT581  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [7]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<7> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT58 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT582  (
    .I0(\picorv32/_n1587<25>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT58 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT561  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [6]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<6> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT56 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT562  (
    .I0(\picorv32/_n1587<26>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT56 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT541  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [5]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<5> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT54 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT542  (
    .I0(\picorv32/_n1587<27>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT54 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT521  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [4]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<4> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52_8444 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT522  (
    .I0(\picorv32/_n1587[28] ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52_8444 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT501  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [3]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<3> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT50 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT502  (
    .I0(\picorv32/_n1587[29] ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT50 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT51  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [11]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<11> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52  (
    .I0(\picorv32/_n1587<21>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT5 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT481  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [31]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<31> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT48 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT482  (
    .I0(\picorv32/_n1587<1>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT48 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT461  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [30]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<30> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT46 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT462  (
    .I0(\picorv32/_n1587<2>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT46 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT441  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [2]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<2> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT44 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT442  (
    .I0(\picorv32/_n1587[30] ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT44 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT401  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [28]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<28> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT40 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT402  (
    .I0(\picorv32/_n1587<4>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT40 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT381  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [27]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<27> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT38 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT382  (
    .I0(\picorv32/_n1587<5>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT38 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT361  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [26]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<26> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT36 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT362  (
    .I0(\picorv32/_n1587<6>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT36 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT341  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [25]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<25> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT34 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT342  (
    .I0(\picorv32/_n1587<7>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT34 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT321  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [24]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<24> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32_8454 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT322  (
    .I0(\picorv32/_n1587<8>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32_8454 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT301  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [23]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<23> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT30 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT302  (
    .I0(\picorv32/_n1587<9>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT30 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT31  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [10]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<10> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32  (
    .I0(\picorv32/_n1587<22>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT3 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT281  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [22]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<22> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT28 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT282  (
    .I0(\picorv32/_n1587<10>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT28 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT261  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [21]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<21> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT26 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT262  (
    .I0(\picorv32/_n1587<11>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT26 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT241  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [20]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<20> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT24 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT242  (
    .I0(\picorv32/_n1587<12>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT24 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT191  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [18]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<18> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT19 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT192  (
    .I0(\picorv32/_n1587<14>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT19 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT171  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [17]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<17> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT17 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT172  (
    .I0(\picorv32/_n1587<15>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT17 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT151  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [16]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<16> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT15 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT152  (
    .I0(\picorv32/_n1587<16>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT15 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT131  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [15]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<15> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT13 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT132  (
    .I0(\picorv32/_n1587<17>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT13 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111  (
    .I0(\picorv32/instr_jal_6110 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [14]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<14> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'hB030A000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT112  (
    .I0(\picorv32/_n1587<18>1 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT11 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [9]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [9]),
    .I4(\picorv32/count_instr [9]),
    .I5(\picorv32/instr_rdinstr_6114 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_8465 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2  (
    .I0(\picorv32/count_cycle [9]),
    .I1(\picorv32/instr_rdcycle_6116 ),
    .I2(\picorv32/count_instr [41]),
    .I3(\picorv32/instr_rdinstrh_6113 ),
    .I4(\picorv32/count_cycle [41]),
    .I5(\picorv32/instr_rdcycleh_6115 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_8466 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_9 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_8467 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_8468 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [8]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [8]),
    .I4(\picorv32/count_instr [8]),
    .I5(\picorv32/instr_rdinstr_6114 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_8469 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2  (
    .I0(\picorv32/count_cycle [8]),
    .I1(\picorv32/instr_rdcycle_6116 ),
    .I2(\picorv32/count_instr [40]),
    .I3(\picorv32/instr_rdinstrh_6113 ),
    .I4(\picorv32/count_cycle [40]),
    .I5(\picorv32/instr_rdcycleh_6115 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_8470 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_8 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_8471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_8472 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [14]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [14]),
    .I4(\picorv32/count_instr [46]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_8473 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2  (
    .I0(\picorv32/count_cycle [46]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [14]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [14]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_8474 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_14 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_8475 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_8476 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [13]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [13]),
    .I4(\picorv32/count_instr [45]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_8477 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2  (
    .I0(\picorv32/count_cycle [45]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [13]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [13]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_8478 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_13 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_8479 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_8480 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [12]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [12]),
    .I4(\picorv32/count_instr [44]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_8481 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2  (
    .I0(\picorv32/count_cycle [44]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [12]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [12]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_8482 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_12 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_8483 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_8484 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [11]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [11]),
    .I4(\picorv32/count_instr [43]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_8485 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2  (
    .I0(\picorv32/count_cycle [43]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [11]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [11]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_8486 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_11 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_8487 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_8488 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [10]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [10]),
    .I4(\picorv32/count_instr [42]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_8489 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2  (
    .I0(\picorv32/count_cycle [42]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [10]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [10]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_8490 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_10 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_8492 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [6]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [6]),
    .I4(\picorv32/count_instr [6]),
    .I5(\picorv32/instr_rdinstr_6114 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_8493 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2  (
    .I0(\picorv32/count_cycle [6]),
    .I1(\picorv32/instr_rdcycle_6116 ),
    .I2(\picorv32/count_instr [38]),
    .I3(\picorv32/instr_rdinstrh_6113 ),
    .I4(\picorv32/count_cycle [38]),
    .I5(\picorv32/instr_rdcycleh_6115 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_8494 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_6 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_8495 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_8496 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>6  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op1_0 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(basesoc_done_mmx_out7),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out30),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out21),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_8497 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_8497 ),
    .I3(basesoc_done_mmx_out12),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_8496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [5]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [5]),
    .I4(\picorv32/count_instr [5]),
    .I5(\picorv32/instr_rdinstr_6114 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_8498 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2  (
    .I0(\picorv32/count_cycle [5]),
    .I1(\picorv32/instr_rdcycle_6116 ),
    .I2(\picorv32/count_instr [37]),
    .I3(\picorv32/instr_rdinstrh_6113 ),
    .I4(\picorv32/count_cycle [37]),
    .I5(\picorv32/instr_rdcycleh_6115 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_8499 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_5 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_8500 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_8501 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(basesoc_done_mmx_out6),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out29),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out20),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_8502 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_8502 ),
    .I3(basesoc_done_mmx_out11),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_8501 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out19),
    .I4(basesoc_done_mmx_out4),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_8503 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/irq_pending [4]),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_4 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_8504 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [4]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [4]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_8505 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [4]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [4]),
    .I4(\picorv32/count_instr [4]),
    .I5(\picorv32/instr_rdinstr_6114 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_8506 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6  (
    .I0(\picorv32/count_cycle [4]),
    .I1(\picorv32/instr_rdcycle_6116 ),
    .I2(\picorv32/count_instr [36]),
    .I3(\picorv32/instr_rdinstrh_6113 ),
    .I4(\picorv32/count_cycle [36]),
    .I5(\picorv32/instr_rdcycleh_6115 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_8507 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4552 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_8507 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_8506 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [4]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_8505 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_8508 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out18),
    .I4(basesoc_done_mmx_out3),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_8509 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/irq_pending [3]),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_3 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_8510 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [3]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [3]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_8511 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [3]),
    .I4(\picorv32/count_instr [3]),
    .I5(\picorv32/instr_rdinstr_6114 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_8512 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6  (
    .I0(\picorv32/count_cycle [3]),
    .I1(\picorv32/instr_rdcycle_6116 ),
    .I2(\picorv32/count_instr [35]),
    .I3(\picorv32/instr_rdinstrh_6113 ),
    .I4(\picorv32/count_cycle [35]),
    .I5(\picorv32/instr_rdcycleh_6115 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_8513 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4552 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_8513 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_8512 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [3]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_8511 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_8514 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out17),
    .I4(basesoc_done_mmx_out2),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_8515 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/irq_pending [2]),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_2 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_8516 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [2]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [2]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_8517 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [2]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [2]),
    .I4(\picorv32/count_instr [34]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_8518 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6  (
    .I0(\picorv32/count_cycle [34]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [2]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [2]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_8519 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4552 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_8519 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_8518 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [2]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_8517 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_8520 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out16),
    .I4(basesoc_done_mmx_out1),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_8521 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_1 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_8522 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [1]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [1]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_8523 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [1]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [1]),
    .I4(\picorv32/count_instr [33]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_8524 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6  (
    .I0(\picorv32/count_cycle [33]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [1]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [1]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_8525 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4552 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_8525 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_8524 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [1]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_8523 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_0 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_8527 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [0]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [0]),
    .I4(\picorv32/count_instr [32]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_8528 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3  (
    .I0(\picorv32/count_cycle [32]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [0]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [0]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_8529 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [0]),
    .I1(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I2(\picorv32/pcpi_mul/pcpi_rd [0]),
    .I3(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_8530 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(basesoc_done_mmx_out),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out23),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out15),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_8533 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>9  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_8533 ),
    .I3(basesoc_done_mmx_out13),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_8531 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hA0802000 ))
  \picorv32/Mmux_mem_rdata_word301  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/reg_op1_1 ),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(basesoc_done_mmx_out22),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/Mmux_mem_rdata_word30 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF808080 ))
  \picorv32/Mmux_mem_rdata_word302  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(basesoc_done_mmx_out31),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out14),
    .I5(\picorv32/Mmux_mem_rdata_word30 ),
    .O(\picorv32/mem_rdata_word[7] )
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \picorv32/cpu_state_FSM_FFd7-In21_SW0  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_wordsize [1]),
    .O(N1381)
  );
  LUT6 #(
    .INIT ( 64'hFFFF445444544454 ))
  \picorv32/cpu_state_FSM_FFd7-In21  (
    .I0(N1381),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/reg_pc [1]),
    .O(\picorv32/cpu_state_FSM_FFd7-In21_4531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [31]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [31]),
    .I4(\picorv32/count_instr [63]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_8536 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2  (
    .I0(\picorv32/count_cycle [63]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [31]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [31]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_8537 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_31 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_8538 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_8539 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out8),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_8539 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [30]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [30]),
    .I4(\picorv32/count_instr [62]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_8540 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2  (
    .I0(\picorv32/count_cycle [62]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [30]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [30]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_8541 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_30 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_8542 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_8543 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out7),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_8543 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [29]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [29]),
    .I4(\picorv32/count_instr [61]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_8544 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2  (
    .I0(\picorv32/count_cycle [61]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [29]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [29]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_8545 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_29 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_8546 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_8547 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out6),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_8547 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [28]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [28]),
    .I4(\picorv32/count_instr [60]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_8548 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2  (
    .I0(\picorv32/count_cycle [60]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [28]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [28]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_8549 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_28 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_8550 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_8551 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out4),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_8551 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [27]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [27]),
    .I4(\picorv32/count_instr [59]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_8552 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2  (
    .I0(\picorv32/count_cycle [59]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [27]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [27]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_8553 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_27 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_8554 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_8555 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out3),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_8555 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [26]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [26]),
    .I4(\picorv32/count_instr [58]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_8556 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2  (
    .I0(\picorv32/count_cycle [58]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [26]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [26]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_8557 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_26 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_8558 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_8559 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out2),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_8559 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [25]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [25]),
    .I4(\picorv32/count_instr [57]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_8560 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2  (
    .I0(\picorv32/count_cycle [57]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [25]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [25]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_8561 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_25 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_8562 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_8563 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out1),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_8563 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [24]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [24]),
    .I4(\picorv32/count_instr [56]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_8564 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2  (
    .I0(\picorv32/count_cycle [56]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [24]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [24]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_8565 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_24 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_8566 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_8567 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_8567 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [23]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [23]),
    .I4(\picorv32/count_instr [55]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_8568 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2  (
    .I0(\picorv32/count_cycle [55]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [23]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [23]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_8569 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_23 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_8570 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_8571 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out31),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_8571 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [22]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [22]),
    .I4(\picorv32/count_instr [54]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_8572 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2  (
    .I0(\picorv32/count_cycle [54]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [22]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [22]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_8573 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_22 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_8574 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_8575 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out30),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_8575 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [21]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [21]),
    .I4(\picorv32/count_instr [53]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_8576 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2  (
    .I0(\picorv32/count_cycle [53]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [21]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [21]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_8577 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_21 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_8578 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_8579 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out29),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_8579 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [20]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [20]),
    .I4(\picorv32/count_instr [52]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_8580 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2  (
    .I0(\picorv32/count_cycle [52]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [20]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [20]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_8581 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_20 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_8582 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_8583 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out28),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_8583 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [19]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [19]),
    .I4(\picorv32/count_instr [51]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_8584 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2  (
    .I0(\picorv32/count_cycle [51]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [19]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [19]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_8585 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_19 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_8586 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_8587 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out27),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_8587 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [18]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [18]),
    .I4(\picorv32/count_instr [50]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_8588 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2  (
    .I0(\picorv32/count_cycle [50]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [18]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [18]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_8589 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_18 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_8590 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_8591 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out25),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_8591 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [17]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [17]),
    .I4(\picorv32/count_instr [49]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_8592 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2  (
    .I0(\picorv32/count_cycle [49]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [17]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [17]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_8593 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_17 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_8594 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_8595 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out24),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_8595 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [16]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [16]),
    .I4(\picorv32/count_instr [48]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_8596 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2  (
    .I0(\picorv32/count_cycle [48]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [16]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [16]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_16 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_8598 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_8599 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4527 ),
    .I1(basesoc_done_mmx_out23),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_8599 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out191  (
    .I0(\picorv32/instr_slli_1_10130 ),
    .I1(\picorv32/instr_sll_1_10131 ),
    .I2(\picorv32/instr_ori_6332 ),
    .I3(\picorv32/instr_or_6324 ),
    .I4(\picorv32/instr_sh_6450 ),
    .I5(\picorv32/instr_sb_6451 ),
    .O(\picorv32/out19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out192  (
    .I0(\picorv32/instr_sw_6449 ),
    .I1(\picorv32/instr_bltu_6105 ),
    .I2(\picorv32/instr_blt_6108 ),
    .I3(\picorv32/instr_xori_6333 ),
    .I4(\picorv32/instr_xor_6327 ),
    .I5(\picorv32/instr_waitirq_6504 ),
    .O(\picorv32/out192_8601 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out193  (
    .I0(\picorv32/out361_FRB_5368 ),
    .I1(\picorv32/out191_4529 ),
    .I2(\picorv32/out192_8601 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_10122 ),
    .I4(\picorv32/out19 ),
    .I5(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .O(\picorv32/out193_8602 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out194  (
    .I0(\picorv32/instr_beq_6338 ),
    .I1(\picorv32/instr_bne_6337 ),
    .I2(\picorv32/instr_bge_6336 ),
    .I3(\picorv32/instr_lh_6452 ),
    .I4(\picorv32/instr_lb_6453 ),
    .I5(\picorv32/instr_bgeu_6335 ),
    .O(\picorv32/out194_8603 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out195  (
    .I0(\picorv32/instr_andi_6331 ),
    .I1(\picorv32/instr_and_6323 ),
    .I2(\picorv32/instr_lbu_reduce_or_156_o ),
    .I3(\picorv32/out194_8603 ),
    .I4(\picorv32/out193_8602 ),
    .I5(\picorv32/instr_lui_reduce_or_153_o ),
    .O(\picorv32/_n1471 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [9]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [9]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_8604 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8605 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_8606 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_8604 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_8607 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>5  (
    .I0(\picorv32/reg_op1_9_BRB0_9919 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_9_BRB2_9920 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_9_BRB5_9921 ),
    .O(\picorv32/reg_op1_9 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [8]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [8]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_8608 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8609 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_8610 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_8608 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_8611 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>5  (
    .I0(\picorv32/reg_op1_8_BRB0_9922 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_8_BRB2_9923 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_8_BRB5_9924 ),
    .O(\picorv32/reg_op1_8 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [7]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [7]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_8612 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8613 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_8614 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_8612 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_8615 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>5  (
    .I0(\picorv32/reg_op1_7_BRB0_9930 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_7_BRB2_9931 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_7_BRB5_9932 ),
    .O(\picorv32/reg_op1_7 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [6]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [6]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_8616 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8617 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_8618 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_8616 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_8619 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>5  (
    .I0(\picorv32/reg_op1_6_BRB0_9933 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_6_BRB2_9934 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_6_BRB5_9935 ),
    .O(\picorv32/reg_op1_6 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [5]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [5]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_8620 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8621 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_8622 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_8620 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_8623 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>5  (
    .I0(\picorv32/reg_op1_5_BRB0_9936 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_5_BRB2_9937 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_5_BRB5_9938 ),
    .O(\picorv32/reg_op1_5 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [4]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [4]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_8624 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8625 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_8626 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_8624 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_8627 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>5  (
    .I0(\picorv32/reg_op1_4_BRB0_9939 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_4_BRB2_9940 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_4_BRB5_9941 ),
    .O(\picorv32/reg_op1_4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [3]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [3]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1_8628 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2  (
    .I0(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_4 ),
    .I3(\picorv32/reg_op1_7 ),
    .I4(\picorv32/reg_op1_2 ),
    .I5(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_8629 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_8629 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1_8628 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_8630 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>4  (
    .I0(\picorv32/reg_op1_3_BRB0_9942 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_3_BRB2_9943 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_3_BRB5_9944 ),
    .O(\picorv32/reg_op1_3 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [2]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [2]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1_8631 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2  (
    .I0(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_3 ),
    .I3(\picorv32/reg_op1_6 ),
    .I4(\picorv32/reg_op1_1 ),
    .I5(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_8632 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_8632 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1_8631 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_8633 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>4  (
    .I0(\picorv32/reg_op1_2_BRB0_9945 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_2_BRB2_9946 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_2_BRB5_9947 ),
    .O(\picorv32/reg_op1_2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [27]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [27]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_8634 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8635 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_8636 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_8634 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_8637 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>5  (
    .I0(\picorv32/reg_op1_27_BRB0_9865 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_27_BRB2_9866 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_27_BRB5_9867 ),
    .O(\picorv32/reg_op1_27 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [26]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [26]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_8638 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8639 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_8640 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_8638 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_8641 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>5  (
    .I0(\picorv32/reg_op1_26_BRB0_9868 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_26_BRB2_9869 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_26_BRB5_9870 ),
    .O(\picorv32/reg_op1_26 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [25]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [25]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_8642 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8643 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_8644 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_8642 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_8645 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>5  (
    .I0(\picorv32/reg_op1_25_BRB0_9871 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_25_BRB2_9872 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_25_BRB5_9873 ),
    .O(\picorv32/reg_op1_25 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [24]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [24]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_8646 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8647 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_8648 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_8646 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_8649 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>5  (
    .I0(\picorv32/reg_op1_24_BRB0_9874 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_24_BRB2_9875 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_24_BRB5_9876 ),
    .O(\picorv32/reg_op1_24 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [23]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [23]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_8650 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8651 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_8652 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_8650 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_8653 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>5  (
    .I0(\picorv32/reg_op1_23_BRB0_9877 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_23_BRB2_9878 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_23_BRB5_9879 ),
    .O(\picorv32/reg_op1_23 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [22]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [22]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_8654 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8655 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_8656 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_8654 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_8657 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>5  (
    .I0(\picorv32/reg_op1_22_BRB0_9880 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_22_BRB2_9881 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_22_BRB5_9882 ),
    .O(\picorv32/reg_op1_22 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [21]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [21]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_8658 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8659 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_8660 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_8658 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_8661 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>5  (
    .I0(\picorv32/reg_op1_21_BRB0_9883 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_21_BRB2_9884 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_21_BRB5_9885 ),
    .O(\picorv32/reg_op1_21 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [20]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [20]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_8662 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8663 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_8664 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_8662 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_8665 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>5  (
    .I0(\picorv32/reg_op1_20_BRB0_9886 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_20_BRB2_9887 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_20_BRB5_9888 ),
    .O(\picorv32/reg_op1_20 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [1]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1_8666 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2  (
    .I0(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_2 ),
    .I3(\picorv32/reg_op1_5 ),
    .I4(\picorv32/reg_op1_0 ),
    .I5(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_8667 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_8667 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1_8666 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_8668 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>4  (
    .I0(\picorv32/reg_op1_1_BRB5_9950 ),
    .I1(\picorv32/reg_op1_1_BRB2_9949 ),
    .I2(\picorv32/reg_op1_1_BRB0_9948 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_30_BRB1_9803 ),
    .O(\picorv32/reg_op1_1 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [19]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [19]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_8669 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8670 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_8671 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_8669 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_8672 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>5  (
    .I0(\picorv32/reg_op1_19_BRB0_9889 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_19_BRB2_9890 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_19_BRB5_9891 ),
    .O(\picorv32/reg_op1_19 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [18]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [18]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_8673 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8674 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_8675 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_8673 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_8676 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>5  (
    .I0(\picorv32/reg_op1_18_BRB0_9892 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_18_BRB2_9893 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_18_BRB5_9894 ),
    .O(\picorv32/reg_op1_18 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [17]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [17]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_8677 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8678 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_8679 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_8677 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_8680 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>5  (
    .I0(\picorv32/reg_op1_17_BRB0_9895 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_17_BRB2_9896 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_17_BRB5_9897 ),
    .O(\picorv32/reg_op1_17 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [16]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [16]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_8681 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8682 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_8683 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_8681 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_8684 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>5  (
    .I0(\picorv32/reg_op1_16_BRB0_9898 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_16_BRB2_9899 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_16_BRB5_9900 ),
    .O(\picorv32/reg_op1_16 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [15]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [15]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_8685 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8686 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_8687 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_8685 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_8688 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>5  (
    .I0(\picorv32/reg_op1_15_BRB0_9901 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_15_BRB2_9902 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_15_BRB5_9903 ),
    .O(\picorv32/reg_op1_15 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [14]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [14]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_8689 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8690 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_8691 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_8689 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_8692 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>5  (
    .I0(\picorv32/reg_op1_14_BRB0_9904 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_14_BRB2_9905 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_14_BRB5_9906 ),
    .O(\picorv32/reg_op1_14 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [13]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [13]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_8693 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8694 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_8695 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_8693 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_8696 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>5  (
    .I0(\picorv32/reg_op1_13_BRB0_9907 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_13_BRB2_9908 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_13_BRB5_9909 ),
    .O(\picorv32/reg_op1_13 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [12]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [12]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_8697 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8698 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_8699 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_8697 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_8700 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>5  (
    .I0(\picorv32/reg_op1_12_BRB0_9910 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_12_BRB2_9911 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_12_BRB5_9912 ),
    .O(\picorv32/reg_op1_12 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [11]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [11]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_8701 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8702 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_8703 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_8701 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_8704 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>5  (
    .I0(\picorv32/reg_op1_11_BRB0_9913 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_11_BRB2_9914 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_11_BRB5_9915 ),
    .O(\picorv32/reg_op1_11 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6664 ),
    .I2(\picorv32/reg_pc [10]),
    .I3(\picorv32/instr_lui_6112 ),
    .I4(\picorv32/cpuregs_rs1 [10]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3_8705 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8706 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_8707 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3_8705 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_8708 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6  (
    .I0(\picorv32/reg_op1_10_BRB0_9916 ),
    .I1(\picorv32/reg_op1_30_BRB1_9803 ),
    .I2(\picorv32/reg_op1_10_BRB2_9917 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_10_BRB5_9918 ),
    .O(\picorv32/reg_op1_10 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/reg_op1_1 ),
    .I5(\picorv32/reg_op1_4 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_8709 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>3  (
    .I0(\picorv32/reg_op1_0_BRB5_9953 ),
    .I1(\picorv32/reg_op1_0_BRB2_9952 ),
    .I2(\picorv32/reg_op1_0_BRB0_9951 ),
    .I3(\picorv32/reg_op1_30_BRB3_9805 ),
    .I4(\picorv32/reg_op1_30_BRB4_9806 ),
    .I5(\picorv32/reg_op1_30_BRB1_9803 ),
    .O(\picorv32/reg_op1_0 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \picorv32/_n2161  (
    .I0(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I1(\picorv32/alu_add_sub [0]),
    .I2(N1401),
    .I3(\picorv32/is_compare ),
    .I4(\picorv32/alu_out_0_5644 ),
    .O(\picorv32/_n2161_5611 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<9>  (
    .I0(\picorv32/alu_add_sub [23]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1421),
    .O(\picorv32/_n2160 [9])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<8>  (
    .I0(\picorv32/alu_add_sub [24]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1441),
    .O(\picorv32/_n2160 [8])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<7>  (
    .I0(\picorv32/alu_add_sub [25]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1461),
    .O(\picorv32/_n2160 [7])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<6>  (
    .I0(\picorv32/alu_add_sub [26]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1481),
    .O(\picorv32/_n2160 [6])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<5>  (
    .I0(\picorv32/alu_add_sub [27]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1501),
    .O(\picorv32/_n2160 [5])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<4>  (
    .I0(\picorv32/alu_add_sub [28]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1521),
    .O(\picorv32/_n2160 [4])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<3>  (
    .I0(\picorv32/alu_add_sub [29]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1541),
    .O(\picorv32/_n2160 [3])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<31>  (
    .I0(\picorv32/alu_add_sub [1]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1561),
    .O(\picorv32/_n2160 [31])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<30>  (
    .I0(\picorv32/alu_add_sub [2]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1581),
    .O(\picorv32/_n2160 [30])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<2>  (
    .I0(\picorv32/alu_add_sub [30]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1601),
    .O(\picorv32/_n2160 [2])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<29>  (
    .I0(\picorv32/alu_add_sub [3]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1621),
    .O(\picorv32/_n2160 [29])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<28>  (
    .I0(\picorv32/alu_add_sub [4]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1641),
    .O(\picorv32/_n2160 [28])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<27>  (
    .I0(\picorv32/alu_add_sub [5]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1661),
    .O(\picorv32/_n2160 [27])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<26>  (
    .I0(\picorv32/alu_add_sub [6]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N1681),
    .O(\picorv32/_n2160 [26])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<25>  (
    .I0(\picorv32/alu_add_sub [7]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N170),
    .O(\picorv32/_n2160 [25])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<24>  (
    .I0(\picorv32/alu_add_sub [8]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N172),
    .O(\picorv32/_n2160 [24])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<23>  (
    .I0(\picorv32/alu_add_sub [9]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N174),
    .O(\picorv32/_n2160 [23])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<22>  (
    .I0(\picorv32/alu_add_sub [10]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N176),
    .O(\picorv32/_n2160 [22])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<21>  (
    .I0(\picorv32/alu_add_sub [11]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N178),
    .O(\picorv32/_n2160 [21])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<20>  (
    .I0(\picorv32/alu_add_sub [12]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N180),
    .O(\picorv32/_n2160 [20])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<1>  (
    .I0(\picorv32/alu_add_sub [31]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N182),
    .O(\picorv32/_n2160 [1])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<19>  (
    .I0(\picorv32/alu_add_sub [13]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N184),
    .O(\picorv32/_n2160 [19])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<18>  (
    .I0(\picorv32/alu_add_sub [14]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N186),
    .O(\picorv32/_n2160 [18])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<17>  (
    .I0(\picorv32/alu_add_sub [15]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N188),
    .O(\picorv32/_n2160 [17])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<16>  (
    .I0(\picorv32/alu_add_sub [16]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N190),
    .O(\picorv32/_n2160 [16])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<15>  (
    .I0(\picorv32/alu_add_sub [17]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N192),
    .O(\picorv32/_n2160 [15])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<14>  (
    .I0(\picorv32/alu_add_sub [18]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N194),
    .O(\picorv32/_n2160 [14])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<13>  (
    .I0(\picorv32/alu_add_sub [19]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N196),
    .O(\picorv32/_n2160 [13])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<12>  (
    .I0(\picorv32/alu_add_sub [20]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N198),
    .O(\picorv32/_n2160 [12])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<11>  (
    .I0(\picorv32/alu_add_sub [21]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N200),
    .O(\picorv32/_n2160 [11])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \picorv32/_n2160<10>  (
    .I0(\picorv32/alu_add_sub [22]),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 ),
    .I2(N2021),
    .O(\picorv32/_n2160 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT26_SW0  (
    .I0(basesoc_timer0_zero_pending_1627),
    .I1(basesoc_timer0_eventmanager_storage_full_1581),
    .O(N2041)
  );
  LUT6 #(
    .INIT ( 64'hAAA0888088808880 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT26  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I2(\picorv32/irq_pending [4]),
    .I3(N2041),
    .I4(\picorv32/irq_mask [4]),
    .I5(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT25_SW0  (
    .I0(basesoc_uart_eventmanager_storage_full[1]),
    .I1(basesoc_uart_rx_pending_1624),
    .I2(basesoc_uart_eventmanager_storage_full[0]),
    .I3(basesoc_uart_tx_pending_1623),
    .O(N2061)
  );
  LUT6 #(
    .INIT ( 64'hAAA0888088808880 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT25  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I2(\picorv32/irq_pending [3]),
    .I3(N2061),
    .I4(\picorv32/irq_mask [3]),
    .I5(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5797 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5796 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5798 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12  (
    .I0(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5799 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5800 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5801 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5812 ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5824 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_8746 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5807 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5806 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_8747 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14  (
    .I0(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_8747 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5808 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5809 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5810 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5811 ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5823 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_8748 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5818 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5817 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5819 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5820 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5821 ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5822 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_8749 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5795 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5805 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5804 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5802 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5803 ),
    .I5(\picorv32/timer[31]_reduce_or_376_o ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_8750 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5816 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5815 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5813 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5814 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_8750 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_8751 )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5825 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5826 ),
    .I2(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_8749 ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_8748 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_8746 ),
    .I5(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_8751 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18_8752 )
  );
  LUT6 #(
    .INIT ( 64'hFF00A000CC008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT19  (
    .I0(\picorv32/irq_mask [0]),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(sys_rst_INV_439_o_2308),
    .I4(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I5(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18_8752 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state_FSM_FFd1-In_SW0  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/cpu_state_FSM_FFd2-In21_5307 ),
    .O(N2081)
  );
  LUT6 #(
    .INIT ( 64'h8888888880800080 ))
  \picorv32/cpu_state_FSM_FFd1-In  (
    .I0(\picorv32/decoder_pseudo_trigger_BRB0_9718 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9780 ),
    .I2(\picorv32/decoder_pseudo_trigger_BRB3_9721 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .I5(\picorv32/cpu_state_FSM_FFd1_BRB5_9782 ),
    .O(\picorv32/cpu_state_FSM_FFd1 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/Mmux_cpu_state[7]_cpu_state[7]_MUX_2070_o1_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd7-In21_4531 ),
    .I1(\picorv32/irq_active_6510 ),
    .O(N2101)
  );
  LUT6 #(
    .INIT ( 64'h888880008A8A8A0A ))
  \picorv32/Mmux_cpu_state[7]_cpu_state[7]_MUX_2070_o1  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/irq_pending [2]),
    .I2(\picorv32/irq_mask [2]),
    .I3(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I4(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I5(N2101),
    .O(\picorv32/cpu_state[7]_cpu_state[7]_MUX_2070_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/cpu_state_FSM_FFd2-In_SW0  (
    .I0(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ),
    .I1(\picorv32/n0568 ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I4(\picorv32/cpu_state_FSM_FFd2-In21_5307 ),
    .I5(\picorv32/is_slli_srli_srai_6440 ),
    .O(N2121)
  );
  LUT6 #(
    .INIT ( 64'h8080008088888888 ))
  \picorv32/cpu_state_FSM_FFd2-In  (
    .I0(\picorv32/decoder_pseudo_trigger_BRB0_9718 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9780 ),
    .I2(\picorv32/decoder_pseudo_trigger_BRB4_9722 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .I5(\picorv32/cpu_state_FSM_FFd2_BRB5_9781 ),
    .O(\picorv32/cpu_state_FSM_FFd2 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1  (
    .I0(\picorv32/decoded_imm [0]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8756 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1  (
    .I0(\picorv32/decoded_imm [5]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<5> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8757 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1  (
    .I0(\picorv32/decoded_imm [6]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<6> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8758 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1  (
    .I0(\picorv32/decoded_imm [7]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<7> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8759 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1  (
    .I0(\picorv32/decoded_imm [8]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<8> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8760 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1  (
    .I0(\picorv32/decoded_imm [9]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<9> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8761 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1  (
    .I0(\picorv32/decoded_imm [10]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<10> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8762 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1  (
    .I0(\picorv32/decoded_imm [11]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<11> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8763 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1  (
    .I0(\picorv32/decoded_imm [12]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<12> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8764 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1  (
    .I0(\picorv32/decoded_imm [13]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<13> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8765 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1  (
    .I0(\picorv32/decoded_imm [14]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<14> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8766 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1  (
    .I0(\picorv32/decoded_imm [15]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<15> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8767 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1  (
    .I0(\picorv32/decoded_imm [16]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<16> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8768 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1  (
    .I0(\picorv32/decoded_imm [17]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<17> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8769 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1  (
    .I0(\picorv32/decoded_imm [18]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<18> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8770 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1  (
    .I0(\picorv32/decoded_imm [19]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<19> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8771 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1  (
    .I0(\picorv32/decoded_imm [20]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<20> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8772 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1  (
    .I0(\picorv32/decoded_imm [21]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<21> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8773 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1  (
    .I0(\picorv32/decoded_imm [22]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<22> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8774 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1  (
    .I0(\picorv32/decoded_imm [23]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<23> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8775 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1  (
    .I0(\picorv32/decoded_imm [24]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<24> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8776 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1  (
    .I0(\picorv32/decoded_imm [25]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<25> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8777 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1  (
    .I0(\picorv32/decoded_imm [26]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<26> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8778 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1  (
    .I0(\picorv32/decoded_imm [27]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<27> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8779 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1  (
    .I0(\picorv32/decoded_imm [28]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<28> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8780 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1  (
    .I0(\picorv32/decoded_imm [29]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<29> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8781 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1  (
    .I0(\picorv32/decoded_imm [30]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<30> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8782 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1  (
    .I0(\picorv32/decoded_imm [31]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<31> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8783 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F200000000 ))
  \picorv32/cpu_state_FSM_FFd3-In_SW0  (
    .I0(\picorv32/is_sll_srl_sra_6438 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ),
    .I2(\picorv32/is_slli_srli_srai_6440 ),
    .I3(\picorv32/is_sb_sh_sw ),
    .I4(\picorv32/n0568 ),
    .I5(\picorv32/cpu_state_FSM_FFd2-In21_5307 ),
    .O(N2141)
  );
  LUT6 #(
    .INIT ( 64'h3B0000000A000000 ))
  \picorv32/cpu_state_FSM_FFd3-In  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(sys_rst_INV_439_o_2308),
    .I4(\picorv32/cpu_state_FSM_FFd6-In1_4546 ),
    .I5(N2141),
    .O(\picorv32/cpu_state_FSM_FFd3-In_5301 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [7]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [7]),
    .I4(\picorv32/count_instr [7]),
    .I5(\picorv32/instr_rdinstr_6114 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_8785 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2  (
    .I0(\picorv32/count_cycle [7]),
    .I1(\picorv32/instr_rdcycle_6116 ),
    .I2(\picorv32/count_instr [39]),
    .I3(\picorv32/instr_rdinstrh_6113 ),
    .I4(\picorv32/count_cycle [39]),
    .I5(\picorv32/instr_rdcycleh_6115 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_8786 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1  (
    .I0(\picorv32/instr_maskirq_6442 ),
    .I1(\picorv32/irq_mask [15]),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/timer [15]),
    .I4(\picorv32/count_instr [47]),
    .I5(\picorv32/instr_rdinstrh_6113 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_8788 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2  (
    .I0(\picorv32/count_cycle [47]),
    .I1(\picorv32/instr_rdcycleh_6115 ),
    .I2(\picorv32/count_instr [15]),
    .I3(\picorv32/instr_rdinstr_6114 ),
    .I4(\picorv32/count_cycle [15]),
    .I5(\picorv32/instr_rdcycle_6116 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I3(\picorv32/reg_op1_15 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_8790 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_8791 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1  (
    .I0(\picorv32/latched_rd [4]),
    .I1(\picorv32/latched_rd [5]),
    .I2(\picorv32/latched_rd [2]),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/latched_rd [0]),
    .I5(\picorv32/latched_rd [1]),
    .O(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o2  (
    .I0(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I3(\picorv32/latched_branch_6514 ),
    .I4(\picorv32/latched_store_6516 ),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1_8793 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o3  (
    .I0(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1_8793 ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/resetn_latched_rd[5]_AND_765_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/mem_rdata_q [22]),
    .I3(\picorv32/mem_rdata_q [19]),
    .I4(\picorv32/mem_rdata_q [18]),
    .I5(\picorv32/mem_rdata_q [17]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12_8794 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/mem_rdata_q [16]),
    .I2(\picorv32/mem_rdata_q [14]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o13 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out27_SW0  (
    .I0(\picorv32/instr_jalr_6100 ),
    .I1(\picorv32/instr_jal_6110 ),
    .O(N2161)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out27  (
    .I0(\picorv32/instr_sub_6329 ),
    .I1(\picorv32/instr_add_6330 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_auipc_6111 ),
    .I4(\picorv32/instr_addi_6334 ),
    .I5(N2161),
    .O(\picorv32/instr_lui_reduce_or_153_o )
  );
  LUT4 #(
    .INIT ( 16'hFFCA ))
  \picorv32/alu_out_0  (
    .I0(\picorv32/is_sltiu_bltu_sltu_6662 ),
    .I1(\picorv32/instr_bgeu_6335 ),
    .I2(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I3(N2341),
    .O(\picorv32/alu_out_0_5644 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out71  (
    .I0(\picorv32/timer [11]),
    .I1(\picorv32/timer [10]),
    .I2(\picorv32/timer [13]),
    .I3(\picorv32/timer [12]),
    .I4(\picorv32/timer [15]),
    .I5(\picorv32/timer [14]),
    .O(\picorv32/out7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out72  (
    .I0(\picorv32/timer [5]),
    .I1(\picorv32/timer [4]),
    .I2(\picorv32/timer [7]),
    .I3(\picorv32/timer [6]),
    .I4(\picorv32/timer [9]),
    .I5(\picorv32/timer [8]),
    .O(\picorv32/out71_8799 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out73  (
    .I0(\picorv32/timer [23]),
    .I1(\picorv32/timer [22]),
    .I2(\picorv32/timer [25]),
    .I3(\picorv32/timer [24]),
    .I4(\picorv32/timer [27]),
    .I5(\picorv32/timer [26]),
    .O(\picorv32/out72_8800 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out74  (
    .I0(\picorv32/timer [17]),
    .I1(\picorv32/timer [16]),
    .I2(\picorv32/timer [19]),
    .I3(\picorv32/timer [18]),
    .I4(\picorv32/timer [21]),
    .I5(\picorv32/timer [20]),
    .O(\picorv32/out73_8801 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out75  (
    .I0(\picorv32/timer [29]),
    .I1(\picorv32/timer [28]),
    .O(\picorv32/out74_8802 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out76  (
    .I0(\picorv32/timer [31]),
    .I1(\picorv32/timer [30]),
    .I2(\picorv32/timer [1]),
    .I3(\picorv32/timer [0]),
    .I4(\picorv32/timer [3]),
    .I5(\picorv32/timer [2]),
    .O(\picorv32/out75_8803 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out77  (
    .I0(\picorv32/out74_8802 ),
    .I1(\picorv32/out75_8803 ),
    .I2(\picorv32/out7 ),
    .I3(\picorv32/out71_8799 ),
    .I4(\picorv32/out72_8800 ),
    .I5(\picorv32/out73_8801 ),
    .O(\picorv32/timer[31]_reduce_or_376_o )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0>1  (
    .I0(\picorv32/is_slli_srli_srai_6440 ),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1  (
    .I0(\picorv32/pcpi_insn[26] ),
    .I1(\picorv32/pcpi_insn[6] ),
    .I2(\picorv32/pcpi_insn[29] ),
    .I3(\picorv32/pcpi_insn[28] ),
    .I4(\picorv32/pcpi_insn[27] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1_8805 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2  (
    .I0(\picorv32/pcpi_valid_6226 ),
    .I1(\picorv32/pcpi_insn[0] ),
    .I2(\picorv32/pcpi_insn[1] ),
    .I3(\picorv32/pcpi_insn[30] ),
    .I4(\picorv32/pcpi_insn[31] ),
    .I5(\picorv32/pcpi_insn[4] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2_8806 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3  (
    .I0(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1_8805 ),
    .I1(\picorv32/pcpi_insn[3] ),
    .I2(\picorv32/pcpi_insn[25] ),
    .I3(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2_8806 ),
    .I4(\picorv32/pcpi_insn[5] ),
    .I5(\picorv32/pcpi_insn[2] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3_8807 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv4  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3_8807 ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1  (
    .I0(\picorv32/reg_op2_30_6066 ),
    .I1(\picorv32/reg_op2_3_5508 ),
    .I2(\picorv32/reg_op2_29_6065 ),
    .I3(\picorv32/reg_op2_2_5507 ),
    .I4(\picorv32/reg_op2_27_6063 ),
    .I5(\picorv32/reg_op2_28_6064 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1_8808 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2  (
    .I0(\picorv32/reg_op2_8_6044 ),
    .I1(\picorv32/reg_op2_9_6045 ),
    .I2(\picorv32/reg_op2_6_5511 ),
    .I3(\picorv32/reg_op2_7_5512 ),
    .I4(\picorv32/reg_op2_4_5509 ),
    .I5(\picorv32/reg_op2_5_5510 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2_8809 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3  (
    .I0(\picorv32/reg_op2_1_5506 ),
    .I1(\picorv32/reg_op2_20_6056 ),
    .I2(\picorv32/reg_op2_18_6054 ),
    .I3(\picorv32/reg_op2_19_6055 ),
    .I4(\picorv32/reg_op2_16_6052 ),
    .I5(\picorv32/reg_op2_17_6053 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3_8810 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4  (
    .I0(\picorv32/reg_op2_25_6061 ),
    .I1(\picorv32/reg_op2_26_6062 ),
    .I2(\picorv32/reg_op2_23_6059 ),
    .I3(\picorv32/reg_op2_24_6060 ),
    .I4(\picorv32/reg_op2_21_6057 ),
    .I5(\picorv32/reg_op2_22_6058 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4_8811 )
  );
  LUT5 #(
    .INIT ( 32'hEAEA4840 ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o8  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/reg_op2_31_6067 ),
    .I3(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_8812 ),
    .I4(\picorv32/pcpi_div/instr_rem_7856 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1  (
    .I0(\picorv32/pcpi_insn[26] ),
    .I1(\picorv32/pcpi_insn[6] ),
    .I2(\picorv32/pcpi_insn[28] ),
    .I3(\picorv32/pcpi_insn[27] ),
    .I4(\picorv32/pcpi_insn[30] ),
    .I5(\picorv32/pcpi_insn[29] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1_8813 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2  (
    .I0(\picorv32/pcpi_insn[3] ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I2(\picorv32/pcpi_valid_6226 ),
    .I3(\picorv32/pcpi_insn[2] ),
    .I4(\picorv32/pcpi_insn[0] ),
    .I5(\picorv32/pcpi_insn[31] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2_8814 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3  (
    .I0(\picorv32/pcpi_insn[4] ),
    .I1(\picorv32/pcpi_insn[1] ),
    .I2(\picorv32/pcpi_insn[5] ),
    .I3(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2_8814 ),
    .I4(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1_8813 ),
    .I5(\picorv32/pcpi_insn[25] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3_8815 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv4  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3_8815 ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1  (
    .I0(\picorv32/pcpi_div/running_7859 ),
    .I1(\picorv32/pcpi_div/quotient_msk [0]),
    .I2(\picorv32/pcpi_div/quotient_msk [1]),
    .I3(\picorv32/pcpi_div/quotient_msk [2]),
    .I4(\picorv32/pcpi_div/quotient_msk [3]),
    .I5(\picorv32/pcpi_div/quotient_msk [4]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1_8816 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2  (
    .I0(\picorv32/pcpi_div/quotient_msk [6]),
    .I1(\picorv32/pcpi_div/quotient_msk [5]),
    .I2(\picorv32/pcpi_div/quotient_msk [7]),
    .I3(\picorv32/pcpi_div/quotient_msk [8]),
    .I4(\picorv32/pcpi_div/quotient_msk [9]),
    .I5(\picorv32/pcpi_div/quotient_msk [10]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2_8817 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3  (
    .I0(\picorv32/pcpi_div/quotient_msk [12]),
    .I1(\picorv32/pcpi_div/quotient_msk [11]),
    .I2(\picorv32/pcpi_div/quotient_msk [13]),
    .I3(\picorv32/pcpi_div/quotient_msk [14]),
    .I4(\picorv32/pcpi_div/quotient_msk [15]),
    .I5(\picorv32/pcpi_div/quotient_msk [16]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3_8818 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4  (
    .I0(\picorv32/pcpi_div/quotient_msk [18]),
    .I1(\picorv32/pcpi_div/quotient_msk [17]),
    .I2(\picorv32/pcpi_div/quotient_msk [19]),
    .I3(\picorv32/pcpi_div/quotient_msk [20]),
    .I4(\picorv32/pcpi_div/quotient_msk [21]),
    .I5(\picorv32/pcpi_div/quotient_msk [22]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4_8819 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5  (
    .I0(\picorv32/pcpi_div/quotient_msk [24]),
    .I1(\picorv32/pcpi_div/quotient_msk [23]),
    .I2(\picorv32/pcpi_div/quotient_msk [25]),
    .I3(\picorv32/pcpi_div/quotient_msk [26]),
    .I4(\picorv32/pcpi_div/quotient_msk [27]),
    .I5(\picorv32/pcpi_div/quotient_msk [28]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5_8820 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6  (
    .I0(\picorv32/pcpi_div/quotient_msk [30]),
    .I1(\picorv32/pcpi_div/quotient_msk [29]),
    .I2(\picorv32/pcpi_div/quotient_msk [31]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6_8821 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o7  (
    .I0(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1_8816 ),
    .I1(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2_8817 ),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3_8818 ),
    .I3(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4_8819 ),
    .I4(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5_8820 ),
    .I5(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6_8821 ),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_31),
    .I(base50_clk)
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   user_btn5_IBUF (
    .I(user_btn5),
    .O(user_btn5_IBUF_2)
  );
  IBUF   user_sw0_IBUF (
    .I(user_sw0),
    .O(user_sw0_IBUF_3)
  );
  IBUF   user_sw1_IBUF (
    .I(user_sw1),
    .O(user_sw1_IBUF_4)
  );
  IBUF   user_sw2_IBUF (
    .I(user_sw2),
    .O(user_sw2_IBUF_5)
  );
  IBUF   user_sw3_IBUF (
    .I(user_sw3),
    .O(user_sw3_IBUF_6)
  );
  IBUF   user_sw4_IBUF (
    .I(user_sw4),
    .O(user_sw4_IBUF_7)
  );
  IBUF   user_sw5_IBUF (
    .I(user_sw5),
    .O(user_sw5_IBUF_8)
  );
  IBUF   user_sw6_IBUF (
    .I(user_sw6),
    .O(user_sw6_IBUF_9)
  );
  IBUF   user_sw7_IBUF (
    .I(user_sw7),
    .O(user_sw7_IBUF_10)
  );
  IBUF   user_btn0_IBUF (
    .I(user_btn0),
    .O(user_btn0_IBUF_11)
  );
  IBUF   user_btn1_IBUF (
    .I(user_btn1),
    .O(user_btn1_IBUF_12)
  );
  IBUF   user_btn2_IBUF (
    .I(user_btn2),
    .O(user_btn2_IBUF_13)
  );
  IBUF   user_btn3_IBUF (
    .I(user_btn3),
    .O(user_btn3_IBUF_14)
  );
  IBUF   user_btn4_IBUF (
    .I(user_btn4),
    .O(user_btn4_IBUF_15)
  );
  IBUF   spiflash_miso_IBUF (
    .I(spiflash_miso),
    .O(spiflash_miso_IBUF_16)
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_335),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_336),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_337),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_338),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_339),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_340),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_341),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_342),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_343),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_344),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_345),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_346),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_347),
    .O(ddram_a[0])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_348),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_349),
    .O(ddram_ba[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_234),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_233),
    .O(ddram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_1622),
    .O(serial_tx)
  );
  OBUF   ddram_clock_p_OBUF (
    .I(ddram_clock_p_OBUF_364),
    .O(ddram_clock_p)
  );
  OBUF   ddram_clock_n_OBUF (
    .I(ddram_clock_n_OBUF_366),
    .O(ddram_clock_n)
  );
  OBUF   user_led0_OBUF (
    .I(leds_storage_full[0]),
    .O(user_led0)
  );
  OBUF   user_led1_OBUF (
    .I(leds_storage_full[1]),
    .O(user_led1)
  );
  OBUF   user_led2_OBUF (
    .I(leds_storage_full[2]),
    .O(user_led2)
  );
  OBUF   user_led3_OBUF (
    .I(leds_storage_full[3]),
    .O(user_led3)
  );
  OBUF   user_led4_OBUF (
    .I(leds_storage_full[4]),
    .O(user_led4)
  );
  OBUF   user_led5_OBUF (
    .I(leds_storage_full[5]),
    .O(user_led5)
  );
  OBUF   user_led6_OBUF (
    .I(leds_storage_full[6]),
    .O(user_led6)
  );
  OBUF   user_led7_OBUF (
    .I(leds_storage_full[7]),
    .O(user_led7)
  );
  OBUF   spiflash_cs_n_OBUF (
    .I(spiflash_cs_n_OBUF_2079),
    .O(spiflash_cs_n)
  );
  OBUF   spiflash_clk_OBUF (
    .I(spiflash_clk_OBUF_2074),
    .O(spiflash_clk)
  );
  OBUF   spiflash_mosi_OBUF (
    .I(spiflash_mosi_OBUF_2080),
    .O(spiflash_mosi)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_350),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_351),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_352),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_353),
    .O(ddram_we_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_rx_busy_glue_set_8874),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_busy_192)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_8875),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_934)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_pending (
    .C(sys_clk),
    .D(basesoc_uart_tx_pending_glue_set_8876),
    .R(sys_rst),
    .Q(basesoc_uart_tx_pending_1623)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_tx_busy_glue_set_8877),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_busy_1621)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_rx_fifo_readable_glue_set_8878),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_readable_1626)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_pending (
    .C(sys_clk),
    .D(basesoc_uart_rx_pending_glue_set_8879),
    .R(sys_rst),
    .Q(basesoc_uart_rx_pending_1624)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_pending (
    .C(sys_clk),
    .D(eventsourceprocess1_pending_glue_set_8880),
    .R(sys_rst),
    .Q(eventsourceprocess1_pending_1629)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_pending (
    .C(sys_clk),
    .D(basesoc_timer0_zero_pending_glue_set_8881),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_pending_1627)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_pending (
    .C(sys_clk),
    .D(eventsourceprocess0_pending_glue_set_8882),
    .R(sys_rst),
    .Q(eventsourceprocess0_pending_1628)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_pending (
    .C(sys_clk),
    .D(eventsourceprocess4_pending_glue_set_8883),
    .R(sys_rst),
    .Q(eventsourceprocess4_pending_1632)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_pending (
    .C(sys_clk),
    .D(eventsourceprocess2_pending_glue_set_8884),
    .R(sys_rst),
    .Q(eventsourceprocess2_pending_1630)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_pending (
    .C(sys_clk),
    .D(eventsourceprocess3_pending_glue_set_8885),
    .R(sys_rst),
    .Q(eventsourceprocess3_pending_1631)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n1 (
    .C(sys_clk),
    .D(spiflash_cs_n1_glue_rst_8886),
    .S(sys_rst),
    .Q(spiflash_cs_n1_1633)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_8887),
    .R(sys_rst),
    .Q(spiflash_bus_ack_1634)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_8888),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_1635)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8889),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_1636)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_8890),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_1639)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_8891),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_1637)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8892),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_1638)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8893),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_1642)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8894),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_1640)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_8895),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_1641)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_8896),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_1651)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_8897),
    .R(sys_rst),
    .Q(basesoc_grant_1652)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_tx_fifo_readable_glue_set_8898),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_readable_1625)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_cke_glue_set (
    .I0(ddrphy_record0_cke_BRB0_9636),
    .I1(ddrphy_record0_cke_BRB1_9637),
    .O(ddrphy_record0_cke)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_ras_n (
    .C(sdram_half_clk),
    .D(ddrphy_record0_ras_n_glue_set_8899),
    .Q(ddrphy_record0_ras_n_359)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cas_n (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cas_n_glue_set_8900),
    .Q(ddrphy_record0_cas_n_358)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_ras_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_ras_n_glue_set_8901),
    .Q(ddrphy_record1_ras_n_362)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_we_n (
    .C(sdram_half_clk),
    .D(ddrphy_record0_we_n_glue_set_8902),
    .Q(ddrphy_record0_we_n_360)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_cas_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_cas_n_glue_set_8903),
    .Q(ddrphy_record1_cas_n_361)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_we_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_we_n_glue_set_8904),
    .Q(ddrphy_record1_we_n_363)
  );
  FDS   serial_tx_6784 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_8905),
    .S(sys_rst),
    .Q(serial_tx_OBUF_1622)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count_0_glue_set_8906),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_8907),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_8908),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_8909),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_8910),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_8911),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_8912),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_8913),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_8914),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_8915),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR   \picorv32/pcpi_div/running  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/running_glue_set_8918 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_div/running_7859 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt  (
    .I0(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8919 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<1>_rt  (
    .I0(spiflash_clk1_1132),
    .O(\Madd_n3906_cy<1>_rt_8920 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<2>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_1_1694),
    .O(\Madd_n3906_cy<2>_rt_8921 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_1693),
    .O(\Madd_n3906_cy<3>_rt_8922 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_1692),
    .O(\Madd_n3906_cy<4>_rt_8923 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_1691),
    .O(\Madd_n3906_cy<5>_rt_8924 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_1690),
    .O(\Madd_n3906_cy<6>_rt_8925 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_1689),
    .O(\Madd_n3906_cy<7>_rt_8926 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_1688),
    .O(\Madd_n3906_cy<8>_rt_8927 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_1687),
    .O(\Madd_n3906_cy<9>_rt_8928 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_1686),
    .O(\Madd_n3906_cy<10>_rt_8929 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_1685),
    .O(\Madd_n3906_cy<11>_rt_8930 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_1684),
    .O(\Madd_n3906_cy<12>_rt_8931 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_1683),
    .O(\Madd_n3906_cy<13>_rt_8932 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_1682),
    .O(\Madd_n3906_cy<14>_rt_8933 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_1681),
    .O(\Madd_n3906_cy<15>_rt_8934 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_1680),
    .O(\Madd_n3906_cy<16>_rt_8935 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_1679),
    .O(\Madd_n3906_cy<17>_rt_8936 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_1678),
    .O(\Madd_n3906_cy<18>_rt_8937 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_1677),
    .O(\Madd_n3906_cy<19>_rt_8938 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_1676),
    .O(\Madd_n3906_cy<20>_rt_8939 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_1675),
    .O(\Madd_n3906_cy<21>_rt_8940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_1674),
    .O(\Madd_n3906_cy<22>_rt_8941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_1673),
    .O(\Madd_n3906_cy<23>_rt_8942 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_8943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8944 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8945 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8947 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8948 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8950 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8952 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8953 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8954 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8955 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8956 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8957 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8958 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8959 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8960 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8961 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8962 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8963 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8964 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8965 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8967 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8968 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8970 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8971 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8973 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<62>_rt  (
    .I0(\picorv32/count_cycle [62]),
    .O(\picorv32/Mcount_count_cycle_cy<62>_rt_8974 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<61>_rt  (
    .I0(\picorv32/count_cycle [61]),
    .O(\picorv32/Mcount_count_cycle_cy<61>_rt_8975 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<60>_rt  (
    .I0(\picorv32/count_cycle [60]),
    .O(\picorv32/Mcount_count_cycle_cy<60>_rt_8976 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<59>_rt  (
    .I0(\picorv32/count_cycle [59]),
    .O(\picorv32/Mcount_count_cycle_cy<59>_rt_8977 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<58>_rt  (
    .I0(\picorv32/count_cycle [58]),
    .O(\picorv32/Mcount_count_cycle_cy<58>_rt_8978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<57>_rt  (
    .I0(\picorv32/count_cycle [57]),
    .O(\picorv32/Mcount_count_cycle_cy<57>_rt_8979 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<56>_rt  (
    .I0(\picorv32/count_cycle [56]),
    .O(\picorv32/Mcount_count_cycle_cy<56>_rt_8980 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<55>_rt  (
    .I0(\picorv32/count_cycle [55]),
    .O(\picorv32/Mcount_count_cycle_cy<55>_rt_8981 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<54>_rt  (
    .I0(\picorv32/count_cycle [54]),
    .O(\picorv32/Mcount_count_cycle_cy<54>_rt_8982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<53>_rt  (
    .I0(\picorv32/count_cycle [53]),
    .O(\picorv32/Mcount_count_cycle_cy<53>_rt_8983 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<52>_rt  (
    .I0(\picorv32/count_cycle [52]),
    .O(\picorv32/Mcount_count_cycle_cy<52>_rt_8984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<51>_rt  (
    .I0(\picorv32/count_cycle [51]),
    .O(\picorv32/Mcount_count_cycle_cy<51>_rt_8985 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<50>_rt  (
    .I0(\picorv32/count_cycle [50]),
    .O(\picorv32/Mcount_count_cycle_cy<50>_rt_8986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<49>_rt  (
    .I0(\picorv32/count_cycle [49]),
    .O(\picorv32/Mcount_count_cycle_cy<49>_rt_8987 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<48>_rt  (
    .I0(\picorv32/count_cycle [48]),
    .O(\picorv32/Mcount_count_cycle_cy<48>_rt_8988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<47>_rt  (
    .I0(\picorv32/count_cycle [47]),
    .O(\picorv32/Mcount_count_cycle_cy<47>_rt_8989 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<46>_rt  (
    .I0(\picorv32/count_cycle [46]),
    .O(\picorv32/Mcount_count_cycle_cy<46>_rt_8990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<45>_rt  (
    .I0(\picorv32/count_cycle [45]),
    .O(\picorv32/Mcount_count_cycle_cy<45>_rt_8991 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<44>_rt  (
    .I0(\picorv32/count_cycle [44]),
    .O(\picorv32/Mcount_count_cycle_cy<44>_rt_8992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<43>_rt  (
    .I0(\picorv32/count_cycle [43]),
    .O(\picorv32/Mcount_count_cycle_cy<43>_rt_8993 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<42>_rt  (
    .I0(\picorv32/count_cycle [42]),
    .O(\picorv32/Mcount_count_cycle_cy<42>_rt_8994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<41>_rt  (
    .I0(\picorv32/count_cycle [41]),
    .O(\picorv32/Mcount_count_cycle_cy<41>_rt_8995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<40>_rt  (
    .I0(\picorv32/count_cycle [40]),
    .O(\picorv32/Mcount_count_cycle_cy<40>_rt_8996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<39>_rt  (
    .I0(\picorv32/count_cycle [39]),
    .O(\picorv32/Mcount_count_cycle_cy<39>_rt_8997 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<38>_rt  (
    .I0(\picorv32/count_cycle [38]),
    .O(\picorv32/Mcount_count_cycle_cy<38>_rt_8998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<37>_rt  (
    .I0(\picorv32/count_cycle [37]),
    .O(\picorv32/Mcount_count_cycle_cy<37>_rt_8999 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<36>_rt  (
    .I0(\picorv32/count_cycle [36]),
    .O(\picorv32/Mcount_count_cycle_cy<36>_rt_9000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<35>_rt  (
    .I0(\picorv32/count_cycle [35]),
    .O(\picorv32/Mcount_count_cycle_cy<35>_rt_9001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<34>_rt  (
    .I0(\picorv32/count_cycle [34]),
    .O(\picorv32/Mcount_count_cycle_cy<34>_rt_9002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<33>_rt  (
    .I0(\picorv32/count_cycle [33]),
    .O(\picorv32/Mcount_count_cycle_cy<33>_rt_9003 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<32>_rt  (
    .I0(\picorv32/count_cycle [32]),
    .O(\picorv32/Mcount_count_cycle_cy<32>_rt_9004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<31>_rt  (
    .I0(\picorv32/count_cycle [31]),
    .O(\picorv32/Mcount_count_cycle_cy<31>_rt_9005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<30>_rt  (
    .I0(\picorv32/count_cycle [30]),
    .O(\picorv32/Mcount_count_cycle_cy<30>_rt_9006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<29>_rt  (
    .I0(\picorv32/count_cycle [29]),
    .O(\picorv32/Mcount_count_cycle_cy<29>_rt_9007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<28>_rt  (
    .I0(\picorv32/count_cycle [28]),
    .O(\picorv32/Mcount_count_cycle_cy<28>_rt_9008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<27>_rt  (
    .I0(\picorv32/count_cycle [27]),
    .O(\picorv32/Mcount_count_cycle_cy<27>_rt_9009 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<26>_rt  (
    .I0(\picorv32/count_cycle [26]),
    .O(\picorv32/Mcount_count_cycle_cy<26>_rt_9010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<25>_rt  (
    .I0(\picorv32/count_cycle [25]),
    .O(\picorv32/Mcount_count_cycle_cy<25>_rt_9011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<24>_rt  (
    .I0(\picorv32/count_cycle [24]),
    .O(\picorv32/Mcount_count_cycle_cy<24>_rt_9012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<23>_rt  (
    .I0(\picorv32/count_cycle [23]),
    .O(\picorv32/Mcount_count_cycle_cy<23>_rt_9013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<22>_rt  (
    .I0(\picorv32/count_cycle [22]),
    .O(\picorv32/Mcount_count_cycle_cy<22>_rt_9014 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<21>_rt  (
    .I0(\picorv32/count_cycle [21]),
    .O(\picorv32/Mcount_count_cycle_cy<21>_rt_9015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<20>_rt  (
    .I0(\picorv32/count_cycle [20]),
    .O(\picorv32/Mcount_count_cycle_cy<20>_rt_9016 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<19>_rt  (
    .I0(\picorv32/count_cycle [19]),
    .O(\picorv32/Mcount_count_cycle_cy<19>_rt_9017 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<18>_rt  (
    .I0(\picorv32/count_cycle [18]),
    .O(\picorv32/Mcount_count_cycle_cy<18>_rt_9018 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<17>_rt  (
    .I0(\picorv32/count_cycle [17]),
    .O(\picorv32/Mcount_count_cycle_cy<17>_rt_9019 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<16>_rt  (
    .I0(\picorv32/count_cycle [16]),
    .O(\picorv32/Mcount_count_cycle_cy<16>_rt_9020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<15>_rt  (
    .I0(\picorv32/count_cycle [15]),
    .O(\picorv32/Mcount_count_cycle_cy<15>_rt_9021 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<14>_rt  (
    .I0(\picorv32/count_cycle [14]),
    .O(\picorv32/Mcount_count_cycle_cy<14>_rt_9022 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<13>_rt  (
    .I0(\picorv32/count_cycle [13]),
    .O(\picorv32/Mcount_count_cycle_cy<13>_rt_9023 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<12>_rt  (
    .I0(\picorv32/count_cycle [12]),
    .O(\picorv32/Mcount_count_cycle_cy<12>_rt_9024 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<11>_rt  (
    .I0(\picorv32/count_cycle [11]),
    .O(\picorv32/Mcount_count_cycle_cy<11>_rt_9025 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<10>_rt  (
    .I0(\picorv32/count_cycle [10]),
    .O(\picorv32/Mcount_count_cycle_cy<10>_rt_9026 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<9>_rt  (
    .I0(\picorv32/count_cycle [9]),
    .O(\picorv32/Mcount_count_cycle_cy<9>_rt_9027 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<8>_rt  (
    .I0(\picorv32/count_cycle [8]),
    .O(\picorv32/Mcount_count_cycle_cy<8>_rt_9028 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<7>_rt  (
    .I0(\picorv32/count_cycle [7]),
    .O(\picorv32/Mcount_count_cycle_cy<7>_rt_9029 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<6>_rt  (
    .I0(\picorv32/count_cycle [6]),
    .O(\picorv32/Mcount_count_cycle_cy<6>_rt_9030 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<5>_rt  (
    .I0(\picorv32/count_cycle [5]),
    .O(\picorv32/Mcount_count_cycle_cy<5>_rt_9031 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<4>_rt  (
    .I0(\picorv32/count_cycle [4]),
    .O(\picorv32/Mcount_count_cycle_cy<4>_rt_9032 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<3>_rt  (
    .I0(\picorv32/count_cycle [3]),
    .O(\picorv32/Mcount_count_cycle_cy<3>_rt_9033 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<2>_rt  (
    .I0(\picorv32/count_cycle [2]),
    .O(\picorv32/Mcount_count_cycle_cy<2>_rt_9034 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<1>_rt  (
    .I0(\picorv32/count_cycle [1]),
    .O(\picorv32/Mcount_count_cycle_cy<1>_rt_9035 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<62>_rt  (
    .I0(\picorv32/count_instr [62]),
    .O(\picorv32/Mcount_count_instr_cy<62>_rt_9036 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<61>_rt  (
    .I0(\picorv32/count_instr [61]),
    .O(\picorv32/Mcount_count_instr_cy<61>_rt_9037 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<60>_rt  (
    .I0(\picorv32/count_instr [60]),
    .O(\picorv32/Mcount_count_instr_cy<60>_rt_9038 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<59>_rt  (
    .I0(\picorv32/count_instr [59]),
    .O(\picorv32/Mcount_count_instr_cy<59>_rt_9039 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<58>_rt  (
    .I0(\picorv32/count_instr [58]),
    .O(\picorv32/Mcount_count_instr_cy<58>_rt_9040 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<57>_rt  (
    .I0(\picorv32/count_instr [57]),
    .O(\picorv32/Mcount_count_instr_cy<57>_rt_9041 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<56>_rt  (
    .I0(\picorv32/count_instr [56]),
    .O(\picorv32/Mcount_count_instr_cy<56>_rt_9042 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<55>_rt  (
    .I0(\picorv32/count_instr [55]),
    .O(\picorv32/Mcount_count_instr_cy<55>_rt_9043 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<54>_rt  (
    .I0(\picorv32/count_instr [54]),
    .O(\picorv32/Mcount_count_instr_cy<54>_rt_9044 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<53>_rt  (
    .I0(\picorv32/count_instr [53]),
    .O(\picorv32/Mcount_count_instr_cy<53>_rt_9045 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<52>_rt  (
    .I0(\picorv32/count_instr [52]),
    .O(\picorv32/Mcount_count_instr_cy<52>_rt_9046 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<51>_rt  (
    .I0(\picorv32/count_instr [51]),
    .O(\picorv32/Mcount_count_instr_cy<51>_rt_9047 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<50>_rt  (
    .I0(\picorv32/count_instr [50]),
    .O(\picorv32/Mcount_count_instr_cy<50>_rt_9048 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<49>_rt  (
    .I0(\picorv32/count_instr [49]),
    .O(\picorv32/Mcount_count_instr_cy<49>_rt_9049 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<48>_rt  (
    .I0(\picorv32/count_instr [48]),
    .O(\picorv32/Mcount_count_instr_cy<48>_rt_9050 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<47>_rt  (
    .I0(\picorv32/count_instr [47]),
    .O(\picorv32/Mcount_count_instr_cy<47>_rt_9051 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<46>_rt  (
    .I0(\picorv32/count_instr [46]),
    .O(\picorv32/Mcount_count_instr_cy<46>_rt_9052 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<45>_rt  (
    .I0(\picorv32/count_instr [45]),
    .O(\picorv32/Mcount_count_instr_cy<45>_rt_9053 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<44>_rt  (
    .I0(\picorv32/count_instr [44]),
    .O(\picorv32/Mcount_count_instr_cy<44>_rt_9054 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<43>_rt  (
    .I0(\picorv32/count_instr [43]),
    .O(\picorv32/Mcount_count_instr_cy<43>_rt_9055 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<42>_rt  (
    .I0(\picorv32/count_instr [42]),
    .O(\picorv32/Mcount_count_instr_cy<42>_rt_9056 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<41>_rt  (
    .I0(\picorv32/count_instr [41]),
    .O(\picorv32/Mcount_count_instr_cy<41>_rt_9057 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<40>_rt  (
    .I0(\picorv32/count_instr [40]),
    .O(\picorv32/Mcount_count_instr_cy<40>_rt_9058 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<39>_rt  (
    .I0(\picorv32/count_instr [39]),
    .O(\picorv32/Mcount_count_instr_cy<39>_rt_9059 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<38>_rt  (
    .I0(\picorv32/count_instr [38]),
    .O(\picorv32/Mcount_count_instr_cy<38>_rt_9060 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<37>_rt  (
    .I0(\picorv32/count_instr [37]),
    .O(\picorv32/Mcount_count_instr_cy<37>_rt_9061 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<36>_rt  (
    .I0(\picorv32/count_instr [36]),
    .O(\picorv32/Mcount_count_instr_cy<36>_rt_9062 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<35>_rt  (
    .I0(\picorv32/count_instr [35]),
    .O(\picorv32/Mcount_count_instr_cy<35>_rt_9063 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<34>_rt  (
    .I0(\picorv32/count_instr [34]),
    .O(\picorv32/Mcount_count_instr_cy<34>_rt_9064 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<33>_rt  (
    .I0(\picorv32/count_instr [33]),
    .O(\picorv32/Mcount_count_instr_cy<33>_rt_9065 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<32>_rt  (
    .I0(\picorv32/count_instr [32]),
    .O(\picorv32/Mcount_count_instr_cy<32>_rt_9066 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<31>_rt  (
    .I0(\picorv32/count_instr [31]),
    .O(\picorv32/Mcount_count_instr_cy<31>_rt_9067 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<30>_rt  (
    .I0(\picorv32/count_instr [30]),
    .O(\picorv32/Mcount_count_instr_cy<30>_rt_9068 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<29>_rt  (
    .I0(\picorv32/count_instr [29]),
    .O(\picorv32/Mcount_count_instr_cy<29>_rt_9069 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<28>_rt  (
    .I0(\picorv32/count_instr [28]),
    .O(\picorv32/Mcount_count_instr_cy<28>_rt_9070 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<27>_rt  (
    .I0(\picorv32/count_instr [27]),
    .O(\picorv32/Mcount_count_instr_cy<27>_rt_9071 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<26>_rt  (
    .I0(\picorv32/count_instr [26]),
    .O(\picorv32/Mcount_count_instr_cy<26>_rt_9072 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<25>_rt  (
    .I0(\picorv32/count_instr [25]),
    .O(\picorv32/Mcount_count_instr_cy<25>_rt_9073 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<24>_rt  (
    .I0(\picorv32/count_instr [24]),
    .O(\picorv32/Mcount_count_instr_cy<24>_rt_9074 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<23>_rt  (
    .I0(\picorv32/count_instr [23]),
    .O(\picorv32/Mcount_count_instr_cy<23>_rt_9075 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<22>_rt  (
    .I0(\picorv32/count_instr [22]),
    .O(\picorv32/Mcount_count_instr_cy<22>_rt_9076 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<21>_rt  (
    .I0(\picorv32/count_instr [21]),
    .O(\picorv32/Mcount_count_instr_cy<21>_rt_9077 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<20>_rt  (
    .I0(\picorv32/count_instr [20]),
    .O(\picorv32/Mcount_count_instr_cy<20>_rt_9078 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<19>_rt  (
    .I0(\picorv32/count_instr [19]),
    .O(\picorv32/Mcount_count_instr_cy<19>_rt_9079 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<18>_rt  (
    .I0(\picorv32/count_instr [18]),
    .O(\picorv32/Mcount_count_instr_cy<18>_rt_9080 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<17>_rt  (
    .I0(\picorv32/count_instr [17]),
    .O(\picorv32/Mcount_count_instr_cy<17>_rt_9081 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<16>_rt  (
    .I0(\picorv32/count_instr [16]),
    .O(\picorv32/Mcount_count_instr_cy<16>_rt_9082 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<15>_rt  (
    .I0(\picorv32/count_instr [15]),
    .O(\picorv32/Mcount_count_instr_cy<15>_rt_9083 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<14>_rt  (
    .I0(\picorv32/count_instr [14]),
    .O(\picorv32/Mcount_count_instr_cy<14>_rt_9084 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<13>_rt  (
    .I0(\picorv32/count_instr [13]),
    .O(\picorv32/Mcount_count_instr_cy<13>_rt_9085 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<12>_rt  (
    .I0(\picorv32/count_instr [12]),
    .O(\picorv32/Mcount_count_instr_cy<12>_rt_9086 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<11>_rt  (
    .I0(\picorv32/count_instr [11]),
    .O(\picorv32/Mcount_count_instr_cy<11>_rt_9087 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<10>_rt  (
    .I0(\picorv32/count_instr [10]),
    .O(\picorv32/Mcount_count_instr_cy<10>_rt_9088 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<9>_rt  (
    .I0(\picorv32/count_instr [9]),
    .O(\picorv32/Mcount_count_instr_cy<9>_rt_9089 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<8>_rt  (
    .I0(\picorv32/count_instr [8]),
    .O(\picorv32/Mcount_count_instr_cy<8>_rt_9090 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<7>_rt  (
    .I0(\picorv32/count_instr [7]),
    .O(\picorv32/Mcount_count_instr_cy<7>_rt_9091 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<6>_rt  (
    .I0(\picorv32/count_instr [6]),
    .O(\picorv32/Mcount_count_instr_cy<6>_rt_9092 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<5>_rt  (
    .I0(\picorv32/count_instr [5]),
    .O(\picorv32/Mcount_count_instr_cy<5>_rt_9093 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<4>_rt  (
    .I0(\picorv32/count_instr [4]),
    .O(\picorv32/Mcount_count_instr_cy<4>_rt_9094 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<3>_rt  (
    .I0(\picorv32/count_instr [3]),
    .O(\picorv32/Mcount_count_instr_cy<3>_rt_9095 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<2>_rt  (
    .I0(\picorv32/count_instr [2]),
    .O(\picorv32/Mcount_count_instr_cy<2>_rt_9096 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<1>_rt  (
    .I0(\picorv32/count_instr [1]),
    .O(\picorv32/Mcount_count_instr_cy<1>_rt_9097 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/_n1587<29>1  (
    .I0(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I1(\picorv32/reg_out [3]),
    .I2(\picorv32/latched_stalu_6515 ),
    .I3(\picorv32/alu_out_q [3]),
    .I4(\picorv32/reg_next_pc [3]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/_n1587<29>1_9125 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt  (
    .I0(\picorv32/_n1284 [0]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9126 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9127 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9128 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9129 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9130 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9131 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9132 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9133 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9134 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9135 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9136 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9137 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9138 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9139 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9140 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9141 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9142 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9143 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9144 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9145 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9146 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9147 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9148 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9149 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9150 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9151 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9152 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9153 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9154 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9155 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_xor<63>_rt  (
    .I0(\picorv32/count_cycle [63]),
    .O(\picorv32/Mcount_count_cycle_xor<63>_rt_9156 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_xor<63>_rt  (
    .I0(\picorv32/count_instr [63]),
    .O(\picorv32/Mcount_count_instr_xor<63>_rt_9157 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_9159 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt  (
    .I0(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_9160 )
  );
  LUT6 #(
    .INIT ( 64'hC8FAFAFAFAFAFAFA ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(sys_rst),
    .I2(_n5948_inv),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8889)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(_n5960_inv),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8893)
  );
  LUT6 #(
    .INIT ( 64'hC8FAFAFAFAFAFAFA ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(sys_rst),
    .I2(_n5956_inv),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8894)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  basesoc_uart_tx_pending_glue_set (
    .I0(basesoc_uart_tx_pending_1623),
    .I1(basesoc_uart_tx_clear),
    .I2(basesoc_uart_tx_old_trigger_693),
    .I3(basesoc_uart_tx_trigger),
    .O(basesoc_uart_tx_pending_glue_set_8876)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_uart_rx_pending_glue_set (
    .I0(basesoc_uart_rx_old_trigger_694),
    .I1(basesoc_uart_rx_fifo_readable_1626),
    .I2(basesoc_uart_rx_clear),
    .I3(basesoc_uart_rx_pending_1624),
    .O(basesoc_uart_rx_pending_glue_set_8879)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_bus_ack_glue_set (
    .I0(\spiflash_counter[8]_PWR_1_o_equal_1149_o ),
    .I1(spiflash_bus_ack_1634),
    .I2(\spiflash_counter[8]_PWR_1_o_equal_1148_o ),
    .O(spiflash_bus_ack_glue_set_8887)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_timer0_zero_pending_glue_set (
    .I0(basesoc_timer0_zero_trigger_INV_217_o),
    .I1(basesoc_timer0_zero_old_trigger_727),
    .I2(basesoc_timer0_zero_clear_2316),
    .I3(basesoc_timer0_zero_pending_1627),
    .O(basesoc_timer0_zero_pending_glue_set_8881)
  );
  LUT6 #(
    .INIT ( 64'hC8FAFAFAFAFAFAFA ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(sys_rst),
    .I2(_n5952_inv),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8892)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n1_glue_rst (
    .I0(spiflash_cs_n1_1633),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I3(\spiflash_counter[8]_PWR_1_o_equal_1148_o ),
    .O(spiflash_cs_n1_glue_rst_8886)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess1_pending_glue_set (
    .I0(waittimer1_done),
    .I1(eventsourceprocess1_old_trigger_729),
    .I2(eventsourceprocess1_clear),
    .I3(eventsourceprocess1_pending_1629),
    .O(eventsourceprocess1_pending_glue_set_8880)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess0_pending_glue_set (
    .I0(waittimer0_done),
    .I1(eventsourceprocess0_old_trigger_728),
    .I2(eventsourceprocess0_clear),
    .I3(eventsourceprocess0_pending_1628),
    .O(eventsourceprocess0_pending_glue_set_8882)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess4_pending_glue_set (
    .I0(waittimer4_done),
    .I1(eventsourceprocess4_old_trigger_732),
    .I2(eventsourceprocess4_clear),
    .I3(eventsourceprocess4_pending_1632),
    .O(eventsourceprocess4_pending_glue_set_8883)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess2_pending_glue_set (
    .I0(waittimer2_done),
    .I1(eventsourceprocess2_old_trigger_730),
    .I2(eventsourceprocess2_clear),
    .I3(eventsourceprocess2_pending_1630),
    .O(eventsourceprocess2_pending_glue_set_8884)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess3_pending_glue_set (
    .I0(waittimer3_done),
    .I1(eventsourceprocess3_old_trigger_731),
    .I2(eventsourceprocess3_clear),
    .I3(eventsourceprocess3_pending_1631),
    .O(eventsourceprocess3_pending_glue_set_8885)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \picorv32/pcpi_div/running_glue_set  (
    .I0(\picorv32/pcpi_div/running_7859 ),
    .I1(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/running_glue_set_8918 )
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  basesoc_uart_rx_fifo_readable_glue_set (
    .I0(n0086),
    .I1(basesoc_uart_rx_clear),
    .I2(basesoc_uart_rx_fifo_readable_1626),
    .O(basesoc_uart_rx_fifo_readable_glue_set_8878)
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  basesoc_uart_phy_tx_busy_glue_set (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_358_o11),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .O(basesoc_uart_phy_tx_busy_glue_set_8877)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(basesoc_sdram_time1[2]),
    .I5(\Result<2>22 ),
    .O(basesoc_sdram_time1_2_glue_set_8909)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd3_2654),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(basesoc_sdram_time1[3]),
    .I5(\Result<3>14 ),
    .O(basesoc_sdram_time1_3_glue_set_8910)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFBA ))
  basesoc_sdram_time0_2_glue_set (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[2]),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd3_2654),
    .I5(\Result<2>23 ),
    .O(basesoc_sdram_time0_2_glue_set_8913)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFBA ))
  basesoc_sdram_time0_3_glue_set (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[3]),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd3_2654),
    .I5(\Result<3>15 ),
    .O(basesoc_sdram_time0_3_glue_set_8914)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFBA ))
  basesoc_sdram_time0_4_glue_set (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[4]),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd3_2654),
    .I5(\Result<4>5 ),
    .O(basesoc_sdram_time0_4_glue_set_8915)
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  basesoc_uart_tx_fifo_readable_glue_set (
    .I0(n0065),
    .I1(basesoc_uart_phy_sink_ready_625),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .O(basesoc_uart_tx_fifo_readable_glue_set_8898)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_SW0  (
    .I0(\picorv32/reg_op2_10_6046 ),
    .I1(\picorv32/reg_op2_11_6047 ),
    .I2(\picorv32/reg_op2_12_6048 ),
    .I3(\picorv32/reg_op2_13_6049 ),
    .I4(\picorv32/reg_op2_14_6050 ),
    .I5(\picorv32/reg_op2_15_6051 ),
    .O(N236)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7  (
    .I0(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1_8808 ),
    .I1(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2_8809 ),
    .I2(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3_8810 ),
    .I3(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4_8811 ),
    .I4(\picorv32/reg_op2_0_5505 ),
    .I5(N236),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_8812 )
  );
  LUT5 #(
    .INIT ( 32'hAA3FAAFF ))
  ddrphy_record1_ras_n_glue_set (
    .I0(basesoc_sdram_dfi_p1_ras_n_932),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I2(_n7145),
    .I3(basesoc_sdram_storage_full[0]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .O(ddrphy_record1_ras_n_glue_set_8901)
  );
  LUT5 #(
    .INIT ( 32'hAA3FAAFF ))
  ddrphy_record1_cas_n_glue_set (
    .I0(basesoc_sdram_dfi_p1_cas_n_931),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I2(_n7145),
    .I3(basesoc_sdram_storage_full[0]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .O(ddrphy_record1_cas_n_glue_set_8903)
  );
  LUT5 #(
    .INIT ( 32'hAA3FAAFF ))
  ddrphy_record1_we_n_glue_set (
    .I0(basesoc_sdram_dfi_p1_we_n_933),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I2(_n7145),
    .I3(basesoc_sdram_storage_full[0]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .O(ddrphy_record1_we_n_glue_set_8904)
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_wrport_we),
    .I2(Mcount_basesoc_uart_tx_fifo_level0_lut[3]),
    .I3(basesoc_uart_tx_fifo_level0[3]),
    .I4(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<4>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT44_SW0  (
    .I0(_n7103),
    .I1(dna_status[51]),
    .I2(_n71121_FRB_4341),
    .I3(dna_status[27]),
    .I4(_n7121),
    .I5(dna_status[3]),
    .O(N238)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT44  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(_n71061),
    .I3(dna_status[43]),
    .I4(_n71031_4304),
    .I5(N238),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT43 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<3>11  (
    .I0(\picorv32/pcpi_mul/rd [63]),
    .I1(\picorv32/pcpi_mul/rs2 [63]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rd [62]),
    .I4(\picorv32/pcpi_mul/rs2 [62]),
    .I5(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1]),
    .O(\picorv32/pcpi_mul/n0106 [3])
  );
  LUT6 #(
    .INIT ( 64'h000057F757F757F7 ))
  \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut<2>  (
    .I0(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I1(\picorv32/reg_out [2]),
    .I2(\picorv32/latched_stalu_6515 ),
    .I3(\picorv32/alu_out_q [2]),
    .I4(\picorv32/reg_next_pc [2]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hAAF0AAF0AACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT225  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710),
    .I3(_n7151),
    .I4(_n7121),
    .I5(_n7118),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT224 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AAF0AACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT115  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711),
    .I3(_n7151),
    .I4(_n7121),
    .I5(_n7118),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT114 )
  );
  LUT6 #(
    .INIT ( 64'hFAF8A800AA808000 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy<1>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/rd [60]),
    .I3(\picorv32/pcpi_mul/rs2 [61]),
    .I4(\picorv32/pcpi_mul/rd [61]),
    .I5(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I3(\picorv32/reg_next_pc [5]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5155 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I3(\picorv32/reg_next_pc [6]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5153 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I3(\picorv32/reg_next_pc [7]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5151 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I3(\picorv32/reg_next_pc [8]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5149 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I3(\picorv32/reg_next_pc [9]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5147 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I3(\picorv32/reg_next_pc [10]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5145 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I3(\picorv32/reg_next_pc [11]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [11]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5143 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I3(\picorv32/reg_next_pc [12]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [12]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5141 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I3(\picorv32/reg_next_pc [13]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [13]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5139 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I3(\picorv32/reg_next_pc [14]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [14]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5137 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I3(\picorv32/reg_next_pc [15]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [15]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5135 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I3(\picorv32/reg_next_pc [16]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [16]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5133 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I3(\picorv32/reg_next_pc [17]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [17]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5131 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I3(\picorv32/reg_next_pc [18]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [18]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5129 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I3(\picorv32/reg_next_pc [20]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5125 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I3(\picorv32/reg_next_pc [21]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5123 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I3(\picorv32/reg_next_pc [22]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5121 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I3(\picorv32/reg_next_pc [23]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5119 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I3(\picorv32/reg_next_pc [24]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5117 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I3(\picorv32/reg_next_pc [25]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5115 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I3(\picorv32/reg_next_pc [26]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5113 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I3(\picorv32/reg_next_pc [27]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5111 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I3(\picorv32/reg_next_pc [28]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5109 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I3(\picorv32/reg_next_pc [30]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5105 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>  (
    .I0(\picorv32/latched_branch_6514 ),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I3(\picorv32/reg_next_pc [31]),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_5103 )
  );
  LUT6 #(
    .INIT ( 64'hE000EA0000000000 ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o13  (
    .I0(\picorv32/decoder_trigger_BRB4_9795 ),
    .I1(\picorv32/decoder_trigger_BRB3_9794 ),
    .I2(\picorv32/decoder_trigger_BRB2_9793 ),
    .I3(\picorv32/decoder_trigger_BRB0_9792 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .I5(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .O(\picorv32/decoder_trigger )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out16),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out1),
    .O(N248)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(N248),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_8468 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out15),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(N250),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_8472 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out21),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out7),
    .O(N252)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(N252),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_8476 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out20),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out6),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(N254),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_8480 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out19),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out4),
    .O(N256)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(N256),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_8484 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out18),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out3),
    .O(N258)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(N258),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_8488 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out17),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out2),
    .O(N260)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(N260),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_8492 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[6]),
    .I4(\picorv32/mem_instr_434 ),
    .I5(basesoc_grant_1652),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[7]),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[8]),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[9]),
    .I4(\picorv32/mem_instr_434 ),
    .I5(basesoc_grant_1652),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[10]),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[11]),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[12]),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[13]),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[14]),
    .I4(\picorv32/mem_instr_434 ),
    .I5(basesoc_grant_1652),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[15]),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[16]),
    .I4(\picorv32/mem_instr_434 ),
    .I5(basesoc_grant_1652),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[17]),
    .I4(\picorv32/mem_instr_434 ),
    .I5(basesoc_grant_1652),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[18]),
    .I4(\picorv32/mem_instr_434 ),
    .I5(basesoc_grant_1652),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[19]),
    .I4(\picorv32/mem_instr_434 ),
    .I5(basesoc_grant_1652),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT427  (
    .I0(_n71241_FRB_4345),
    .I1(_n71271_FRB_4344),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_status[27]),
    .I4(\_n7130<5>1_FRB_4324 ),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT426 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT327  (
    .I0(_n71241_FRB_4345),
    .I1(_n71271_FRB_4344),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_status[26]),
    .I4(\_n7130<5>1_FRB_4324 ),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT326 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAC0EAC0EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>6_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/reg_op1_7 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_8787 ),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFE000000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>6  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/latched_is_lh ),
    .I2(\picorv32/latched_is_lb ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(N262),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o)
  );
  LUT6 #(
    .INIT ( 64'hAAA2AAA2AAA2FFFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4487 ),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready4_4475),
    .I1(N2661),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hAAF0CC0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT223  (
    .I0(basesoc_sdram_phaseinjector1_status[25]),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n71601_4326),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT222 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0CC0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT113  (
    .I0(basesoc_sdram_phaseinjector1_status[24]),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n71601_4326),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT112 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT424  (
    .I0(_n71601_4326),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764),
    .I4(basesoc_sdram_phaseinjector1_status[27]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423_8142 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT324  (
    .I0(_n71601_4326),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765),
    .I4(basesoc_sdram_phaseinjector1_status[26]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323_8153 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<1>11  (
    .I0(\picorv32/pcpi_mul/rd [61]),
    .I1(\picorv32/pcpi_mul/rs2 [61]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rd [60]),
    .I4(\picorv32/pcpi_mul/rs2 [60]),
    .I5(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/n0106 [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \_n7196<5>1  (
    .I0(\picorv32/mem_addr [7]),
    .I1(\picorv32/mem_addr [3]),
    .I2(\picorv32/mem_addr [2]),
    .I3(\picorv32/mem_addr [4]),
    .I4(\picorv32/mem_addr [5]),
    .I5(\picorv32/mem_addr [6]),
    .O(N1060)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \_n7202<5>1  (
    .I0(basesoc_interface_adr_2_2_10125),
    .I1(basesoc_interface_adr_5_2_10132),
    .I2(basesoc_interface_adr_1_3_10127),
    .I3(basesoc_interface_adr_0_3_10126),
    .I4(basesoc_interface_adr_3_2_10129),
    .I5(basesoc_interface_adr_4_2_10133),
    .O(_n7202)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \_n7199<5>1  (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [7]),
    .I2(\picorv32/mem_addr [5]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [6]),
    .I5(\picorv32/mem_addr [2]),
    .O(N1748)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n71241 (
    .I0(\picorv32/mem_addr [5]),
    .I1(\picorv32/mem_addr [3]),
    .I2(\picorv32/mem_addr [2]),
    .I3(\picorv32/mem_addr [4]),
    .I4(\picorv32/mem_addr [6]),
    .I5(\picorv32/mem_addr [7]),
    .O(N1749)
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  _n71181 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7118)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71511 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7151)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT31211  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \picorv32/_n1337_inv1  (
    .I0(\picorv32/trap_6584 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_do_wdata ),
    .I4(sys_rst_INV_439_o_2308),
    .O(\picorv32/_n1337_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71091 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7109)
  );
  LUT3 #(
    .INIT ( 8'hF6 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT311_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(N981)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71151 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n7115)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word2_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank7_tuning_word2_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word1_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank7_tuning_word1_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .I4(\picorv32/is_alu_reg_imm ),
    .I5(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_basesoc_data_port_dat_w10121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_967),
    .I2(litedramwishbone2native_state_FSM_FFd2_2066),
    .I3(new_master_rdata_valid5_861),
    .O(Mmux_basesoc_data_port_dat_w1012)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<2>11  (
    .I0(basesoc_uart_phy_sink_ready_625),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .I4(basesoc_uart_phy_tx_bitcount[0]),
    .I5(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount2)
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422  (
    .I0(_n7103),
    .I1(_n7109),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_1556),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT42 ),
    .I4(_n7115),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421_8140 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322  (
    .I0(_n7103),
    .I1(_n7109),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_1557),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT32 ),
    .I4(_n7115),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321_8151 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[2]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<2>2 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT228  (
    .I0(_n71121_FRB_4341),
    .I1(\_n7193<5>1_FRB_4339 ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(\_n7196<5>1_FRB_4340 ),
    .I4(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT227_8165 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT118  (
    .I0(_n71121_FRB_4341),
    .I1(\_n7193<5>1_FRB_4339 ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(\_n7196<5>1_FRB_4340 ),
    .I4(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT117_8182 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT227  (
    .I0(\_n7133<5>1_FRB_4342 ),
    .I1(\_n7136<5>1_FRB_4335 ),
    .I2(basesoc_sdram_phaseinjector0_status[9]),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(basesoc_sdram_phaseinjector0_status[1]),
    .I5(basesoc_sdram_phaseinjector0_status[17]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT226 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT117  (
    .I0(\_n7133<5>1_FRB_4342 ),
    .I1(\_n7136<5>1_FRB_4335 ),
    .I2(basesoc_sdram_phaseinjector0_status[8]),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(basesoc_sdram_phaseinjector0_status[0]),
    .I5(basesoc_sdram_phaseinjector0_status[16]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT116 )
  );
  LUT6 #(
    .INIT ( 64'h00000001FFFFFFFF ))
  \picorv32/_n16111  (
    .I0(N134),
    .I1(\picorv32/out361_FRB_5368 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/instr_setq_6443 ),
    .I4(\picorv32/instr_getq_6444 ),
    .I5(\picorv32/out195_10124 ),
    .O(\picorv32/_n1611 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT428  (
    .I0(\_n7133<5>1_FRB_4342 ),
    .I1(\_n7136<5>1_FRB_4335 ),
    .I2(basesoc_sdram_phaseinjector0_status[11]),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(basesoc_sdram_phaseinjector0_status[3]),
    .I5(basesoc_sdram_phaseinjector0_status[19]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT427_8144 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT328  (
    .I0(\_n7133<5>1_FRB_4342 ),
    .I1(\_n7136<5>1_FRB_4335 ),
    .I2(basesoc_sdram_phaseinjector0_status[10]),
    .I3(\_n7139<5>2_FRB_4323 ),
    .I4(basesoc_sdram_phaseinjector0_status[2]),
    .I5(basesoc_sdram_phaseinjector0_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT327_8155 )
  );
  LUT6 #(
    .INIT ( 64'h01115555ABBBFFFF ))
  ddrphy_drive_dq_n01 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(N921),
    .I2(_n7145),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .I5(basesoc_sdram_dfi_p1_wrdata_en),
    .O(ddrphy_drive_dq_n0)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(basesoc_sdram_timer_count[2]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[1]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N106),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_timer0_zero_trigger1 (
    .I0(basesoc_timer0_zero_trigger_INV_217_o_16[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_217_o<31>1_8047 ),
    .I2(\basesoc_timer0_zero_trigger_INV_217_o<31>2_8048 ),
    .I3(\basesoc_timer0_zero_trigger_INV_217_o<31>3_8049 ),
    .I4(\basesoc_timer0_zero_trigger_INV_217_o<31>4_8050 ),
    .I5(\basesoc_timer0_zero_trigger_INV_217_o<31>5_8051 ),
    .O(basesoc_timer0_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \_n7187<5>1  (
    .I0(\picorv32/mem_addr [5]),
    .I1(\picorv32/mem_addr [3]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [6]),
    .I4(\picorv32/mem_addr [2]),
    .I5(\picorv32/mem_addr [4]),
    .O(N10611)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n7139<5>2  (
    .I0(\picorv32/mem_addr [5]),
    .I1(\picorv32/mem_addr [2]),
    .I2(\picorv32/mem_addr [6]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [7]),
    .I5(\picorv32/mem_addr [4]),
    .O(N1750)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00020000 ))
  \picorv32/resetn_01  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(N1001),
    .I5(sys_rst),
    .O(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5981_inv1 (
    .I0(user_btn3_IBUF_14),
    .I1(\waittimer3_done<19>2_8033 ),
    .I2(waittimer3_done_11[19]),
    .I3(waittimer3_count[19]),
    .I4(waittimer3_count[18]),
    .I5(\waittimer3_done<19>1_8032 ),
    .O(_n5981_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5978_inv1 (
    .I0(user_btn2_IBUF_13),
    .I1(\waittimer2_done<19>2_8036 ),
    .I2(waittimer2_done_12[19]),
    .I3(waittimer2_count[19]),
    .I4(waittimer2_count[18]),
    .I5(\waittimer2_done<19>1_8035 ),
    .O(_n5978_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5975_inv1 (
    .I0(user_btn1_IBUF_12),
    .I1(\waittimer1_done<19>2_8039 ),
    .I2(waittimer1_done_13[19]),
    .I3(waittimer1_count[19]),
    .I4(waittimer1_count[18]),
    .I5(\waittimer1_done<19>1_8038 ),
    .O(_n5975_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5972_inv1 (
    .I0(user_btn0_IBUF_11),
    .I1(\waittimer0_done<19>2_8042 ),
    .I2(waittimer0_done_14[19]),
    .I3(waittimer0_count[19]),
    .I4(waittimer0_count[18]),
    .I5(\waittimer0_done<19>1_8041 ),
    .O(_n5972_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5984_inv1 (
    .I0(user_btn4_IBUF_15),
    .I1(\waittimer4_done<19>2_8045 ),
    .I2(waittimer4_done_15[19]),
    .I3(waittimer4_count[19]),
    .I4(waittimer4_count[18]),
    .I5(\waittimer4_done<19>1_8044 ),
    .O(_n5984_inv)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess3_trigger1 (
    .I0(\waittimer3_done<19>2_8033 ),
    .I1(waittimer3_count[18]),
    .I2(waittimer3_count[19]),
    .I3(waittimer3_done_11[19]),
    .I4(\waittimer3_done<19>1_8032 ),
    .O(eventsourceprocess3_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess2_trigger1 (
    .I0(\waittimer2_done<19>2_8036 ),
    .I1(waittimer2_count[18]),
    .I2(waittimer2_count[19]),
    .I3(waittimer2_done_12[19]),
    .I4(\waittimer2_done<19>1_8035 ),
    .O(eventsourceprocess2_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess1_trigger1 (
    .I0(\waittimer1_done<19>2_8039 ),
    .I1(waittimer1_count[18]),
    .I2(waittimer1_count[19]),
    .I3(waittimer1_done_13[19]),
    .I4(\waittimer1_done<19>1_8038 ),
    .O(eventsourceprocess1_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess0_trigger1 (
    .I0(\waittimer0_done<19>2_8042 ),
    .I1(waittimer0_count[18]),
    .I2(waittimer0_count[19]),
    .I3(waittimer0_done_14[19]),
    .I4(\waittimer0_done<19>1_8041 ),
    .O(eventsourceprocess0_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess4_trigger1 (
    .I0(\waittimer4_done<19>2_8045 ),
    .I1(waittimer4_count[18]),
    .I2(waittimer4_count[19]),
    .I3(waittimer4_done_15[19]),
    .I4(\waittimer4_done<19>1_8044 ),
    .O(eventsourceprocess4_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT1211  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800080000 ))
  basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o1 (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [30]),
    .I3(\picorv32/mem_addr [29]),
    .I4(basesoc_grant_1652),
    .I5(\picorv32/mem_instr_434 ),
    .O(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o)
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT11  (
    .I0(basesoc_uart_phy_tx_reg[1]),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .I4(memdat_1[0]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT21  (
    .I0(basesoc_uart_phy_tx_reg[2]),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .I4(memdat_1[1]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT31  (
    .I0(basesoc_uart_phy_tx_reg[3]),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .I4(memdat_1[2]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT41  (
    .I0(basesoc_uart_phy_tx_reg[4]),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .I4(memdat_1[3]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT51  (
    .I0(basesoc_uart_phy_tx_reg[5]),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .I4(memdat_1[4]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT61  (
    .I0(basesoc_uart_phy_tx_reg[6]),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .I4(memdat_1[5]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT71  (
    .I0(basesoc_uart_phy_tx_reg[7]),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_sink_ready_625),
    .I4(memdat_1[6]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<1>11  (
    .I0(basesoc_uart_phy_sink_ready_625),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_tx_bitcount[0]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0>1  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I2(\picorv32/is_alu_reg_imm ),
    .I3(\picorv32/instr_jalr_6100 ),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151110  (
    .I0(\picorv32/pcpi_mul/rd [32]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .O(\picorv32/pcpi_mul/n0151 [0])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151210  (
    .I0(\picorv32/pcpi_mul/rd [42]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [10]),
    .O(\picorv32/pcpi_mul/n0151 [10])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015133  (
    .I0(\picorv32/pcpi_mul/rd [43]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [11]),
    .O(\picorv32/pcpi_mul/n0151 [11])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015141  (
    .I0(\picorv32/pcpi_mul/rd [44]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [12]),
    .O(\picorv32/pcpi_mul/n0151 [12])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015151  (
    .I0(\picorv32/pcpi_mul/rd [45]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [13]),
    .O(\picorv32/pcpi_mul/n0151 [13])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015161  (
    .I0(\picorv32/pcpi_mul/rd [46]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [14]),
    .O(\picorv32/pcpi_mul/n0151 [14])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015171  (
    .I0(\picorv32/pcpi_mul/rd [47]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [15]),
    .O(\picorv32/pcpi_mul/n0151 [15])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015181  (
    .I0(\picorv32/pcpi_mul/rd [48]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [16]),
    .O(\picorv32/pcpi_mul/n0151 [16])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015191  (
    .I0(\picorv32/pcpi_mul/rd [49]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [17]),
    .O(\picorv32/pcpi_mul/n0151 [17])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151101  (
    .I0(\picorv32/pcpi_mul/rd [50]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [18]),
    .O(\picorv32/pcpi_mul/n0151 [18])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151111  (
    .I0(\picorv32/pcpi_mul/rd [51]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [19]),
    .O(\picorv32/pcpi_mul/n0151 [19])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151121  (
    .I0(\picorv32/pcpi_mul/rd [33]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [1]),
    .O(\picorv32/pcpi_mul/n0151 [1])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151131  (
    .I0(\picorv32/pcpi_mul/rd [52]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [20]),
    .O(\picorv32/pcpi_mul/n0151 [20])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151141  (
    .I0(\picorv32/pcpi_mul/rd [53]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [21]),
    .O(\picorv32/pcpi_mul/n0151 [21])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151151  (
    .I0(\picorv32/pcpi_mul/rd [54]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [22]),
    .O(\picorv32/pcpi_mul/n0151 [22])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151161  (
    .I0(\picorv32/pcpi_mul/rd [55]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [23]),
    .O(\picorv32/pcpi_mul/n0151 [23])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151171  (
    .I0(\picorv32/pcpi_mul/rd [56]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [24]),
    .O(\picorv32/pcpi_mul/n0151 [24])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151181  (
    .I0(\picorv32/pcpi_mul/rd [57]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [25]),
    .O(\picorv32/pcpi_mul/n0151 [25])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151191  (
    .I0(\picorv32/pcpi_mul/rd [58]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [26]),
    .O(\picorv32/pcpi_mul/n0151 [26])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151201  (
    .I0(\picorv32/pcpi_mul/rd [59]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [27]),
    .O(\picorv32/pcpi_mul/n0151 [27])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151211  (
    .I0(\picorv32/pcpi_mul/rd [60]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [28]),
    .O(\picorv32/pcpi_mul/n0151 [28])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151221  (
    .I0(\picorv32/pcpi_mul/rd [61]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [29]),
    .O(\picorv32/pcpi_mul/n0151 [29])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151231  (
    .I0(\picorv32/pcpi_mul/rd [34]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [2]),
    .O(\picorv32/pcpi_mul/n0151 [2])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151241  (
    .I0(\picorv32/pcpi_mul/rd [62]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [30]),
    .O(\picorv32/pcpi_mul/n0151 [30])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151251  (
    .I0(\picorv32/pcpi_mul/rd [63]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [31]),
    .O(\picorv32/pcpi_mul/n0151 [31])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151261  (
    .I0(\picorv32/pcpi_mul/rd [35]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [3]),
    .O(\picorv32/pcpi_mul/n0151 [3])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151271  (
    .I0(\picorv32/pcpi_mul/rd [36]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [4]),
    .O(\picorv32/pcpi_mul/n0151 [4])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151281  (
    .I0(\picorv32/pcpi_mul/rd [37]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [5]),
    .O(\picorv32/pcpi_mul/n0151 [5])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151291  (
    .I0(\picorv32/pcpi_mul/rd [38]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [6]),
    .O(\picorv32/pcpi_mul/n0151 [6])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151301  (
    .I0(\picorv32/pcpi_mul/rd [39]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [7]),
    .O(\picorv32/pcpi_mul/n0151 [7])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151311  (
    .I0(\picorv32/pcpi_mul/rd [40]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [8]),
    .O(\picorv32/pcpi_mul/n0151 [8])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151321  (
    .I0(\picorv32/pcpi_mul/rd [41]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rd [9]),
    .O(\picorv32/pcpi_mul/n0151 [9])
  );
  LUT6 #(
    .INIT ( 64'hAACCAA0FAACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4211  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I1(basesoc_sdram_bandwidth_nreads_status[19]),
    .I2(\_n7187<5>1_FRB_4361 ),
    .I3(\_n7199<5>1_FRB_4362 ),
    .I4(\_n7184<5>1_FRB_4363 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT429 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4210_8146 )
  );
  LUT6 #(
    .INIT ( 64'hAACCAA0FAACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3211  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I1(basesoc_sdram_bandwidth_nreads_status[18]),
    .I2(\_n7187<5>1_FRB_4361 ),
    .I3(\_n7199<5>1_FRB_4362 ),
    .I4(\_n7184<5>1_FRB_4363 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT329 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3210_8157 )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_358_o111 (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(basesoc_uart_phy_tx_bitcount[1]),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_uart_clk_txen_658),
    .I5(basesoc_uart_phy_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_358_o11)
  );
  LUT6 #(
    .INIT ( 64'hFB73FBFBFF77FFFF ))
  array_muxed10_INV_284_o_SW0 (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(basesoc_sdram_choose_cmd_cmd_ready),
    .I2(N121),
    .I3(N1410),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'hE4FFEEFFF5FFFFFF ))
  array_muxed9_INV_283_o_SW0 (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(N1610),
    .I2(N181),
    .I3(basesoc_sdram_choose_cmd_cmd_ready),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(N861)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n5532_inv1 (
    .I0(basesoc_uart_phy_tx_busy_1621),
    .I1(basesoc_uart_phy_sink_ready_625),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_uart_clk_txen_658),
    .O(_n5532_inv)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I2(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_1639),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1301),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1344),
    .I1(basesoc_sdram_bankmachine3_row_opened_1641),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(N64)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A11  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [0]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A121  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [1]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_1637),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1258),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(N66)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A231  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [2]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I1(_n7157),
    .I2(_n7160),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422_8141 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I1(_n7157),
    .I2(_n7160),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322_8152 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A261  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [3]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A271  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [4]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A281  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [5]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_1635),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(N68)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A291  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [6]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A301  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [7]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A311  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [8]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A321  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [9]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A21  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [10]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A33  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [11]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A41  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [12]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A51  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [13]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A61  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [14]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A71  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [15]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A81  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [16]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A91  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [17]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A101  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [18]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A111  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [19]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A131  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [20]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A141  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [21]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A151  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [22]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A161  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [23]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A171  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [24]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A181  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [25]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A191  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [26]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A201  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [27]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A211  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [28]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A221  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [29]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A241  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/quotient [30]),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_divu_7857 ),
    .I4(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(bankmachine0_state_FSM_FFd2_949),
    .I1(bankmachine0_state_FSM_FFd3_950),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I3(refresher_state_FSM_FFd2_946),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(\bankmachine0_state_FSM_FFd2-In1_8237 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine1_state_FSM_FFd2-In1  (
    .I0(bankmachine1_state_FSM_FFd2_952),
    .I1(bankmachine1_state_FSM_FFd3_953),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I3(refresher_state_FSM_FFd2_946),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(\bankmachine1_state_FSM_FFd2-In1_8239 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(bankmachine2_state_FSM_FFd2_955),
    .I1(bankmachine2_state_FSM_FFd3_956),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I3(refresher_state_FSM_FFd2_946),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(\bankmachine2_state_FSM_FFd2-In1_8241 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(bankmachine3_state_FSM_FFd2_958),
    .I1(bankmachine3_state_FSM_FFd3_959),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I3(refresher_state_FSM_FFd2_946),
    .I4(refresher_state_FSM_FFd1_947),
    .I5(basesoc_sdram_generator_done_823),
    .O(\bankmachine3_state_FSM_FFd2-In1_8243 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word3_re1 (
    .I0(basesoc_interface_we_945),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word3_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word0_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank7_tuning_word0_re)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/_n1416_inv_SW0  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_wdata ),
    .O(N108)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT11  (
    .I0(spiflash_sr[0]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_miso1_28),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT21  (
    .I0(spiflash_sr[1]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_sr[0]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT31  (
    .I0(spiflash_sr[2]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_sr[1]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT41  (
    .I0(spiflash_sr[3]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_sr[2]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT51  (
    .I0(spiflash_sr[4]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_sr[3]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT61  (
    .I0(spiflash_sr[5]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_sr[4]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT71  (
    .I0(spiflash_sr[6]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_sr[5]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT81  (
    .I0(spiflash_sr[7]),
    .I1(spiflash_clk1_1132),
    .I2(basesoc_sdram_bandwidth_period_733),
    .I3(spiflash_sr[6]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h5545 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_tx_bitcount[0]),
    .I1(basesoc_uart_phy_sink_ready_625),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_tx_busy_1621),
    .O(Mcount_basesoc_uart_phy_tx_bitcount)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT81  (
    .I0(memdat_1[7]),
    .I1(basesoc_uart_phy_sink_ready_625),
    .I2(basesoc_uart_tx_fifo_readable_1625),
    .I3(basesoc_uart_phy_tx_busy_1621),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<0>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/rd [60]),
    .I3(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/n0106 [0])
  );
  LUT4 #(
    .INIT ( 16'h222F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .O(N2681)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW1  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .O(N2701)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[0]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .O(\Result<1>8 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71601 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n7160)
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFDFFFDFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1821  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 )
  );
  LUT5 #(
    .INIT ( 32'h59555555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_lut<3>1  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_uart_tx_trigger),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .I4(basesoc_interface_we_945),
    .O(Mcount_basesoc_uart_tx_fifo_level0_lut[3])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch3_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I1(_n71031_4304),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank1_scratch3_re)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o1  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [2]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle210  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out17),
    .O(\picorv32/mem_rdata_latched_noshuffle [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle33  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out18),
    .O(\picorv32/mem_rdata_latched_noshuffle [11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle131  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out28),
    .O(\picorv32/mem_rdata_latched_noshuffle [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle141  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out29),
    .O(\picorv32/mem_rdata_latched_noshuffle [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle151  (
    .I0(\picorv32/mem_rdata_q [22]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out30),
    .O(\picorv32/mem_rdata_latched_noshuffle [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle161  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out31),
    .O(\picorv32/mem_rdata_latched_noshuffle [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle171  (
    .I0(\picorv32/mem_rdata_q [24]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out),
    .O(\picorv32/mem_rdata_latched_noshuffle [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle301  (
    .I0(\picorv32/mem_rdata_q [7]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out14),
    .O(\picorv32/mem_rdata_latched_noshuffle [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle311  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out15),
    .O(\picorv32/mem_rdata_latched_noshuffle [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle321  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out16),
    .O(\picorv32/mem_rdata_latched_noshuffle [9])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n71121 (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [7]),
    .I2(\picorv32/mem_addr [2]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [5]),
    .I5(\picorv32/mem_addr [6]),
    .O(N1062)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \_n7172<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7172)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n71211 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7121)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n71571 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7157)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n71031 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n7103)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [21]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .I4(\picorv32/mem_rdata_q [27]),
    .I5(\picorv32/mem_rdata_q [31]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n71001 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n7100)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/_n1542<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I2(\picorv32/is_alu_reg_imm ),
    .I3(\picorv32/instr_jalr_6100 ),
    .O(\picorv32/_n1542 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o1  (
    .I0(\picorv32/is_alu_reg_imm ),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_697_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_697_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT261  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [33]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT271  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [34]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT281  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [35]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT291  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [36]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [37]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT311  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [38]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT321  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [39]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT331  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [40]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT351  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [41]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT361  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [42]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT371  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [43]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT381  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [44]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT391  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [45]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT401  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [46]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT411  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [47]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT421  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [48]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT431  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [49]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT441  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [50]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT461  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [51]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT471  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [52]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT481  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [53]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT491  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [54]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT501  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [55]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT511  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [56]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT521  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [57]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT531  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [58]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT541  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [59]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT551  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [60]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT571  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [61]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT581  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [62]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT591  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I4(\picorv32/pcpi_mul/rs1 [63]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT601  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  array_muxed8_INV_282_o_SW1 (
    .I0(refresher_state_FSM_FFd2_946),
    .I1(basesoc_sdram_generator_done_823),
    .I2(refresher_state_FSM_FFd1_947),
    .I3(basesoc_sdram_cmd_payload_cas_821),
    .O(N2721)
  );
  LUT6 #(
    .INIT ( 64'hFFC8FFEAFFD9FFFB ))
  array_muxed8_INV_282_o (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(N2721),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o),
    .O(array_muxed8_INV_282_o_2435)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(_n71601_4326),
    .I4(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n71601_4326),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7181),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n71121_FRB_4341),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7160),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7121),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n71271_FRB_4344),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7142),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7103),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7157),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_control0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7100),
    .O(basesoc_csrbankarray_csrbank3_dfii_control0_re)
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \picorv32/cpu_state_FSM_FFd6-In1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/irq_active_6510 ),
    .I2(\picorv32/irq_mask [1]),
    .I3(\picorv32/instr_ecall_ebreak_6445 ),
    .I4(\picorv32/pcpi_timeout_6583 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In4_8415 )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \picorv32/cpu_state_FSM_FFd6-In6  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/cpu_state_FSM_FFd4 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In9 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT110  (
    .I0(\picorv32/pcpi_div/divisor [1]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT25  (
    .I0(\picorv32/pcpi_div/divisor [11]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [10])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT31  (
    .I0(\picorv32/pcpi_div/divisor [12]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [11])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT41  (
    .I0(\picorv32/pcpi_div/divisor [13]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [12])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT51  (
    .I0(\picorv32/pcpi_div/divisor [14]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [13])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT64  (
    .I0(\picorv32/pcpi_div/divisor [15]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [14])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT71  (
    .I0(\picorv32/pcpi_div/divisor [16]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [15])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT81  (
    .I0(\picorv32/pcpi_div/divisor [17]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [16])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT91  (
    .I0(\picorv32/pcpi_div/divisor [18]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [17])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT101  (
    .I0(\picorv32/pcpi_div/divisor [19]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [18])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT111  (
    .I0(\picorv32/pcpi_div/divisor [20]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [19])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT121  (
    .I0(\picorv32/pcpi_div/divisor [2]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT131  (
    .I0(\picorv32/pcpi_div/divisor [21]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [20])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT141  (
    .I0(\picorv32/pcpi_div/divisor [22]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [21])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT151  (
    .I0(\picorv32/pcpi_div/divisor [23]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [22])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT161  (
    .I0(\picorv32/pcpi_div/divisor [24]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [23])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT171  (
    .I0(\picorv32/pcpi_div/divisor [25]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [24])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT181  (
    .I0(\picorv32/pcpi_div/divisor [26]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [25])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT191  (
    .I0(\picorv32/pcpi_div/divisor [27]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [26])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT201  (
    .I0(\picorv32/pcpi_div/divisor [28]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [27])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT211  (
    .I0(\picorv32/pcpi_div/divisor [29]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [28])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT221  (
    .I0(\picorv32/pcpi_div/divisor [30]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [29])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT231  (
    .I0(\picorv32/pcpi_div/divisor [3]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT241  (
    .I0(\picorv32/pcpi_div/divisor [31]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [30])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT341  (
    .I0(\picorv32/pcpi_div/divisor [4]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT451  (
    .I0(\picorv32/pcpi_div/divisor [5]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT561  (
    .I0(\picorv32/pcpi_div/divisor [6]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT601  (
    .I0(\picorv32/pcpi_div/divisor [7]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT611  (
    .I0(\picorv32/pcpi_div/divisor [8]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [7])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT621  (
    .I0(\picorv32/pcpi_div/divisor [9]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [8])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT631  (
    .I0(\picorv32/pcpi_div/divisor [10]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [9])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT110  (
    .I0(\picorv32/pcpi_div/quotient_msk [1]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT25  (
    .I0(\picorv32/pcpi_div/quotient_msk [11]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [10])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT33  (
    .I0(\picorv32/pcpi_div/quotient_msk [12]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [11])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT41  (
    .I0(\picorv32/pcpi_div/quotient_msk [13]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [12])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT51  (
    .I0(\picorv32/pcpi_div/quotient_msk [14]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [13])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT61  (
    .I0(\picorv32/pcpi_div/quotient_msk [15]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [14])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT71  (
    .I0(\picorv32/pcpi_div/quotient_msk [16]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [15])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT81  (
    .I0(\picorv32/pcpi_div/quotient_msk [17]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [16])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT91  (
    .I0(\picorv32/pcpi_div/quotient_msk [18]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [17])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT101  (
    .I0(\picorv32/pcpi_div/quotient_msk [19]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [18])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT111  (
    .I0(\picorv32/pcpi_div/quotient_msk [20]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [19])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT121  (
    .I0(\picorv32/pcpi_div/quotient_msk [2]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT131  (
    .I0(\picorv32/pcpi_div/quotient_msk [21]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [20])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT141  (
    .I0(\picorv32/pcpi_div/quotient_msk [22]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [21])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT151  (
    .I0(\picorv32/pcpi_div/quotient_msk [23]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [22])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT161  (
    .I0(\picorv32/pcpi_div/quotient_msk [24]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [23])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT171  (
    .I0(\picorv32/pcpi_div/quotient_msk [25]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [24])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT181  (
    .I0(\picorv32/pcpi_div/quotient_msk [26]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [25])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT191  (
    .I0(\picorv32/pcpi_div/quotient_msk [27]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [26])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT201  (
    .I0(\picorv32/pcpi_div/quotient_msk [28]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [27])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT211  (
    .I0(\picorv32/pcpi_div/quotient_msk [29]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [28])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT221  (
    .I0(\picorv32/pcpi_div/quotient_msk [30]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [29])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT231  (
    .I0(\picorv32/pcpi_div/quotient_msk [3]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT241  (
    .I0(\picorv32/pcpi_div/quotient_msk [31]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [30])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT261  (
    .I0(\picorv32/pcpi_div/quotient_msk [4]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT271  (
    .I0(\picorv32/pcpi_div/quotient_msk [5]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT281  (
    .I0(\picorv32/pcpi_div/quotient_msk [6]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT291  (
    .I0(\picorv32/pcpi_div/quotient_msk [7]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT301  (
    .I0(\picorv32/pcpi_div/quotient_msk [8]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [7])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT311  (
    .I0(\picorv32/pcpi_div/quotient_msk [9]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [8])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT321  (
    .I0(\picorv32/pcpi_div/quotient_msk [10]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl32 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[0]),
    .O(write_ctrl32_3622)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl33 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[1]),
    .O(write_ctrl33_3623)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl34 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[2]),
    .O(write_ctrl34_3624)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl35 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[3]),
    .O(write_ctrl35_3625)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl36 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[4]),
    .O(write_ctrl36_3626)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl37 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[5]),
    .O(write_ctrl37_3627)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl38 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[6]),
    .O(write_ctrl38_3628)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl39 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[7]),
    .O(write_ctrl39_3629)
  );
  LUT6 #(
    .INIT ( 64'h0444074404440444 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_bankmachine2_req_lock),
    .I1(\picorv32/mem_addr [11]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I3(\n0585<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I5(basesoc_port_cmd_ready1_8361),
    .O(basesoc_port_cmd_ready2_8362)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl_3321)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl1 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl1_3322)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl2 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl2_3323)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl3 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl3_3324)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl4 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl4_3325)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl5 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl5_3326)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl6 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl6_3327)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl7 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl7_3328)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl8 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl8_3329)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl9 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl9_3330)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl10 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl10_3331)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl11 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl11_3332)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl12 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl12_3333)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl13 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl13_3334)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl14 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl14_3335)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl15 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl15_3336)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl16 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl16_3337)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl17 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl17_3338)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl18 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl18_3339)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl19 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl19_3340)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl20 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl20_3341)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl21 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl21_3342)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl22 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl22_3343)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl23 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl23_3344)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl24 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl24_3345)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl25 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl25_3346)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl26 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl26_3347)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl27 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl27_3348)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl28 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl28_3349)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl29 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl29_3350)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl30 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl30_3351)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl31 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl31_3352)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<0>  (
    .I0(waittimer1_count[0]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<0>  (
    .I0(waittimer0_count[0]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<0>  (
    .I0(waittimer4_count[0]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<0>  (
    .I0(waittimer2_count[0]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<0>  (
    .I0(waittimer3_count[0]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<1>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[1]),
    .O(Mcount_waittimer1_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<1>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[1]),
    .O(Mcount_waittimer0_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<1>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[1]),
    .O(Mcount_waittimer4_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<1>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[1]),
    .O(Mcount_waittimer2_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<1>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[1]),
    .O(Mcount_waittimer3_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<2>  (
    .I0(waittimer1_count[2]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<2>  (
    .I0(waittimer0_count[2]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<2>  (
    .I0(waittimer4_count[2]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<2>  (
    .I0(waittimer2_count[2]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<2>  (
    .I0(waittimer3_count[2]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<3>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[3]),
    .O(Mcount_waittimer1_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<3>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[3]),
    .O(Mcount_waittimer0_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<3>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[3]),
    .O(Mcount_waittimer4_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<3>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[3]),
    .O(Mcount_waittimer2_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<3>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[3]),
    .O(Mcount_waittimer3_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<4>  (
    .I0(waittimer1_count[4]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<4>  (
    .I0(waittimer0_count[4]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<4>  (
    .I0(waittimer4_count[4]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<4>  (
    .I0(waittimer2_count[4]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<4>  (
    .I0(waittimer3_count[4]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<5>  (
    .I0(waittimer1_count[5]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<5>  (
    .I0(waittimer0_count[5]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<5>  (
    .I0(waittimer4_count[5]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<5>  (
    .I0(waittimer2_count[5]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<5>  (
    .I0(waittimer3_count[5]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<6>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[6]),
    .O(Mcount_waittimer1_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<6>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[6]),
    .O(Mcount_waittimer0_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<6>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[6]),
    .O(Mcount_waittimer4_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<6>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[6]),
    .O(Mcount_waittimer2_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<6>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[6]),
    .O(Mcount_waittimer3_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<7>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[7]),
    .O(Mcount_waittimer1_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<7>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[7]),
    .O(Mcount_waittimer0_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<7>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[7]),
    .O(Mcount_waittimer4_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<7>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[7]),
    .O(Mcount_waittimer2_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<7>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[7]),
    .O(Mcount_waittimer3_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<8>  (
    .I0(waittimer1_count[8]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<8>  (
    .I0(waittimer0_count[8]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<8>  (
    .I0(waittimer4_count[8]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<8>  (
    .I0(waittimer2_count[8]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<8>  (
    .I0(waittimer3_count[8]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<9>  (
    .I0(waittimer1_count[9]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<9>  (
    .I0(waittimer0_count[9]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<9>  (
    .I0(waittimer4_count[9]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<9>  (
    .I0(waittimer2_count[9]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<9>  (
    .I0(waittimer3_count[9]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<10>  (
    .I0(waittimer1_count[10]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<10>  (
    .I0(waittimer0_count[10]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<10>  (
    .I0(waittimer4_count[10]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<10>  (
    .I0(waittimer2_count[10]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<10>  (
    .I0(waittimer3_count[10]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<11>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[11]),
    .O(Mcount_waittimer1_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<11>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[11]),
    .O(Mcount_waittimer0_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<11>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[11]),
    .O(Mcount_waittimer4_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<11>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[11]),
    .O(Mcount_waittimer2_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<11>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[11]),
    .O(Mcount_waittimer3_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<12>  (
    .I0(waittimer1_count[12]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<12>  (
    .I0(waittimer0_count[12]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<12>  (
    .I0(waittimer4_count[12]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<12>  (
    .I0(waittimer2_count[12]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<12>  (
    .I0(waittimer3_count[12]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<13>  (
    .I0(waittimer1_count[13]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<13>  (
    .I0(waittimer0_count[13]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<13>  (
    .I0(waittimer4_count[13]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<13>  (
    .I0(waittimer2_count[13]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<13>  (
    .I0(waittimer3_count[13]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<14>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[14]),
    .O(Mcount_waittimer1_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<14>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[14]),
    .O(Mcount_waittimer0_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<14>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[14]),
    .O(Mcount_waittimer4_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<14>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[14]),
    .O(Mcount_waittimer2_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<14>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[14]),
    .O(Mcount_waittimer3_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<15>  (
    .I0(waittimer1_count[15]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<15>  (
    .I0(waittimer0_count[15]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<15>  (
    .I0(waittimer4_count[15]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<15>  (
    .I0(waittimer2_count[15]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<15>  (
    .I0(waittimer3_count[15]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<16>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[16]),
    .O(Mcount_waittimer1_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<16>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[16]),
    .O(Mcount_waittimer0_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<16>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[16]),
    .O(Mcount_waittimer4_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<16>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[16]),
    .O(Mcount_waittimer2_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<16>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[16]),
    .O(Mcount_waittimer3_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<17>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[17]),
    .O(Mcount_waittimer1_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<17>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[17]),
    .O(Mcount_waittimer0_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<17>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[17]),
    .O(Mcount_waittimer4_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<17>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[17]),
    .O(Mcount_waittimer2_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<17>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[17]),
    .O(Mcount_waittimer3_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<18>  (
    .I0(waittimer1_count[18]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<18>  (
    .I0(waittimer0_count[18]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<18>  (
    .I0(waittimer4_count[18]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<18>  (
    .I0(waittimer2_count[18]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<18>  (
    .I0(waittimer3_count[18]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<19>  (
    .I0(waittimer1_count[19]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<19>  (
    .I0(waittimer0_count[19]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<19>  (
    .I0(waittimer4_count[19]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<19>  (
    .I0(waittimer2_count[19]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<19>  (
    .I0(waittimer3_count[19]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[19])
  );
  LUT6 #(
    .INIT ( 64'h0301020000000000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1_8205),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2_8206),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o)
  );
  LUT6 #(
    .INIT ( 64'h0301020000000000 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I1(multiplexer_state_FSM_FFd2_965),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1_8207),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2_8208),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o124  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[10]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[9]),
    .I5(\picorv32/mem_addr [2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_520_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[20]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[19]),
    .I5(\picorv32/mem_addr [12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_510_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[21]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[20]),
    .I5(\picorv32/mem_addr [13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_509_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[22]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[21]),
    .I5(\picorv32/mem_addr [14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_508_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[23]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[22]),
    .I5(\picorv32/mem_addr [15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_507_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[11]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[10]),
    .I5(\picorv32/mem_addr [3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_519_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[12]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[11]),
    .I5(\picorv32/mem_addr [4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_518_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[13]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[12]),
    .I5(\picorv32/mem_addr [5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_517_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[14]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[13]),
    .I5(\picorv32/mem_addr [6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_516_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[15]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[14]),
    .I5(\picorv32/mem_addr [7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_515_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1201  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[16]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[15]),
    .I5(\picorv32/mem_addr [8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_514_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1211  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[17]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[16]),
    .I5(\picorv32/mem_addr [9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_513_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1221  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[18]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[17]),
    .I5(\picorv32/mem_addr [10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_512_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1231  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[19]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[18]),
    .I5(\picorv32/mem_addr [11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_511_o )
  );
  LUT6 #(
    .INIT ( 64'h00E000E000E00000 ))
  \picorv32/cpu_state_FSM_FFd7-In22  (
    .I0(\picorv32/pcpi_timeout_6583 ),
    .I1(\picorv32/instr_ecall_ebreak_6445 ),
    .I2(\picorv32/cpu_state_FSM_FFd5 ),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o4 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/irq_active_6510 ),
    .O(\picorv32/cpu_state_FSM_FFd7-In22_8408 )
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr110  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [10]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [10]),
    .I5(\picorv32/reg_op1_10 ),
    .O(\picorv32/mem_la_addr [10])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr210  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [11]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [11]),
    .I5(\picorv32/reg_op1_11 ),
    .O(\picorv32/mem_la_addr [11])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr31  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [12]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [12]),
    .I5(\picorv32/reg_op1_12 ),
    .O(\picorv32/mem_la_addr [12])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr41  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [13]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [13]),
    .I5(\picorv32/reg_op1_13 ),
    .O(\picorv32/mem_la_addr [13])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr51  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [14]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [14]),
    .I5(\picorv32/reg_op1_14 ),
    .O(\picorv32/mem_la_addr [14])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr61  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [15]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [15]),
    .I5(\picorv32/reg_op1_15 ),
    .O(\picorv32/mem_la_addr [15])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr71  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [16]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [16]),
    .I5(\picorv32/reg_op1_16 ),
    .O(\picorv32/mem_la_addr [16])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr81  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [17]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [17]),
    .I5(\picorv32/reg_op1_17 ),
    .O(\picorv32/mem_la_addr [17])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr91  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [18]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [18]),
    .I5(\picorv32/reg_op1_18 ),
    .O(\picorv32/mem_la_addr [18])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr101  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [19]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [19]),
    .I5(\picorv32/reg_op1_19 ),
    .O(\picorv32/mem_la_addr [19])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr111  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [20]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [20]),
    .I5(\picorv32/reg_op1_20 ),
    .O(\picorv32/mem_la_addr [20])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr121  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [21]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [21]),
    .I5(\picorv32/reg_op1_21 ),
    .O(\picorv32/mem_la_addr [21])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr131  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [22]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [22]),
    .I5(\picorv32/reg_op1_22 ),
    .O(\picorv32/mem_la_addr [22])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr141  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [23]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [23]),
    .I5(\picorv32/reg_op1_23 ),
    .O(\picorv32/mem_la_addr [23])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr151  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [24]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [24]),
    .I5(\picorv32/reg_op1_24 ),
    .O(\picorv32/mem_la_addr [24])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr161  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [25]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [25]),
    .I5(\picorv32/reg_op1_25 ),
    .O(\picorv32/mem_la_addr [25])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr171  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [26]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [26]),
    .I5(\picorv32/reg_op1_26 ),
    .O(\picorv32/mem_la_addr [26])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr181  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [27]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [27]),
    .I5(\picorv32/reg_op1_27 ),
    .O(\picorv32/mem_la_addr [27])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr191  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [28]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [28]),
    .I5(\picorv32/reg_op1_28 ),
    .O(\picorv32/mem_la_addr [28])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr201  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [29]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [29]),
    .I5(\picorv32/reg_op1_29 ),
    .O(\picorv32/mem_la_addr [29])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr211  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [2]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [2]),
    .I5(\picorv32/reg_op1_2 ),
    .O(\picorv32/mem_la_addr [2])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr221  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [30]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [30]),
    .I5(\picorv32/reg_op1_30 ),
    .O(\picorv32/mem_la_addr [30])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr231  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [31]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [31]),
    .I5(\picorv32/reg_op1_31 ),
    .O(\picorv32/mem_la_addr [31])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr241  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [3]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [3]),
    .I5(\picorv32/reg_op1_3 ),
    .O(\picorv32/mem_la_addr [3])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr251  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [4]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [4]),
    .I5(\picorv32/reg_op1_4 ),
    .O(\picorv32/mem_la_addr [4])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr261  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [5]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [5]),
    .I5(\picorv32/reg_op1_5 ),
    .O(\picorv32/mem_la_addr [5])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr271  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [6]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [6]),
    .I5(\picorv32/reg_op1_6 ),
    .O(\picorv32/mem_la_addr [6])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr281  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [7]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [7]),
    .I5(\picorv32/reg_op1_7 ),
    .O(\picorv32/mem_la_addr [7])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr291  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [8]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [8]),
    .I5(\picorv32/reg_op1_8 ),
    .O(\picorv32/mem_la_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr301  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [9]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [9]),
    .I5(\picorv32/reg_op1_9 ),
    .O(\picorv32/mem_la_addr [9])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/cpu_state__n1499_inv1  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/instr_waitirq_6504 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I4(\picorv32/instr_jal_6110 ),
    .I5(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .O(\picorv32/_n1499_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT311  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(N981),
    .I4(\_n7184<5>1_FRB_4363 ),
    .I5(_n7145),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT311_4315 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7118),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7151),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7115),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n71241_FRB_4345),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_945),
    .I2(_n7109),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re)
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I1(\_n7193<5>1_FRB_4339 ),
    .I2(_n71121_FRB_4341),
    .I3(\_n7196<5>1_FRB_4340 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_8175 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3111  (
    .I0(_n7142),
    .I1(_n7103),
    .I2(_n7109),
    .I3(_n7115),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/_n1469_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I1(\picorv32/instr_waitirq_6504 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(\picorv32/_n1469_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state__n17171  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/cpu_state_FSM_FFd4 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .I3(\picorv32/cpu_state_FSM_FFd2 ),
    .I4(\picorv32/cpu_state_FSM_FFd1 ),
    .O(\picorv32/_n1717 )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank1_scratch1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(_n71031_4304),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank1_scratch1_re)
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT261  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [31]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT271  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [32]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT281  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [33]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT291  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [34]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [35]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT311  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [36]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT321  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [37]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT331  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [38]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT351  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [39]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT361  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [40]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT371  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [41]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT381  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [42]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT391  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [43]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT401  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [44]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT411  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [45]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT421  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [46]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT431  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [47]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT441  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [48]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT461  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [49]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT471  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [50]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT481  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [51]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT491  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [52]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT501  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [53]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT511  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [54]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT521  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [55]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT531  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [56]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT541  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [57]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT551  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [58]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT571  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [59]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT581  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT591  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [61]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT601  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/rs2 [62]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n5529_inv1 (
    .I0(basesoc_uart_phy_uart_clk_txen_658),
    .I1(basesoc_uart_phy_tx_busy_1621),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .I5(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o),
    .O(_n5529_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFF002000200020 ))
  ddrphy_rddata_en_SW1 (
    .I0(ddrphy_rddata_sr_2_BRB5_9979),
    .I1(ddrphy_rddata_sr_2_BRB6_9980),
    .I2(ddrphy_rddata_sr_2_BRB7_9981),
    .I3(ddrphy_rddata_sr_2_BRB8_9982),
    .I4(ddrphy_rddata_sr_2_BRB9_9983),
    .I5(ddrphy_rddata_sr_2_BRB10_9984),
    .O(N1626)
  );
  LUT5 #(
    .INIT ( 32'hD8888888 ))
  ddrphy_rddata_en (
    .I0(ddrphy_rddata_sr_1_BRB0_9974),
    .I1(ddrphy_rddata_sr_1_BRB1_9975),
    .I2(ddrphy_rddata_sr_1_BRB2_9976),
    .I3(ddrphy_rddata_sr_1_BRB3_9977),
    .I4(ddrphy_rddata_sr_1_BRB4_9978),
    .O(ddrphy_rddata_sr[1])
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A110  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A121  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_1 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A231  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A261  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_3 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A271  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A281  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_5 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A291  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A301  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_7 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A311  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A321  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_9 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A210  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A33  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_11 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A41  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A51  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_13 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A61  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A71  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_15 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A81  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A91  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_17 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A101  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A111  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_19 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A131  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A141  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_21 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A151  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A161  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_23 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A171  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A181  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_25 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A191  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A201  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_27 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A211  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A221  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_29 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A241  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_30 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> )
  );
  LUT6 #(
    .INIT ( 64'h8888888A88888880 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2  (
    .I0(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .I1(\picorv32/reg_op1_27 ),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/reg_sh [4]),
    .I4(\picorv32/reg_sh [2]),
    .I5(\picorv32/reg_op1_30 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_8375 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank1_scratch2_re1 (
    .I0(_n71061),
    .I1(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank1_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \picorv32/cpu_state_FSM_FFd5-In_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/_n1471 ),
    .I2(\picorv32/instr_ecall_ebreak_6445 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I5(\picorv32/pcpi_timeout_6583 ),
    .O(N118)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o14_SW0  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [6]),
    .O(N2781)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o14  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o13 ),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12_8794 ),
    .I2(N2781),
    .I3(\picorv32/mem_rdata_q [0]),
    .I4(\picorv32/mem_rdata_q [1]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 )
  );
  LUT5 #(
    .INIT ( 32'h08080800 ))
  \picorv32/cpu_state__n12641  (
    .I0(\picorv32/decoder_pseudo_trigger_BRB0_9718 ),
    .I1(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I2(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB3_9721 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB4_9722 ),
    .O(\picorv32/decoder_pseudo_trigger )
  );
  LUT5 #(
    .INIT ( 32'hF8F0F0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_8709 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_8710 )
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128411  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5826 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .O(\picorv32/_n1284 [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT581  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_30_6066 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB_7815 ),
    .I5(\picorv32/pcpi_div/divisor [62]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [61])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128421  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5825 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .O(\picorv32/_n1284 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT571  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_29_6065 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB_7814 ),
    .I5(\picorv32/pcpi_div/divisor [61]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [60])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128431  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5824 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .O(\picorv32/_n1284 [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT551  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_28_6064 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB_7813 ),
    .I5(\picorv32/pcpi_div/divisor [60]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [59])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128441  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5823 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .O(\picorv32/_n1284 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT541  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_27_6063 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB_7812 ),
    .I5(\picorv32/pcpi_div/divisor [59]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [58])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128451  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5822 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .O(\picorv32/_n1284 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT531  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_26_6062 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB_7811 ),
    .I5(\picorv32/pcpi_div/divisor [58]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [57])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128461  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5821 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .O(\picorv32/_n1284 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT521  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_25_6061 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB_7810 ),
    .I5(\picorv32/pcpi_div/divisor [57]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [56])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128471  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5820 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .O(\picorv32/_n1284 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT511  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_24_6060 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB_7809 ),
    .I5(\picorv32/pcpi_div/divisor [56]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [55])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128481  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5819 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .O(\picorv32/_n1284 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT501  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_23_6059 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB_7808 ),
    .I5(\picorv32/pcpi_div/divisor [55]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [54])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128491  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5818 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .O(\picorv32/_n1284 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT491  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_22_6058 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB_7807 ),
    .I5(\picorv32/pcpi_div/divisor [54]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [53])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284101  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5817 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .O(\picorv32/_n1284 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT481  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_21_6057 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB_7806 ),
    .I5(\picorv32/pcpi_div/divisor [53]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [52])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT471  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_20_6056 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB_7805 ),
    .I5(\picorv32/pcpi_div/divisor [52]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [51])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT461  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_19_6055 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB_7804 ),
    .I5(\picorv32/pcpi_div/divisor [51]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [50])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT441  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_18_6054 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB_7803 ),
    .I5(\picorv32/pcpi_div/divisor [50]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [49])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT431  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_17_6053 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB_7802 ),
    .I5(\picorv32/pcpi_div/divisor [49]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [48])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT421  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_16_6052 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB_7801 ),
    .I5(\picorv32/pcpi_div/divisor [48]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [47])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT411  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_15_6051 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB_7800 ),
    .I5(\picorv32/pcpi_div/divisor [47]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [46])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT401  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_14_6050 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB_7799 ),
    .I5(\picorv32/pcpi_div/divisor [46]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [45])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT391  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_13_6049 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB_7798 ),
    .I5(\picorv32/pcpi_div/divisor [45]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [44])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT381  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_12_6048 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB_7797 ),
    .I5(\picorv32/pcpi_div/divisor [44]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [43])
  );
  LUT6 #(
    .INIT ( 64'h4444B44444444444 ))
  _n5565_inv1 (
    .I0(n0065),
    .I1(basesoc_uart_tx_fifo_do_read),
    .I2(basesoc_interface_we_945),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(_n5565_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT371  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_11_6047 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB_7796 ),
    .I5(\picorv32/pcpi_div/divisor [43]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [42])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT361  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_10_6046 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB_7795 ),
    .I5(\picorv32/pcpi_div/divisor [42]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [41])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT351  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_9_6045 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB_7794 ),
    .I5(\picorv32/pcpi_div/divisor [41]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [40])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT331  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_8_6044 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB_7793 ),
    .I5(\picorv32/pcpi_div/divisor [40]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [39])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_load0_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank5_load0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_reload2_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload2_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank5_reload0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT321  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_7_5512 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB_7792 ),
    .I5(\picorv32/pcpi_div/divisor [39]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [38])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT311  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_6_5511 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB_7791 ),
    .I5(\picorv32/pcpi_div/divisor [38]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [37])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT301  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_5_5510 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB_7790 ),
    .I5(\picorv32/pcpi_div/divisor [37]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [36])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT291  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_4_5509 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB_7789 ),
    .I5(\picorv32/pcpi_div/divisor [36]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [35])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT281  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_3_5508 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB_7788 ),
    .I5(\picorv32/pcpi_div/divisor [35]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [34])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [3]),
    .I3(\picorv32/pcpi_mul/rd [2]),
    .I4(\picorv32/pcpi_mul/rs2 [2]),
    .I5(\picorv32/pcpi_mul/rs2 [3]),
    .O(\picorv32/pcpi_mul/n0121 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [3]),
    .I2(\picorv32/pcpi_mul/rd [3]),
    .I3(\picorv32/pcpi_mul/rd [2]),
    .I4(\picorv32/pcpi_mul/rs2 [2]),
    .I5(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0121 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT271  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_2_5507 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB_7787 ),
    .I5(\picorv32/pcpi_div/divisor [34]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [33])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT261  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_1_5506 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB_7786 ),
    .I5(\picorv32/pcpi_div/divisor [33]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [32])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [15]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/rs2 [15]),
    .O(\picorv32/pcpi_mul/n0118 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [15]),
    .I2(\picorv32/pcpi_mul/rd [15]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0118 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [7]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/rs2 [7]),
    .O(\picorv32/pcpi_mul/n0120 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [7]),
    .I2(\picorv32/pcpi_mul/rd [7]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0120 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [59]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/rs2 [59]),
    .O(\picorv32/pcpi_mul/n0107 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [59]),
    .I2(\picorv32/pcpi_mul/rd [59]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0107 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [55]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/rs2 [55]),
    .O(\picorv32/pcpi_mul/n0108 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [55]),
    .I2(\picorv32/pcpi_mul/rd [55]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0108 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [51]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/rs2 [51]),
    .O(\picorv32/pcpi_mul/n0109 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [51]),
    .I2(\picorv32/pcpi_mul/rd [51]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0109 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [47]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/rs2 [47]),
    .O(\picorv32/pcpi_mul/n0110 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [47]),
    .I2(\picorv32/pcpi_mul/rd [47]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0110 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [43]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/rs2 [43]),
    .O(\picorv32/pcpi_mul/n0111 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [43]),
    .I2(\picorv32/pcpi_mul/rd [43]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0111 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [39]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/rs2 [39]),
    .O(\picorv32/pcpi_mul/n0112 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [39]),
    .I2(\picorv32/pcpi_mul/rd [39]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0112 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [11]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/rs2 [11]),
    .O(\picorv32/pcpi_mul/n0119 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [11]),
    .I2(\picorv32/pcpi_mul/rd [11]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0119 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [35]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/rs2 [35]),
    .O(\picorv32/pcpi_mul/n0113 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [35]),
    .I2(\picorv32/pcpi_mul/rd [35]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0113 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [31]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/rs2 [31]),
    .O(\picorv32/pcpi_mul/n0114 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [31]),
    .I2(\picorv32/pcpi_mul/rd [31]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0114 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [27]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/rs2 [27]),
    .O(\picorv32/pcpi_mul/n0115 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [27]),
    .I2(\picorv32/pcpi_mul/rd [27]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0115 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [23]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/rs2 [23]),
    .O(\picorv32/pcpi_mul/n0116 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [23]),
    .I2(\picorv32/pcpi_mul/rd [23]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0116 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [19]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/rs2 [19]),
    .O(\picorv32/pcpi_mul/n0117 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [19]),
    .I2(\picorv32/pcpi_mul/rd [19]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0117 [4])
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1261  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[8]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_521_o )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1110  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[8]),
    .I2(spiflash_clk1_1132),
    .I3(basesoc_sdram_bandwidth_period_733),
    .I4(spiflash_sr[7]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_522_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT251  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_0_5505 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB_7785 ),
    .I5(\picorv32/pcpi_div/divisor [32]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA699999995 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<5>11  (
    .I0(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4]),
    .I1(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I2(\picorv32/pcpi_mul/instr_mulh_7094 ),
    .I3(\picorv32/pcpi_mul/instr_mulhu_7092 ),
    .I4(\picorv32/pcpi_mul/instr_mulhsu_7093 ),
    .I5(\picorv32/pcpi_mul/mul_counter [5]),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter5 )
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284111  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5816 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .O(\picorv32/_n1284 [21])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284321  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5795 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .O(\picorv32/_n1284 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284311  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5796 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/_n1284 [1])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284301  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5797 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/_n1284 [2])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284291  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5798 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/_n1284 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284281  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5799 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/_n1284 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284271  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5800 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .O(\picorv32/_n1284 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284261  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5801 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .O(\picorv32/_n1284 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284251  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5802 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .O(\picorv32/_n1284 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284241  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5803 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .O(\picorv32/_n1284 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284231  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5804 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .O(\picorv32/_n1284 [9])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284221  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5805 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .O(\picorv32/_n1284 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284211  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5806 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .O(\picorv32/_n1284 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284201  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5807 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .O(\picorv32/_n1284 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284191  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5808 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .O(\picorv32/_n1284 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284181  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5809 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .O(\picorv32/_n1284 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284171  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5810 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .O(\picorv32/_n1284 [15])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284161  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5811 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .O(\picorv32/_n1284 [16])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284151  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5812 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .O(\picorv32/_n1284 [17])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284141  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5813 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .O(\picorv32/_n1284 [18])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284131  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5814 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .O(\picorv32/_n1284 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284121  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5815 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .O(\picorv32/_n1284 [20])
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n5572_inv1 (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_readable_1626),
    .I2(basesoc_uart_rx_clear),
    .I3(n0086),
    .O(_n5572_inv)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_rx_fifo_do_read1 (
    .I0(n0086),
    .I1(basesoc_uart_rx_fifo_readable_1626),
    .I2(basesoc_uart_rx_clear),
    .O(basesoc_uart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [30]),
    .I4(\picorv32/mem_rdata_q [13]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o1  (
    .I0(\picorv32/is_alu_reg_imm ),
    .I1(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4536 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o )
  );
  LUT5 #(
    .INIT ( 32'h12480000 ))
  Mmux_rhs_array_muxed61_SW0 (
    .I0(basesoc_sdram_choose_req_want_reads_inv),
    .I1(basesoc_sdram_choose_req_want_writes_inv),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(N50)
  );
  LUT5 #(
    .INIT ( 32'hF99FFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(basesoc_sdram_choose_req_want_writes_inv),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_want_reads_inv),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8320 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_SW1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[4] ),
    .O(N2801)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF28 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611  (
    .I0(N2801),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\_n7133<5>1_FRB_4342 ),
    .I4(\_n7187<5>1_FRB_4361 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT312 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4309 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<28>  (
    .I0(\picorv32/reg_next_pc [4]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I4(N122),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/_n1587[28] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<13>1  (
    .I0(\picorv32/reg_next_pc [19]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/_n1587[13] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<28>1  (
    .I0(\picorv32/reg_next_pc [4]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I4(N122),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/_n1587<28>1_9124 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<27>11  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .O(\picorv32/_n1587<27>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<26>11  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .O(\picorv32/_n1587<26>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<25>11  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .O(\picorv32/_n1587<25>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<24>11  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .O(\picorv32/_n1587<24>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<23>11  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .O(\picorv32/_n1587<23>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<22>11  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .O(\picorv32/_n1587<22>1 )
  );
  LUT5 #(
    .INIT ( 32'h44F40000 ))
  \picorv32/pcpi_div/_n0146_inv1  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/Mcompar_n0050_cy [21]),
    .I3(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I4(sys_rst_INV_439_o_2308),
    .O(\picorv32/pcpi_div/_n0146_inv )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<21>11  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .O(\picorv32/_n1587<21>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<20>11  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .O(\picorv32/_n1587<20>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<19>11  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .O(\picorv32/_n1587<19>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<3>1  (
    .I0(\picorv32/reg_next_pc [29]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/_n1587[3] )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<18>11  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .O(\picorv32/_n1587<18>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<17>11  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .O(\picorv32/_n1587<17>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<16>11  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .O(\picorv32/_n1587<16>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<15>11  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .O(\picorv32/_n1587<15>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<14>11  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .O(\picorv32/_n1587<14>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<13>12  (
    .I0(\picorv32/reg_next_pc [19]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/_n1587<13>11_9109 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<12>11  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .O(\picorv32/_n1587<12>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<11>11  (
    .I0(\picorv32/reg_next_pc [21]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .O(\picorv32/_n1587<11>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<10>11  (
    .I0(\picorv32/reg_next_pc [22]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .O(\picorv32/_n1587<10>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<9>11  (
    .I0(\picorv32/reg_next_pc [23]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .O(\picorv32/_n1587<9>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<8>11  (
    .I0(\picorv32/reg_next_pc [24]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .O(\picorv32/_n1587<8>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<7>11  (
    .I0(\picorv32/reg_next_pc [25]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .O(\picorv32/_n1587<7>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<6>11  (
    .I0(\picorv32/reg_next_pc [26]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .O(\picorv32/_n1587<6>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<5>11  (
    .I0(\picorv32/reg_next_pc [27]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .O(\picorv32/_n1587<5>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<4>11  (
    .I0(\picorv32/reg_next_pc [28]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .O(\picorv32/_n1587<4>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<3>11  (
    .I0(\picorv32/reg_next_pc [29]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6507 ),
    .O(\picorv32/_n1587<3>1_9099 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<2>11  (
    .I0(\picorv32/reg_next_pc [30]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .O(\picorv32/_n1587<2>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<1>11  (
    .I0(\picorv32/reg_next_pc [31]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .O(\picorv32/_n1587<1>1 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable161  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/decoder_trigger ),
    .I3(sys_rst_INV_439_o_2308),
    .O(\picorv32/Reset_OR_DriverANDClockEnable16 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable101  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/is_alu_reg_imm ),
    .I2(\picorv32/decoder_trigger ),
    .I3(sys_rst_INV_439_o_2308),
    .O(\picorv32/Reset_OR_DriverANDClockEnable10 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_reload1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2161_SW0  (
    .I0(\picorv32/reg_op2_0_5505 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1401)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[6]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[5]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[4]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[3]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[7]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<9>_SW0  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op2_23_6059 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1421)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<8>_SW0  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/reg_op2_24_6060 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1441)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<7>_SW0  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op2_25_6061 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<6>_SW0  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/reg_op2_26_6062 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<5>_SW0  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op2_27_6063 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1501)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<4>_SW0  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/reg_op2_28_6064 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<3>_SW0  (
    .I0(\picorv32/reg_op2_29_6065 ),
    .I1(\picorv32/reg_op1_29 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1541)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<31>_SW0  (
    .I0(\picorv32/reg_op2_1_5506 ),
    .I1(\picorv32/reg_op1_1 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1561)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<30>_SW0  (
    .I0(\picorv32/reg_op2_2_5507 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<2>_SW0  (
    .I0(\picorv32/reg_op2_30_6066 ),
    .I1(\picorv32/reg_op1_30 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1601)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<29>_SW0  (
    .I0(\picorv32/reg_op2_3_5508 ),
    .I1(\picorv32/reg_op1_3 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1621)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<28>_SW0  (
    .I0(\picorv32/reg_op2_4_5509 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1641)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<27>_SW0  (
    .I0(\picorv32/reg_op2_5_5510 ),
    .I1(\picorv32/reg_op1_5 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1661)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<26>_SW0  (
    .I0(\picorv32/reg_op2_6_5511 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1681)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<25>_SW0  (
    .I0(\picorv32/reg_op2_7_5512 ),
    .I1(\picorv32/reg_op1_7 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N170)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<24>_SW0  (
    .I0(\picorv32/reg_op2_8_6044 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N172)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<23>_SW0  (
    .I0(\picorv32/reg_op2_9_6045 ),
    .I1(\picorv32/reg_op1_9 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<22>_SW0  (
    .I0(\picorv32/reg_op2_10_6046 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N176)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<21>_SW0  (
    .I0(\picorv32/reg_op2_11_6047 ),
    .I1(\picorv32/reg_op1_11 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N178)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<20>_SW0  (
    .I0(\picorv32/reg_op2_12_6048 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N180)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<1>_SW0  (
    .I0(\picorv32/reg_op2_31_6067 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N182)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<19>_SW0  (
    .I0(\picorv32/reg_op2_13_6049 ),
    .I1(\picorv32/reg_op1_13 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<18>_SW0  (
    .I0(\picorv32/reg_op2_14_6050 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N186)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<17>_SW0  (
    .I0(\picorv32/reg_op2_15_6051 ),
    .I1(\picorv32/reg_op1_15 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<16>_SW0  (
    .I0(\picorv32/reg_op2_16_6052 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N190)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<15>_SW0  (
    .I0(\picorv32/reg_op2_17_6053 ),
    .I1(\picorv32/reg_op1_17 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<14>_SW0  (
    .I0(\picorv32/reg_op2_18_6054 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<13>_SW0  (
    .I0(\picorv32/reg_op2_19_6055 ),
    .I1(\picorv32/reg_op1_19 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N196)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<12>_SW0  (
    .I0(\picorv32/reg_op2_20_6056 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<11>_SW0  (
    .I0(\picorv32/reg_op2_21_6057 ),
    .I1(\picorv32/reg_op1_21 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N200)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<10>_SW0  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/reg_op2_22_6058 ),
    .I2(\picorv32/instr_andi_6331 ),
    .I3(\picorv32/instr_and_6323 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N2021)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \picorv32/Mmux_is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1447_o11  (
    .I0(\picorv32/is_compare_BRB0_9925 ),
    .I1(\picorv32/cpu_state_FSM_FFd4_BRB3_9783 ),
    .I2(\picorv32/is_compare_BRB2_9926 ),
    .I3(\picorv32/is_compare_BRB3_9927 ),
    .I4(\picorv32/is_compare_BRB4_9928 ),
    .I5(\picorv32/is_compare_BRB5_9929 ),
    .O(\picorv32/is_compare )
  );
  LUT4 #(
    .INIT ( 16'h4F00 ))
  \picorv32/pcpi_div/_n0151_inv1  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I3(sys_rst_INV_439_o_2308),
    .O(\picorv32/pcpi_div/_n0151_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61_8097 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62_8098 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51_8101 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52_8102 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41_8105 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42_8106 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT31_8109 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT32_8110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT21_8113 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT22_8114 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_SW0  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I2(\picorv32/instr_getq_6444 ),
    .I3(\picorv32/instr_setq_6443 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_8529 ),
    .O(N2821)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA8A8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(N2821),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_8528 ),
    .I3(\picorv32/_n1471 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_8530 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_8527 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_8531 )
  );
  LUT5 #(
    .INIT ( 32'hF0F0E0F0 ))
  \picorv32/cpu_state_FSM_FFd6-In5_SW0  (
    .I0(\picorv32/instr_waitirq_6504 ),
    .I1(\picorv32/instr_jal_6110 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/decoder_trigger ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(N2841)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFB3A0 ))
  \picorv32/cpu_state_FSM_FFd6-In5  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state_FSM_FFd4 ),
    .I4(N2841),
    .I5(\picorv32/cpu_state_FSM_FFd6-In7_8417 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In8 )
  );
  LUT6 #(
    .INIT ( 64'h0800080008000808 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT591  (
    .I0(\picorv32/reg_op2_31_6067 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I3(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB_7816 ),
    .I4(\picorv32/pcpi_div/instr_div_7858 ),
    .I5(\picorv32/pcpi_div/instr_rem_7856 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [62])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I1(basesoc_sdram_bankmachine3_row_opened_1641),
    .I2(basesoc_sdram_generator_done_823),
    .I3(refresher_state_FSM_FFd1_947),
    .I4(refresher_state_FSM_FFd2_946),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I1(basesoc_sdram_bankmachine1_row_opened_1637),
    .I2(basesoc_sdram_generator_done_823),
    .I3(refresher_state_FSM_FFd1_947),
    .I4(refresher_state_FSM_FFd2_946),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I1(basesoc_sdram_bankmachine0_row_opened_1635),
    .I2(basesoc_sdram_generator_done_823),
    .I3(refresher_state_FSM_FFd1_947),
    .I4(refresher_state_FSM_FFd2_946),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I1(basesoc_sdram_bankmachine2_row_opened_1639),
    .I2(basesoc_sdram_generator_done_823),
    .I3(refresher_state_FSM_FFd1_947),
    .I4(refresher_state_FSM_FFd2_946),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine0_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_823),
    .I1(refresher_state_FSM_FFd1_947),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_bankmachine0_row_opened_1635),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine1_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_823),
    .I1(refresher_state_FSM_FFd1_947),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_bankmachine1_row_opened_1637),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine2_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_823),
    .I1(refresher_state_FSM_FFd1_947),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_bankmachine2_row_opened_1639),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine3_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_823),
    .I1(refresher_state_FSM_FFd1_947),
    .I2(refresher_state_FSM_FFd2_946),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_bankmachine3_row_opened_1641),
    .O(N60)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<0>1  (
    .I0(\picorv32/mem_wstrb [0]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<1>1  (
    .I0(\picorv32/mem_wstrb [1]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<2>1  (
    .I0(\picorv32/mem_wstrb [2]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<3>1  (
    .I0(\picorv32/mem_wstrb [3]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[3])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \picorv32/pcpi_div/_n01371  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(sys_rst_INV_439_o_2308),
    .O(\picorv32/pcpi_div/_n0137 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_13 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8605 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_12 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8609 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_11 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8613 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2  (
    .I0(\picorv32/reg_op1_2 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_10 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8617 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_9 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8621 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_8 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8625 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_31 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8635 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_30 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8639 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_29 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8643 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_28 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8647 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_27 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8651 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_26 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8655 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_25 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8659 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_24 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8663 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_23 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8670 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_22 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8674 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_21 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8678 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_20 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8682 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_19 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8686 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_18 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8690 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_17 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8694 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_16 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8698 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_15 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8702 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_14 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8706 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_10 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_8606 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_9 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_8610 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_8 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_8614 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_7 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_8618 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_6 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_8622 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_5 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_8626 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_28 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_8636 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_27 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_8640 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_26 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_8644 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_25 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_8648 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_24 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_8652 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_23 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_8656 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_22 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_8660 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_21 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_8664 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_20 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_8671 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_19 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_8675 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_18 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_8679 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_17 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_8683 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_16 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_8687 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_15 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_8691 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_14 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_8695 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_13 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_8699 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_12 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_8703 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_11 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_8707 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT210  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT33  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT41  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT51  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT61  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT71  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT81  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT91  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT101  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT131  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT141  (
    .I0(\picorv32/reg_next_pc [21]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT151  (
    .I0(\picorv32/reg_next_pc [22]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT161  (
    .I0(\picorv32/reg_next_pc [23]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT171  (
    .I0(\picorv32/reg_next_pc [24]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT181  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I4(\picorv32/reg_next_pc [25]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT191  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I4(\picorv32/reg_next_pc [26]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT201  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I4(\picorv32/reg_next_pc [27]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT211  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I4(\picorv32/reg_next_pc [28]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT241  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I4(\picorv32/reg_next_pc [30]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT251  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I4(\picorv32/reg_next_pc [31]),
    .I5(\picorv32/_n1587<13>1_4549 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT281  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT291  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT301  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT311  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT321  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_store_6516 ),
    .I2(\picorv32/latched_branch_6514 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I4(\picorv32/_n1587<13>1_4549 ),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_load1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank5_load1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  basesoc_csrbankarray_csrbank5_load3_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_load3_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_reload3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_load2_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank5_load2_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_29_1778),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62_8068 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63_8069 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64_8070 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_28_1779),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52_8074 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53_8075 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54_8076 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_27_1780),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42_8080 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43_8081 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44_8082 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_26_1781),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT32_8086 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT33_8087 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT34_8088 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_25_1782),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT22_8092 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT23_8093 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT24_8094 )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank0_sel),
    .I4(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT1  (
    .I0(N781),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_interface_adr[12] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/cpu_state_FSM_FFd4 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .O(N2881)
  );
  LUT6 #(
    .INIT ( 64'hFFA8AAA8A8A8AAA8 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6  (
    .I0(\picorv32/mem_do_rinst ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(N2881),
    .I3(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I4(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I5(\picorv32/mem_do_prefetch ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_8392 )
  );
  LUT5 #(
    .INIT ( 32'h8880D8D0 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT1011  (
    .I0(\picorv32/instr_waitirq_6504 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/do_waitirq ),
    .I4(\picorv32/instr_jal_6110 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  _n5592_inv_SW1 (
    .I0(\picorv32/mem_addr [29]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [30]),
    .I4(spiflash_clk1_1132),
    .O(N2901)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0880FFFFFFFF ))
  _n5592_inv (
    .I0(N2901),
    .I1(basesoc_sdram_bandwidth_period_733),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I5(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .O(_n5592_inv_2644)
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>2  (
    .I0(\picorv32/reg_op2_4_5509 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8428 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>2  (
    .I0(\picorv32/reg_op2_3_5508 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8430 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>2  (
    .I0(\picorv32/reg_op2_2_5507 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8432 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>2  (
    .I0(\picorv32/reg_op2_1_5506 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8433 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/reg_sh [1]),
    .I2(\picorv32/reg_sh [0]),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>2  (
    .I0(\picorv32/reg_op2_0_5505 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8756 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>2  (
    .I0(\picorv32/reg_op2_5_5510 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8757 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>2  (
    .I0(\picorv32/reg_op2_6_5511 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8758 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>2  (
    .I0(\picorv32/reg_op2_7_5512 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8759 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>2  (
    .I0(\picorv32/reg_op2_8_6044 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8760 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>2  (
    .I0(\picorv32/reg_op2_9_6045 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8761 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>2  (
    .I0(\picorv32/reg_op2_10_6046 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8762 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>2  (
    .I0(\picorv32/reg_op2_11_6047 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8763 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>2  (
    .I0(\picorv32/reg_op2_12_6048 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8764 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>2  (
    .I0(\picorv32/reg_op2_13_6049 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8765 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>2  (
    .I0(\picorv32/reg_op2_14_6050 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8766 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>2  (
    .I0(\picorv32/reg_op2_15_6051 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8767 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>2  (
    .I0(\picorv32/reg_op2_16_6052 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8768 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>2  (
    .I0(\picorv32/reg_op2_17_6053 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8769 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>2  (
    .I0(\picorv32/reg_op2_18_6054 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8770 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>2  (
    .I0(\picorv32/reg_op2_19_6055 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8771 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>2  (
    .I0(\picorv32/reg_op2_20_6056 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8772 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>2  (
    .I0(\picorv32/reg_op2_21_6057 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8773 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>2  (
    .I0(\picorv32/reg_op2_22_6058 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8774 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>2  (
    .I0(\picorv32/reg_op2_23_6059 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8775 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>2  (
    .I0(\picorv32/reg_op2_24_6060 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8776 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>2  (
    .I0(\picorv32/reg_op2_25_6061 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8777 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>2  (
    .I0(\picorv32/reg_op2_26_6062 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8778 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>2  (
    .I0(\picorv32/reg_op2_27_6063 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8779 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>2  (
    .I0(\picorv32/reg_op2_28_6064 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8780 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>2  (
    .I0(\picorv32/reg_op2_29_6065 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8781 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>2  (
    .I0(\picorv32/reg_op2_30_6066 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8782 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>2  (
    .I0(\picorv32/reg_op2_31_6067 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8783 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/reg_sh [0]),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/reg_sh [4]),
    .I4(\picorv32/reg_sh [2]),
    .I5(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h1000100000001000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7011  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I1(_n7100),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701 )
  );
  LUT5 #(
    .INIT ( 32'hFF15FFDD ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT1111  (
    .I0(\picorv32/decoder_trigger ),
    .I1(\picorv32/instr_waitirq_6504 ),
    .I2(\picorv32/do_waitirq ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I4(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4532 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable141  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .I3(\picorv32/is_alu_reg_reg ),
    .I4(sys_rst_INV_439_o_2308),
    .O(\picorv32/Reset_OR_DriverANDClockEnable14 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable111  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .I3(\picorv32/is_alu_reg_reg ),
    .I4(sys_rst_INV_439_o_2308),
    .O(\picorv32/Reset_OR_DriverANDClockEnable11 )
  );
  LUT6 #(
    .INIT ( 64'h0400040004000000 ))
  \picorv32/cpu_state_GND_2_o_GND_2_o_MUX_2034_o1  (
    .I0(\picorv32/do_waitirq_BRB0_9964 ),
    .I1(\picorv32/cpu_state_FSM_FFd5_BRB4_9962 ),
    .I2(\picorv32/do_waitirq_BRB2_9965 ),
    .I3(\picorv32/do_waitirq_BRB3_9966 ),
    .I4(\picorv32/do_waitirq_BRB4_9967 ),
    .I5(\picorv32/do_waitirq_BRB5_9968 ),
    .O(\picorv32/do_waitirq )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_quotient_msk[31]_GND_4_o_MUX_1323_o11  (
    .I0(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .O(\picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1323_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_en0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .O(basesoc_csrbankarray_csrbank5_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_timer0_update_value_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .O(basesoc_timer0_update_value_re)
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<2>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [62]),
    .I2(\picorv32/pcpi_mul/rd [62]),
    .I3(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1]),
    .O(\picorv32/pcpi_mul/n0106 [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT23  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21_8189 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[15]),
    .I1(basesoc_sdram_bandwidth_nreads_status[7]),
    .I2(\_n7187<5>1_FRB_4361 ),
    .I3(\_n7190<5>1_FRB_4337 ),
    .O(N3501)
  );
  LUT6 #(
    .INIT ( 64'hFFFFACAFFFFFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I1(basesoc_sdram_bandwidth_nreads_status[23]),
    .I2(\_n7199<5>1_FRB_4362 ),
    .I3(\_n7184<5>1_FRB_4363 ),
    .I4(\_n7196<5>1_FRB_4340 ),
    .I5(N3501),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT785 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT511_SW1  (
    .I0(\_n7199<5>1_FRB_4362 ),
    .I1(\_n7196<5>1_FRB_4340 ),
    .I2(_n7202),
    .I3(_n7181),
    .I4(_n7178),
    .O(N3541)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8882000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT511  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(_n71121_4308),
    .I3(\basesoc_interface_adr[5] ),
    .I4(_n71601_4326),
    .I5(N3541),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT511_4319 )
  );
  LUT6 #(
    .INIT ( 64'h0000000088008000 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o2_SW0  (
    .I0(\picorv32/instr_waitirq_6504 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/do_waitirq ),
    .I3(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I4(\picorv32/decoder_trigger ),
    .I5(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(N3581)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFCEC ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o2  (
    .I0(\picorv32/cpu_state_FSM_FFd7_6187 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/cpu_state_FSM_FFd2 ),
    .I4(\picorv32/cpu_state_FSM_FFd1 ),
    .I5(N3581),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o2_8420 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAAC0AAC0AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7811_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[15]),
    .I1(basesoc_sdram_phaseinjector1_status[7]),
    .I2(_n7178),
    .I3(_n7175),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781_8172 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788_8177 ),
    .O(N364)
  );
  LUT6 #(
    .INIT ( 64'h8FCCAFCF8080AA8F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In4_G  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8320 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .O(N373)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13  (
    .I0(N374),
    .I1(N375),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[0]),
    .I3(basesoc_timer0_load_storage_full_24_1783),
    .I4(basesoc_timer0_load_storage_full_8_1799),
    .O(N374)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_16_1823),
    .I3(basesoc_timer0_reload_storage_full[0]),
    .I4(basesoc_timer0_reload_storage_full_8_1831),
    .I5(basesoc_timer0_reload_storage_full_24_1815),
    .O(N375)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT83_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_23_1532),
    .I3(basesoc_ctrl_storage_full_15_1537),
    .I4(basesoc_ctrl_storage_full_31_1526),
    .O(N376)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT83_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[15]),
    .I3(basesoc_ctrl_storage_full_7_1541),
    .I4(basesoc_ctrl_bus_errors[31]),
    .O(N377)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_16_1536),
    .I3(basesoc_ctrl_storage_full_8_1540),
    .I4(basesoc_ctrl_storage_full_24_1531),
    .O(N378)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT13_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[8]),
    .I3(basesoc_ctrl_storage_full_0_1544),
    .I4(basesoc_ctrl_bus_errors[24]),
    .O(N379)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85  (
    .I0(N380),
    .I1(N3811),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT84 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_reload_storage_full_23_1816),
    .I3(basesoc_timer0_load_storage_full_31_1776),
    .I4(basesoc_timer0_reload_storage_full_31_1808),
    .O(N380)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full[7]),
    .I3(basesoc_timer0_reload_storage_full[7]),
    .I4(basesoc_timer0_reload_storage_full_15_1824),
    .I5(basesoc_timer0_load_storage_full_15_1792),
    .O(N3811)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT1  (
    .I0(N382),
    .I1(N383),
    .S(\basesoc_interface_adr[0] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT1_F  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_24_1847),
    .I5(basesoc_uart_phy_storage_full_8_1616),
    .O(N382)
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT1_G  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4330 ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_16_1613),
    .I5(basesoc_uart_phy_storage_full[0]),
    .O(N383)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT33  (
    .I0(N384),
    .I1(N385),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT32 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT33_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(dna_status[42]),
    .I5(\basesoc_interface_adr[4] ),
    .O(N384)
  );
  LUT6 #(
    .INIT ( 64'h00202A2000202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT33_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(dna_status[2]),
    .O(N385)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64  (
    .I0(N386),
    .I1(N387),
    .S(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT63 )
  );
  LUT6 #(
    .INIT ( 64'h2222AAA802028A88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_F  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(dna_status[29]),
    .I4(\basesoc_interface_adr[5] ),
    .I5(dna_status[21]),
    .O(N386)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_G  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(N387)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT13  (
    .I0(N388),
    .I1(N389),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT12 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT13_F  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(dna_status[40]),
    .O(N388)
  );
  LUT6 #(
    .INIT ( 64'h1101100055455444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT13_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(dna_status[0]),
    .I4(dna_status[8]),
    .I5(\basesoc_interface_adr[5] ),
    .O(N389)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT67  (
    .I0(N390),
    .I1(N391),
    .S(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT66 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT67_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(dna_status[13]),
    .I5(dna_status[5]),
    .O(N390)
  );
  LUT4 #(
    .INIT ( 16'h4404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT67_G  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .O(N391)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3  (
    .I0(N392),
    .I1(N393),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_8378 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_F  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_31 ),
    .O(N392)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3  (
    .I0(N3941),
    .I1(N3951),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_8381 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_F  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_30 ),
    .O(N3941)
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_tx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[1]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .O(Mcount_basesoc_uart_tx_fifo_level0_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  basesoc_sdram_twtrcon_count_1_glue_set (
    .I0(basesoc_sdram_twtrcon_count_1_BRB0_9689),
    .I1(basesoc_sdram_twtrcon_count_1_BRB1_9690),
    .I2(basesoc_sdram_twtrcon_count_1_BRB2_9691),
    .I3(basesoc_sdram_twtrcon_count_1_BRB3_9692),
    .O(basesoc_sdram_twtrcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'h0020000044644444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT15_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(dna_status[16]),
    .I5(\basesoc_interface_adr[5] ),
    .O(N3961)
  );
  LUT5 #(
    .INIT ( 32'hFFFEEFEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT15  (
    .I0(\_n7190<5>1_FRB_4337 ),
    .I1(\_n7193<5>1_FRB_4339 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(N3961),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT12 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT14 )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  basesoc_grant_glue_set (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\picorv32/mem_instr_434 ),
    .I2(basesoc_grant_1652),
    .O(basesoc_grant_glue_set_8897)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine0_row_opened_1635),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_8888)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine2_row_opened_1639),
    .I1(bankmachine2_state_FSM_FFd1_954),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_8890)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine1_row_opened_1637),
    .I1(bankmachine1_state_FSM_FFd1_951),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_8891)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine3_row_opened_1641),
    .I1(bankmachine3_state_FSM_FFd1_957),
    .I2(bankmachine3_state_FSM_FFd3_959),
    .I3(bankmachine3_state_FSM_FFd2_958),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_8895)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[4]),
    .I2(basesoc_uart_rx_fifo_level0[3]),
    .I3(Mcount_basesoc_uart_rx_fifo_level0_cy[2]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  basesoc_uart_phy_rx_busy_glue_set (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(xilinxmultiregimpl0_regs1_29),
    .I4(GND_1_o_GND_1_o_MUX_369_o1),
    .I5(basesoc_uart_phy_rx_r_135),
    .O(basesoc_uart_phy_rx_busy_glue_set_8874)
  );
  LUT5 #(
    .INIT ( 32'hCE00CECE ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_ready_1651),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(sys_rst),
    .I4(basesoc_sdram_twtrcon_valid),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_8896)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFB ))
  basesoc_sdram_time1_0_glue_set (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd3_2654),
    .I2(basesoc_sdram_max_time1_inv),
    .I3(basesoc_sdram_time1[0]),
    .I4(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_time1_0_glue_set_8907)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA6FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[1]),
    .I1(basesoc_sdram_max_time1_inv),
    .I2(basesoc_sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(multiplexer_state_FSM_FFd3_2654),
    .I5(multiplexer_state_FSM_FFd2_965),
    .O(basesoc_sdram_time1_1_glue_set_8908)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd3_2654),
    .O(basesoc_sdram_time0_0_glue_set_8911)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA6 ))
  basesoc_sdram_time0_1_glue_set (
    .I0(basesoc_sdram_time0[1]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[0]),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(multiplexer_state_FSM_FFd3_2654),
    .I5(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_time0_1_glue_set_8912)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF28282822 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6183 ),
    .I1(\picorv32/reg_sh [2]),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .I5(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBBBB0000BBB0000 ))
  serial_tx_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o),
    .I2(basesoc_uart_phy_uart_clk_txen_658),
    .I3(basesoc_uart_phy_tx_busy_1621),
    .I4(serial_tx_OBUF_1622),
    .I5(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o ),
    .O(serial_tx_glue_rst_8905)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF54 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o5  (
    .I0(\picorv32/_n1471 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .I4(\picorv32/out361_FRB_5368 ),
    .I5(\picorv32/latched_store_6516 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o5_8422 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(basesoc_uart_tx_trigger),
    .I4(basesoc_interface_we_945),
    .I5(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<3>2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(basesoc_interface_we_945),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o)
  );
  LUT6 #(
    .INIT ( 64'h1000100010111000 ))
  Mmux_array_muxed191 (
    .I0(new_master_rdata_valid0_BRB3_9752),
    .I1(new_master_rdata_valid0_BRB4_9753),
    .I2(basesoc_sdram_dfi_p1_wrdata_en_BRB2_9755),
    .I3(basesoc_sdram_dfi_p1_wrdata_en_BRB3_9756),
    .I4(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9757),
    .I5(basesoc_sdram_dfi_p1_wrdata_en_BRB5_9758),
    .O(basesoc_sdram_dfi_p1_wrdata_en)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n71481 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n7148)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n71631 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n7163)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n71661 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n7166)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine3_req_lock1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .O(basesoc_sdram_bankmachine3_req_lock)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank1_sel<13>1  (
    .I0(basesoc_interface_adr_12_1_10147),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[3]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_8875)
  );
  LUT6 #(
    .INIT ( 64'hDFF2200FDFF2200D ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready4_4475),
    .I1(N2661),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(\Result<2>16 )
  );
  LUT6 #(
    .INIT ( 64'h6AA96AB96AA96AA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_rx_fifo_level0[2]),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_phy_source_valid_659),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .I4(basesoc_uart_rx_fifo_level0[3]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<2>8 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy<2>11  (
    .I0(\picorv32/reg_sh [3]),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/reg_sh [0]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [2]),
    .O(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2])
  );
  LUT6 #(
    .INIT ( 64'hF000888800000000 ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o<6>1  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(\picorv32/mem_rdata_q [2]),
    .I2(basesoc_done_mmx_out9),
    .I3(basesoc_done_mmx_out5),
    .I4(\picorv32/mem_xfer ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(\picorv32/reg_op1_31 ),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .I4(\picorv32/pcpi_div/divisor [31]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_7370 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>  (
    .I0(\picorv32/pcpi_div/quotient [31]),
    .I1(\picorv32/pcpi_div/instr_divu_7857 ),
    .I2(\picorv32/pcpi_div/instr_div_7858 ),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_7307 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_0 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7432 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_1 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7430 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_2 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7428 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_3 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7426 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_4 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7424 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_5 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7422 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_6 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7420 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_7 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7418 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_8 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7416 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_9 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7414 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_10 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7412 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_11 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7410 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_12 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7408 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_13 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7406 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_14 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7404 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_15 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7402 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_16 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7400 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_17 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7398 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_18 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7396 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_19 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7394 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_20 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7392 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_21 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7390 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_22 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7388 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_23 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7386 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_24 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7384 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_25 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7382 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_26 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7380 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_27 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7378 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_28 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7376 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_29 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7374 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I3(\picorv32/reg_op1_30 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7372 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8880BBBF9995 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(rhs_array_muxed0),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8321 ),
    .I5(N264),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11_SW1 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(N2661)
  );
  LUT6 #(
    .INIT ( 64'hAAAA8880BBBF9995 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8319 ),
    .I5(N2681),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_level0[0]),
    .I1(basesoc_interface_we_945),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(basesoc_uart_tx_trigger),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .I5(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<1>2 )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  basesoc_sdram_twtrcon_valid1 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(rhs_array_muxed10),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_twtrcon_valid)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_G  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/instr_sra_6325 ),
    .I2(\picorv32/instr_srai_6446 ),
    .I3(\picorv32/reg_op1_26 ),
    .I4(\picorv32/instr_slli_6448 ),
    .I5(\picorv32/instr_sll_6328 ),
    .O(N393)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_G  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/instr_sra_6325 ),
    .I2(\picorv32/instr_srai_6446 ),
    .I3(\picorv32/reg_op1_25 ),
    .I4(\picorv32/instr_slli_6448 ),
    .I5(\picorv32/instr_sll_6328 ),
    .O(N3951)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_SW1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [12]),
    .O(N4041)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4041),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_5555 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_SW1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [13]),
    .O(N4061)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4061),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_5556 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_SW1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [14]),
    .O(N4081)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4081),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_5557 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_SW1  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [15]),
    .O(N4101)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4101),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_5558 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_SW1  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [16]),
    .O(N4121)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4121),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_5559 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_SW1  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [17]),
    .O(N4141)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4141),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_5560 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_SW1  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [18]),
    .O(N4161)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4161),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_5561 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_SW1  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/instr_auipc_6111 ),
    .I2(\picorv32/instr_lui_6112 ),
    .I3(\picorv32/instr_jal_6110 ),
    .I4(\picorv32/decoded_imm_uj [19]),
    .O(N4181)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N4181),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_5562 )
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_304_o1 (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd3_2654),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_304_o1_4512)
  );
  LUT4 #(
    .INIT ( 16'h5559 ))
  basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_305_o1 (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(multiplexer_state_FSM_FFd3_2654),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_305_o1_4511)
  );
  LUT6 #(
    .INIT ( 64'hFCFC0000FFFDFF00 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2_SW0  (
    .I0(\picorv32/is_sll_srl_sra_6438 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6439 ),
    .I2(\picorv32/is_lui_auipc_jal_6664 ),
    .I3(\picorv32/is_sb_sh_sw ),
    .I4(\picorv32/mem_do_prefetch ),
    .I5(\picorv32/n0568 ),
    .O(N4241)
  );
  LUT4 #(
    .INIT ( 16'hF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT73_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_storage_full_22_1533),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_storage_full_6_1606),
    .O(N442)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT73_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_14_1602),
    .I3(basesoc_ctrl_bus_errors[14]),
    .I4(basesoc_ctrl_bus_errors[30]),
    .I5(basesoc_ctrl_storage_full_30_1527),
    .O(N443)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75  (
    .I0(N444),
    .I1(N445),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT74 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[6]),
    .I3(basesoc_timer0_load_storage_full_30_1777),
    .I4(basesoc_timer0_load_storage_full_14_1793),
    .O(N444)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_22_1817),
    .I3(basesoc_timer0_reload_storage_full[6]),
    .I4(basesoc_timer0_reload_storage_full_14_1825),
    .I5(basesoc_timer0_reload_storage_full_30_1809),
    .O(N445)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8088 ))
  \multiplexer_state_FSM_FFd2-In6_F  (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(basesoc_sdram_read_available_4499),
    .I2(basesoc_sdram_max_time1),
    .I3(basesoc_sdram_write_available_4498),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(\multiplexer_state_FSM_FFd2-In2_8235 ),
    .O(N446)
  );
  LUT6 #(
    .INIT ( 64'h55FF55FF551555BF ))
  \multiplexer_state_FSM_FFd2-In6_G  (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(refresher_state_FSM_FFd1_947),
    .I2(basesoc_sdram_generator_done_823),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(basesoc_sdram_twtrcon_ready_1651),
    .I5(\multiplexer_state_FSM_FFd2-In2_8235 ),
    .O(N447)
  );
  LUT5 #(
    .INIT ( 32'h11111110 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1_F  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_do_prefetch ),
    .I3(\picorv32/mem_do_rinst ),
    .I4(\picorv32/mem_do_rdata ),
    .O(N448)
  );
  LUT5 #(
    .INIT ( 32'h515F5F5F ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1_G  (
    .I0(\picorv32/mem_do_rinst ),
    .I1(\picorv32/mem_do_rdata ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_valid_433 ),
    .I4(basesoc_picorv32_mem_ready),
    .O(N449)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT85  (
    .I0(N450),
    .I1(N451),
    .S(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT85_F  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(N376),
    .O(N450)
  );
  LUT6 #(
    .INIT ( 64'h2020202020200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT85_G  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(N377),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_ctrl_bus_errors[23]),
    .O(N451)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT15  (
    .I0(N452),
    .I1(N453),
    .S(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT15_F  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(N378),
    .O(N452)
  );
  LUT6 #(
    .INIT ( 64'h2020202020200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT15_G  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(N379),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_ctrl_bus_errors[16]),
    .O(N453)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3  (
    .I0(N454),
    .I1(N455),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_8384 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_F  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/instr_slli_6448 ),
    .I2(\picorv32/instr_sll_6328 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_29 ),
    .O(N454)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_G  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/instr_sra_6325 ),
    .I2(\picorv32/instr_srai_6446 ),
    .I3(\picorv32/reg_op1_24 ),
    .I4(\picorv32/instr_slli_6448 ),
    .I5(\picorv32/instr_sll_6328 ),
    .O(N455)
  );
  LUT6 #(
    .INIT ( 64'hAA8AFFDFEE8AFFDF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT75_SW0  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_bus_errors[6]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(N442),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(N456)
  );
  LUT5 #(
    .INIT ( 32'h008022A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT75  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(N443),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N456),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_rx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_phy_source_valid_659),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .O(Mcount_basesoc_uart_rx_fifo_level0_cy[2])
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>  (
    .I0(\picorv32/pcpi_div/quotient [0]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7369 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>  (
    .I0(\picorv32/pcpi_div/quotient [1]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7367 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>  (
    .I0(\picorv32/pcpi_div/quotient [2]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7365 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>  (
    .I0(\picorv32/pcpi_div/quotient [3]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7363 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>  (
    .I0(\picorv32/pcpi_div/quotient [4]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7361 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>  (
    .I0(\picorv32/pcpi_div/quotient [5]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7359 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>  (
    .I0(\picorv32/pcpi_div/quotient [6]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7357 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>  (
    .I0(\picorv32/pcpi_div/quotient [7]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7355 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>  (
    .I0(\picorv32/pcpi_div/quotient [8]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7353 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>  (
    .I0(\picorv32/pcpi_div/quotient [9]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7351 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>  (
    .I0(\picorv32/pcpi_div/quotient [10]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7349 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>  (
    .I0(\picorv32/pcpi_div/quotient [11]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7347 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>  (
    .I0(\picorv32/pcpi_div/quotient [12]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7345 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>  (
    .I0(\picorv32/pcpi_div/quotient [13]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7343 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>  (
    .I0(\picorv32/pcpi_div/quotient [14]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7341 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>  (
    .I0(\picorv32/pcpi_div/quotient [15]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7339 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>  (
    .I0(\picorv32/pcpi_div/quotient [16]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7337 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>  (
    .I0(\picorv32/pcpi_div/quotient [17]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7335 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>  (
    .I0(\picorv32/pcpi_div/quotient [18]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7333 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>  (
    .I0(\picorv32/pcpi_div/quotient [19]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7331 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>  (
    .I0(\picorv32/pcpi_div/quotient [20]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7329 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>  (
    .I0(\picorv32/pcpi_div/quotient [21]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7327 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>  (
    .I0(\picorv32/pcpi_div/quotient [22]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7325 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>  (
    .I0(\picorv32/pcpi_div/quotient [23]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7323 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>  (
    .I0(\picorv32/pcpi_div/quotient [24]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7321 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>  (
    .I0(\picorv32/pcpi_div/quotient [25]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7319 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>  (
    .I0(\picorv32/pcpi_div/quotient [26]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7317 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>  (
    .I0(\picorv32/pcpi_div/quotient [27]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7315 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>  (
    .I0(\picorv32/pcpi_div/quotient [28]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7313 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>  (
    .I0(\picorv32/pcpi_div/quotient [29]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7311 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>  (
    .I0(\picorv32/pcpi_div/quotient [30]),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7309 )
  );
  LUT6 #(
    .INIT ( 64'h9999999999F99999 ))
  basesoc_sdram_twtrcon_count_0_glue_set (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_ready_1651),
    .I2(rhs_array_muxed10),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(rhs_array_muxed6),
    .I5(multiplexer_state_FSM_FFd2_965),
    .O(basesoc_sdram_twtrcon_count_0_glue_set_8906)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_uart_tx_fifo_wrport_we1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_uart_tx_trigger),
    .I5(basesoc_interface_we_945),
    .O(basesoc_uart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hA6AAAAAAAA98AA99 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(N2661),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_port_cmd_ready4_4475),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>12 )
  );
  LUT6 #(
    .INIT ( 64'h0008080808880888 ))
  \picorv32/mem_do_rdata_glue_rst  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(sys_rst_INV_439_o_2308),
    .I2(\picorv32/mem_xfer ),
    .I3(\picorv32/mem_state [1]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/mem_state [0]),
    .O(\picorv32/mem_do_rdata_glue_rst_8917 )
  );
  LUT6 #(
    .INIT ( 64'h0008080808880888 ))
  \picorv32/mem_do_wdata_glue_rst  (
    .I0(\picorv32/mem_do_wdata ),
    .I1(sys_rst_INV_439_o_2308),
    .I2(\picorv32/mem_xfer ),
    .I3(\picorv32/mem_state [1]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/mem_state [0]),
    .O(\picorv32/mem_do_wdata_glue_rst_8916 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAD6AAAAAA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_rx_fifo_level0[3]),
    .I1(basesoc_uart_phy_source_valid_659),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<3>8 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_miso1 (
    .C(sys_clk),
    .D(spiflash_miso1_rstpot_9235),
    .R(sys_rst),
    .Q(spiflash_miso1_28)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk1 (
    .C(sys_clk),
    .D(spiflash_clk1_rstpot_9236),
    .R(sys_rst),
    .Q(spiflash_clk1_1132)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_9237),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1016)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_timer0_eventmanager_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_ev_enable0_re),
    .I1(basesoc_timer0_eventmanager_storage_full_1581),
    .I2(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_eventmanager_storage_full_rstpot_9238)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_eventmanager_storage_full_rstpot_9238),
    .R(sys_rst),
    .Q(basesoc_timer0_eventmanager_storage_full_1581)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank4_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_1579),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_9239)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_9239),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_1579)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_timer0_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_en0_re),
    .I1(basesoc_timer0_en_storage_full_1580),
    .I2(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_en_storage_full_rstpot_9240)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_en_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_en_storage_full_rstpot_9240),
    .R(sys_rst),
    .Q(basesoc_timer0_en_storage_full_1580)
  );
  FDR   \picorv32/pcpi_valid  (
    .C(sys_clk),
    .D(\picorv32/pcpi_valid_rstpot_9241 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_valid_6226 )
  );
  FDS   \picorv32/pcpi_mul/mul_waiting  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/mul_waiting_rstpot_9242 ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_mul/mul_waiting_7096 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_9243),
    .Q(basesoc_sram_bus_ack_598)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9244),
    .Q(basesoc_interface_we_945)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sel (
    .C(sdram_half_clk),
    .D(ddrphy_phase_sel_rstpot_9245),
    .Q(ddrphy_phase_sel_356)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot  (
    .I0(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .I1(\picorv32/instr_lui_reduce_or_153_o ),
    .O(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_9246 )
  );
  FD   \picorv32/is_lui_auipc_jal_jalr_addi_add_sub  (
    .C(sys_clk),
    .D(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_9246 ),
    .Q(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6586 )
  );
  FD   \picorv32/pcpi_mul/pcpi_wr  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .Q(\picorv32/pcpi_mul/pcpi_wr_6731 )
  );
  FD   \picorv32/pcpi_div/pcpi_wait_q  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_wait_q_rstpot_9248 ),
    .Q(\picorv32/pcpi_div/pcpi_wait_q_8020 )
  );
  FD   \picorv32/pcpi_div/pcpi_wait  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_wait_rstpot_9249 ),
    .Q(\picorv32/pcpi_div/pcpi_wait_6698 )
  );
  FD   \picorv32/pcpi_div/outsign  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/outsign_rstpot_9250 ),
    .Q(\picorv32/pcpi_div/outsign_7924 )
  );
  FD   \picorv32/mem_valid  (
    .C(sys_clk),
    .D(\picorv32/mem_valid_rstpot1_9251 ),
    .Q(\picorv32/mem_valid_433 )
  );
  FD   \picorv32/mem_instr  (
    .C(sys_clk),
    .D(\picorv32/mem_instr_rstpot1_9252 ),
    .Q(\picorv32/mem_instr_434 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I2(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_SW0 (
    .I0(basesoc_bus_wishbone_ack_1016),
    .I1(basesoc_sram_bus_ack_598),
    .I2(spiflash_bus_ack_1634),
    .I3(\basesoc_done<19>4_10123 ),
    .O(N4741)
  );
  LUT6 #(
    .INIT ( 64'h00FFFF0000080800 ))
  Mmux_basesoc_picorv32_mem_ready11 (
    .I0(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I1(cache_state_FSM_FFd3_3615),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(basesoc_grant_1652),
    .I4(\picorv32/mem_instr_434 ),
    .I5(N4741),
    .O(basesoc_picorv32_mem_ready)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7014_SW0_SW1  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector1_status[30]),
    .O(N4761)
  );
  LUT6 #(
    .INIT ( 64'hBFFFFFFFFFFFFFF9 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1321  (
    .I0(\picorv32/mem_addr [7]),
    .I1(\picorv32/mem_addr [4]),
    .I2(\picorv32/mem_addr [5]),
    .I3(\picorv32/mem_addr [6]),
    .I4(\picorv32/mem_addr [3]),
    .I5(\picorv32/mem_addr [2]),
    .O(N1751)
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5214_SW0  (
    .I0(_n7103),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_12_1555),
    .I2(_n7109),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .O(N4781)
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5214_SW1  (
    .I0(_n7103),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I2(_n7109),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_12_1555),
    .O(N4791)
  );
  LUT6 #(
    .INIT ( 64'h0202000202022202 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5215  (
    .I0(ddrphy_rddata_sr_4_BRB2_9697),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB1_9759),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB2_9760),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB3_9761),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB4_9762),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB5_9763),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFF47B800FF778800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5213  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755),
    .I1(_n7160),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210_8129 ),
    .I3(N491),
    .I4(N490),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529_8128 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212 )
  );
  LUT6 #(
    .INIT ( 64'h00004447BBB8FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I1(\_n7199<5>1_FRB_4362 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704_8118 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705_8119 ),
    .I4(N496),
    .I5(N497),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_8120 )
  );
  LUT6 #(
    .INIT ( 64'hC0C0F0F088CCAAFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_SW0_SW1  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(\_n7193<5>1_FRB_4339 ),
    .I4(\_n7196<5>1_FRB_4340 ),
    .I5(_n71121_FRB_4341),
    .O(N500)
  );
  LUT5 #(
    .INIT ( 32'hFF47B800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I1(\_n7199<5>1_FRB_4362 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT524_8125 ),
    .I3(N500),
    .I4(N499),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT527 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF08000808 ))
  \picorv32/mem_do_wdata_rstpot  (
    .I0(\picorv32/decoder_pseudo_trigger_BRB4_9722 ),
    .I1(\picorv32/decoder_trigger_BRB0_9792 ),
    .I2(\picorv32/mem_do_wdata_BRB2_9835 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .I5(\picorv32/mem_do_wdata_BRB5_9836 ),
    .O(\picorv32/mem_do_wdata )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF08000808 ))
  \picorv32/mem_do_rdata_rstpot  (
    .I0(\picorv32/decoder_trigger_BRB0_9792 ),
    .I1(\picorv32/decoder_pseudo_trigger_BRB3_9721 ),
    .I2(\picorv32/mem_do_rdata_BRB2_9837 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .I5(\picorv32/mem_do_rdata_BRB5_9838 ),
    .O(\picorv32/mem_do_rdata )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_SW1  (
    .I0(\_n7184<5>1_FRB_4363 ),
    .I1(\_n7187<5>1_FRB_4361 ),
    .I2(basesoc_sdram_bandwidth_nreads_status[9]),
    .I3(basesoc_sdram_bandwidth_nreads_status[1]),
    .I4(\_n7190<5>1_FRB_4337 ),
    .I5(basesoc_sdram_bandwidth_nreads_status[17]),
    .O(N502)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1321_FRB_4338 ),
    .I1(\_n7199<5>1_FRB_4362 ),
    .I2(N502),
    .I3(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT227_8165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2210 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_SW1  (
    .I0(\_n7184<5>1_FRB_4363 ),
    .I1(\_n7187<5>1_FRB_4361 ),
    .I2(basesoc_sdram_bandwidth_nreads_status[8]),
    .I3(basesoc_sdram_bandwidth_nreads_status[0]),
    .I4(\_n7190<5>1_FRB_4337 ),
    .I5(basesoc_sdram_bandwidth_nreads_status[16]),
    .O(N504)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1321_FRB_4338 ),
    .I1(\_n7199<5>1_FRB_4362 ),
    .I2(N504),
    .I3(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT117_8182 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1110 )
  );
  LUT5 #(
    .INIT ( 32'h2E222222 ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_01  (
    .I0(\picorv32/decoded_rs1 [5]),
    .I1(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT61  (
    .I0(\picorv32/decoded_rs1_5_BRB0_9851 ),
    .I1(\picorv32/decoded_rs1_5_BRB1_9852 ),
    .I2(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/decoded_rs1 [5])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT11  (
    .I0(\picorv32/decoded_imm_uj [15]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9851 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9852 ),
    .O(\picorv32/decoded_rs1 [0])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT21  (
    .I0(\picorv32/decoded_imm_uj [16]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9851 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9852 ),
    .O(\picorv32/decoded_rs1 [1])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT31  (
    .I0(\picorv32/decoded_imm_uj [17]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9851 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9852 ),
    .O(\picorv32/decoded_rs1 [2])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT41  (
    .I0(\picorv32/decoded_imm_uj [18]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9851 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9852 ),
    .O(\picorv32/decoded_rs1 [3])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT51  (
    .I0(\picorv32/decoded_imm_uj [19]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9851 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9852 ),
    .O(\picorv32/decoded_rs1 [4])
  );
  LUT4 #(
    .INIT ( 16'h7520 ))
  \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9693 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9694 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9695 ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9696 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu )
  );
  LUT6 #(
    .INIT ( 64'hFFEFEFFFFFFFEFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1421  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4311  (
    .I0(basesoc_interface_adr_2_2_10125),
    .I1(basesoc_interface_adr_5_2_10132),
    .I2(basesoc_interface_adr_0_3_10126),
    .I3(basesoc_interface_adr_1_3_10127),
    .I4(basesoc_interface_adr_3_2_10129),
    .I5(basesoc_interface_adr_4_2_10133),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT431 )
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o51_SW0 (
    .I0(new_master_rdata_valid0_BRB6_9955),
    .I1(new_master_rdata_valid0_BRB7_9956),
    .I2(new_master_rdata_valid0_BRB8_9957),
    .I3(new_master_rdata_valid0_BRB9_9958),
    .I4(new_master_rdata_valid0_BRB10_9959),
    .O(N1203)
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine0_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine0_state_FSM_FFd3_950),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I4(\bankmachine0_state_FSM_FFd2-In1_8237 ),
    .O(N519)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine0_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine0_state_FSM_FFd3_950),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .O(N520)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine0_row_opened_1635),
    .I1(N520),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N519),
    .I4(basesoc_sdram_bankmachine0_auto_precharge),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine1_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine1_state_FSM_FFd3_953),
    .I1(bankmachine1_state_FSM_FFd1_951),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I4(\bankmachine1_state_FSM_FFd2-In1_8239 ),
    .O(N522)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine1_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine1_state_FSM_FFd3_953),
    .I1(bankmachine1_state_FSM_FFd1_951),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .O(N523)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine1_row_opened_1637),
    .I1(N523),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N522),
    .I4(basesoc_sdram_bankmachine1_auto_precharge),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine2_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine2_state_FSM_FFd3_956),
    .I1(bankmachine2_state_FSM_FFd1_954),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I4(\bankmachine2_state_FSM_FFd2-In1_8241 ),
    .O(N525)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine2_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine2_state_FSM_FFd3_956),
    .I1(bankmachine2_state_FSM_FFd1_954),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .O(N526)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine2_row_opened_1639),
    .I1(N526),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N525),
    .I4(basesoc_sdram_bankmachine2_auto_precharge),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine3_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine3_state_FSM_FFd3_959),
    .I1(bankmachine3_state_FSM_FFd1_957),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I4(\bankmachine3_state_FSM_FFd2-In1_8243 ),
    .O(N5281)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine3_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine3_state_FSM_FFd3_959),
    .I1(bankmachine3_state_FSM_FFd1_957),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .O(N5291)
  );
  LUT6 #(
    .INIT ( 64'hFDDDDDDD08888888 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine3_row_opened_1641),
    .I1(N5291),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(basesoc_sdram_bankmachine3_auto_precharge),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .I5(N5281),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h01114555ABBBEFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2214_SW0_SW0  (
    .I0(_n7148),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I2(_n7157),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_1571),
    .O(N5311)
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2214_SW0_SW1  (
    .I0(_n7148),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750),
    .I3(_n7157),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_1571),
    .O(N5321)
  );
  LUT6 #(
    .INIT ( 64'h5155000440550015 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2214  (
    .I0(_n7142),
    .I1(_n7160),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758),
    .I3(N5311),
    .I4(N5321),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212_8168 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_8169 )
  );
  LUT6 #(
    .INIT ( 64'h01114555ABBBEFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1114_SW0_SW0  (
    .I0(_n7148),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I2(_n7157),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_1572),
    .O(N5341)
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1114_SW0_SW1  (
    .I0(_n7148),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751),
    .I3(_n7157),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_1572),
    .O(N5351)
  );
  LUT6 #(
    .INIT ( 64'h5155000440550015 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1114  (
    .I0(_n7142),
    .I1(_n7160),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759),
    .I3(N5341),
    .I4(N5351),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112_8185 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_8186 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_xfer1_SW0  (
    .I0(\picorv32/mem_do_wdata ),
    .I1(\picorv32/mem_do_rdata ),
    .O(N5431)
  );
  LUT6 #(
    .INIT ( 64'hE8E8C800A0A00000 ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_valid_433 ),
    .I2(\picorv32/mem_state [1]),
    .I3(N5431),
    .I4(\picorv32/mem_do_rinst ),
    .I5(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_xfer_mem_state[1]_OR_413_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_SW0_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[17]),
    .I1(basesoc_sdram_phaseinjector1_status[1]),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(_n7178),
    .I4(_n7175),
    .I5(_n7172),
    .O(N5481)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAACCCCF0FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_SW0_SW1  (
    .I0(basesoc_sdram_phaseinjector1_status[17]),
    .I1(basesoc_sdram_phaseinjector1_status[9]),
    .I2(basesoc_sdram_phaseinjector1_status[1]),
    .I3(_n7178),
    .I4(_n7175),
    .I5(_n7172),
    .O(N5491)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECCCCCCECC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT222 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_8167 ),
    .I3(N5481),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT224 ),
    .I5(N5491),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212_8168 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_SW0_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[16]),
    .I1(basesoc_sdram_phaseinjector1_status[0]),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(_n7178),
    .I4(_n7175),
    .I5(_n7172),
    .O(N5511)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAACCCCF0FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_SW0_SW1  (
    .I0(basesoc_sdram_phaseinjector1_status[16]),
    .I1(basesoc_sdram_phaseinjector1_status[8]),
    .I2(basesoc_sdram_phaseinjector1_status[0]),
    .I3(_n7178),
    .I4(_n7175),
    .I5(_n7172),
    .O(N5521)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECCCCCCECC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT112 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_8184 ),
    .I3(N5511),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT114 ),
    .I5(N5521),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112_8185 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In31_SW0  (
    .I0(basesoc_sdram_bankmachine2_row_opened_1639),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(_n4155),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .O(N563)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCDFFFFFF0DFC ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In31  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(bankmachine2_state_FSM_FFd1_954),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(bankmachine2_state_FSM_FFd3_956),
    .I4(N563),
    .I5(basesoc_sdram_cmd_valid_mmx_out3),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4487 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In311_SW0  (
    .I0(basesoc_sdram_bankmachine1_row_opened_1637),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(_n4169),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .O(N565)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCDFFFFFF0DFC ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In311  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(bankmachine1_state_FSM_FFd1_951),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(bankmachine1_state_FSM_FFd3_953),
    .I4(N565),
    .I5(basesoc_sdram_cmd_valid_mmx_out2),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In411_SW0  (
    .I0(basesoc_sdram_bankmachine3_row_opened_1641),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(_n4222),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .O(N567)
  );
  LUT6 #(
    .INIT ( 64'h000054000000F405 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In411  (
    .I0(bankmachine3_state_FSM_FFd1_957),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(bankmachine3_state_FSM_FFd3_959),
    .I4(N567),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  Mmux_rhs_array_muxed01_SW0_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_1635),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(_n4085),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .O(N569)
  );
  LUT6 #(
    .INIT ( 64'h000032000000F203 ))
  Mmux_rhs_array_muxed01_SW0 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(bankmachine0_state_FSM_FFd3_950),
    .I4(N569),
    .I5(basesoc_sdram_cmd_valid_mmx_out1),
    .O(N48)
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212_SW0_SW0  (
    .I0(_n71241_FRB_4345),
    .I1(_n71271_FRB_4344),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[25]),
    .I4(\_n7130<5>1_FRB_4324 ),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726),
    .O(N571)
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212_SW0_SW1  (
    .I0(_n71241_FRB_4345),
    .I1(_n71271_FRB_4344),
    .I2(basesoc_sdram_phaseinjector0_status[25]),
    .I3(\_n7130<5>1_FRB_4324 ),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726),
    .O(N572)
  );
  LUT6 #(
    .INIT ( 64'hCCD8D8D800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT226 ),
    .I1(N572),
    .I2(N571),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2210 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_8167 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112_SW0_SW0  (
    .I0(_n71241_FRB_4345),
    .I1(_n71271_FRB_4344),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[24]),
    .I4(\_n7130<5>1_FRB_4324 ),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727),
    .O(N574)
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112_SW0_SW1  (
    .I0(_n71241_FRB_4345),
    .I1(_n71271_FRB_4344),
    .I2(basesoc_sdram_phaseinjector0_status[24]),
    .I3(\_n7130<5>1_FRB_4324 ),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727),
    .O(N575)
  );
  LUT6 #(
    .INIT ( 64'hCCD8D8D800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT116 ),
    .I1(N575),
    .I2(N574),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1110 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_8184 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9300),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9301),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot_9302),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9303),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot_9304),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot_9305),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9306),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9307),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot_9308),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot_9310),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(N110),
    .I2(\picorv32/cpu_state_FSM_FFd2 ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N586)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3_SW1  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(\picorv32/mem_do_wdata ),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd1 ),
    .I5(N110),
    .O(N587)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888FFFFA888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3_SW2  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(N110),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd2 ),
    .I5(\picorv32/mem_do_wdata ),
    .O(N588)
  );
  LUT6 #(
    .INIT ( 64'hFFCCFCFCAAAAAAAA ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3  (
    .I0(\picorv32/mem_wordsize_1_BRB5_9812 ),
    .I1(\picorv32/mem_wordsize_1_BRB4_9811 ),
    .I2(\picorv32/mem_wordsize_1_BRB3_9810 ),
    .I3(\picorv32/mem_wordsize_1_BRB2_9809 ),
    .I4(\picorv32/mem_wordsize_1_BRB1_9808 ),
    .I5(\picorv32/reg_op1_30_BRB1_9803 ),
    .O(\picorv32/mem_wordsize [1])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4_SW0  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(N110),
    .I2(\picorv32/cpu_state_FSM_FFd2 ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N590)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4_SW1  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(\picorv32/mem_do_wdata ),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd1 ),
    .I5(N110),
    .O(N5911)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888FFFFA888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4_SW2  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(N110),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd2 ),
    .I5(\picorv32/mem_do_wdata ),
    .O(N5921)
  );
  LUT6 #(
    .INIT ( 64'hFFCCFCFCAAAAAAAA ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4  (
    .I0(\picorv32/mem_wordsize_0_BRB5_9817 ),
    .I1(\picorv32/mem_wordsize_0_BRB4_9816 ),
    .I2(\picorv32/mem_wordsize_0_BRB3_9815 ),
    .I3(\picorv32/mem_wordsize_0_BRB2_9814 ),
    .I4(\picorv32/mem_wordsize_0_BRB1_9813 ),
    .I5(\picorv32/reg_op1_30_BRB1_9803 ),
    .O(\picorv32/mem_wordsize [0])
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW0 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .O(N5941)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW1 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .O(N5951)
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW0 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I3(multiplexer_state_FSM_FFd1),
    .O(N5971)
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .O(N6001)
  );
  LUT6 #(
    .INIT ( 64'h0B4F00440F0F0000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(N6001),
    .I3(N5951),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW0 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .O(N6031)
  );
  LUT6 #(
    .INIT ( 64'h0E1F00110F0F0000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(N6031),
    .I3(N5951),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot_9322),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot_9323),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot_9324),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot_9325),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot_9326),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_01  (
    .I0(\picorv32/decoded_rs1 [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [19]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 ),
    .I3(N6061),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_01  (
    .I0(\picorv32/decoded_rs1 [3]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [18]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 ),
    .I3(N6081),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_01  (
    .I0(\picorv32/decoded_rs1 [2]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [17]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 ),
    .I3(N6101),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_01  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [16]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 ),
    .I3(N6121),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_01  (
    .I0(\picorv32/decoded_rs1 [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [15]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 ),
    .I3(N6141),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  Mmux_basesoc_picorv32_mem_ready11_SW0 (
    .I0(basesoc_grant_1652),
    .I1(\picorv32/mem_instr_434 ),
    .I2(\picorv32/mem_valid_433 ),
    .O(N6161)
  );
  LUT5 #(
    .INIT ( 32'hFBBFFFFF ))
  Mmux_basesoc_picorv32_mem_ready11_SW1 (
    .I0(cache_state_FSM_FFd2_3616),
    .I1(cache_state_FSM_FFd3_3615),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(\picorv32/mem_valid_433 ),
    .O(N6171)
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle110  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out13),
    .O(\picorv32/mem_rdata_latched_noshuffle [0])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle121  (
    .I0(\picorv32/mem_rdata_q [1]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out26),
    .O(\picorv32/mem_rdata_latched_noshuffle [1])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle181  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out1),
    .O(\picorv32/mem_rdata_latched_noshuffle [25])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle211  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out4),
    .O(\picorv32/mem_rdata_latched_noshuffle [28])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle221  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out6),
    .O(\picorv32/mem_rdata_latched_noshuffle [29])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle231  (
    .I0(\picorv32/mem_rdata_q [2]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched_noshuffle [2])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle241  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out7),
    .O(\picorv32/mem_rdata_latched_noshuffle [30])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle251  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_latched_noshuffle [31])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle261  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out9),
    .O(\picorv32/mem_rdata_latched_noshuffle [3])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle271  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out10),
    .O(\picorv32/mem_rdata_latched_noshuffle [4])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle281  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out11),
    .O(\picorv32/mem_rdata_latched_noshuffle [5])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle291  (
    .I0(\picorv32/mem_rdata_q [6]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out12),
    .O(\picorv32/mem_rdata_latched_noshuffle [6])
  );
  LUT6 #(
    .INIT ( 64'hEEFAAA0AFFAA00AA ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\n0585<3>1 ),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I4(\Result<3>13 ),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot_9324)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_143_o1_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .O(N652)
  );
  LUT6 #(
    .INIT ( 64'h6E7F4C5D2A3B0819 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I3(N48),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4487 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .O(N654)
  );
  LUT6 #(
    .INIT ( 64'h00880000078F0F0F ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(N5971),
    .I3(N5951),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .I5(N654),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hBFFFAFFF ))
  basesoc_sdram_cmd_valid111_SW0 (
    .I0(refresher_state_FSM_FFd2_1_10148),
    .I1(basesoc_sdram_generator_done_1_10149),
    .I2(basesoc_sdram_bankmachine0_row_opened_1635),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I4(refresher_state_FSM_FFd1_947),
    .O(N6561)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(bankmachine0_state_FSM_FFd1_948),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(bankmachine0_state_FSM_FFd3_950),
    .I4(N6561),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hBFFFAFFF ))
  basesoc_sdram_cmd_valid21_SW0 (
    .I0(refresher_state_FSM_FFd2_1_10148),
    .I1(basesoc_sdram_generator_done_1_10149),
    .I2(basesoc_sdram_bankmachine1_row_opened_1637),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I4(refresher_state_FSM_FFd1_947),
    .O(N6581)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(bankmachine1_state_FSM_FFd1_951),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(bankmachine1_state_FSM_FFd3_953),
    .I4(N6581),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hBFFFAFFF ))
  basesoc_sdram_cmd_valid31_SW0 (
    .I0(refresher_state_FSM_FFd2_2_10151),
    .I1(basesoc_sdram_generator_done_2_10150),
    .I2(basesoc_sdram_bankmachine2_row_opened_1639),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I4(refresher_state_FSM_FFd1_947),
    .O(N6601)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(bankmachine2_state_FSM_FFd1_954),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(bankmachine2_state_FSM_FFd3_956),
    .I4(N6601),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hFF7FFF77 ))
  basesoc_sdram_cmd_valid41_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_1641),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I2(basesoc_sdram_generator_done_823),
    .I3(refresher_state_FSM_FFd2_946),
    .I4(refresher_state_FSM_FFd1_947),
    .O(N6621)
  );
  LUT6 #(
    .INIT ( 64'h5400F40554005400 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid21 (
    .I0(bankmachine3_state_FSM_FFd1_957),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I2(bankmachine3_state_FSM_FFd2_958),
    .I3(bankmachine3_state_FSM_FFd3_959),
    .I4(N6621),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N6641)
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N6671)
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(N6701)
  );
  LUT6 #(
    .INIT ( 64'h9C9C33CC3333CCCC ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(\n0585<3>1 ),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot_9308)
  );
  LUT6 #(
    .INIT ( 64'hFEFEFE0EEEEEEEEE ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_equal_167_o<6>1_SW0  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(\picorv32/mem_rdata_q [2]),
    .I2(\picorv32/mem_valid_433 ),
    .I3(basesoc_done_mmx_out9),
    .I4(basesoc_done_mmx_out5),
    .I5(basesoc_picorv32_mem_ready),
    .O(N506)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1_SW0  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_do_rinst ),
    .O(N6731)
  );
  LUT6 #(
    .INIT ( 64'hA8880888FFFFFFFF ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(N6731),
    .I2(\picorv32/mem_valid_433 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(N6741),
    .I5(\picorv32/mem_do_prefetch ),
    .O(\picorv32/mem_do_prefetch_mem_done_OR_610_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC888C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4541 ),
    .I3(\picorv32/mem_rdata_word[15] ),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_8791 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'h2A202B23 ))
  basesoc_sdram_choose_cmd_ce1_SW0 (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4487 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .O(N6831)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/_n1416_inv_SW1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/trap_6584 ),
    .I3(N108),
    .O(N6851)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  \picorv32/_n1416_inv_SW2  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/trap_6584 ),
    .O(N6861)
  );
  LUT6 #(
    .INIT ( 64'h00000000DA8AFAAA ))
  \picorv32/mem_valid_rstpot1  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(N6861),
    .I2(sys_rst_INV_439_o_2308),
    .I3(N6851),
    .I4(\picorv32/mem_xfer ),
    .I5(\picorv32/_n1309 ),
    .O(\picorv32/mem_valid_rstpot1_9251 )
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o11_SW0 (
    .I0(\picorv32/mem_instr_434 ),
    .I1(basesoc_grant_1652),
    .I2(cache_state_FSM_FFd2_3616),
    .O(N691)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  Mmux_basesoc_picorv32_mem_ready11_SW24 (
    .I0(cache_state_FSM_FFd3_3615),
    .I1(cache_state_FSM_FFd2_3616),
    .O(N693)
  );
  LUT6 #(
    .INIT ( 64'h00AAAA0000080800 ))
  \picorv32/mem_xfer1  (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(N693),
    .I3(basesoc_grant_1652),
    .I4(\picorv32/mem_instr_434 ),
    .I5(N4741),
    .O(\picorv32/mem_xfer )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \_n5470<0>1_SW0  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I1(basesoc_interface_adr_4_2_10133),
    .I2(basesoc_interface_we_1_10142),
    .O(N704)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFCFFAAAAFFFF ))
  ddrphy_record0_ras_n_glue_set (
    .I0(basesoc_sdram_dfi_p0_ras_n_929),
    .I1(\basesoc_interface_adr[5] ),
    .I2(N704),
    .I3(_n71061),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(\basesoc_csrbankarray_csrbank3_sel<13>1_10120 ),
    .O(ddrphy_record0_ras_n_glue_set_8899)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \_n5470<0>1_SW1  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I1(basesoc_interface_adr_4_2_10133),
    .I2(basesoc_interface_we_1_10142),
    .O(N706)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFCFFAAAAFFFF ))
  ddrphy_record0_cas_n_glue_set (
    .I0(basesoc_sdram_dfi_p0_cas_n_928),
    .I1(\basesoc_interface_adr[5] ),
    .I2(N706),
    .I3(_n71061),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(\basesoc_csrbankarray_csrbank3_sel<13>1_10120 ),
    .O(ddrphy_record0_cas_n_glue_set_8900)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \_n5470<0>1_SW2  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I1(basesoc_interface_adr_4_2_10133),
    .I2(basesoc_interface_we_1_10142),
    .O(N708)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFCFFAAAAFFFF ))
  ddrphy_record0_we_n_glue_set (
    .I0(basesoc_sdram_dfi_p0_we_n_930),
    .I1(\basesoc_interface_adr[5] ),
    .I2(N708),
    .I3(_n71061),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(\basesoc_csrbankarray_csrbank3_sel<13>1_10120 ),
    .O(ddrphy_record0_we_n_glue_set_8902)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_169_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB0_9796 ),
    .I1(\picorv32/is_alu_reg_imm_BRB1_9797 ),
    .I2(\picorv32/is_alu_reg_imm_BRB3_9799 ),
    .I3(\picorv32/is_alu_reg_reg_BRB4_9818 ),
    .I4(\picorv32/is_sb_sh_sw_BRB4_9820 ),
    .I5(\picorv32/is_alu_reg_imm_BRB2_9798 ),
    .O(\picorv32/is_sb_sh_sw )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_170_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB0_9796 ),
    .I1(\picorv32/is_alu_reg_imm_BRB1_9797 ),
    .I2(\picorv32/is_alu_reg_imm_BRB2_9798 ),
    .I3(\picorv32/is_alu_reg_imm_BRB3_9799 ),
    .I4(\picorv32/is_alu_reg_imm_BRB4_9800 ),
    .I5(\picorv32/is_alu_reg_imm_BRB5_9801 ),
    .O(\picorv32/is_alu_reg_imm )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_171_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB1_9797 ),
    .I1(\picorv32/is_alu_reg_imm_BRB5_9801 ),
    .I2(\picorv32/is_alu_reg_imm_BRB0_9796 ),
    .I3(\picorv32/is_alu_reg_imm_BRB3_9799 ),
    .I4(\picorv32/is_alu_reg_reg_BRB4_9818 ),
    .I5(\picorv32/is_alu_reg_reg_BRB5_9819 ),
    .O(\picorv32/is_alu_reg_reg )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I5(N716),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I5(N714),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_168_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB4_9800 ),
    .I1(\picorv32/is_alu_reg_imm_BRB5_9801 ),
    .I2(\picorv32/is_alu_reg_imm_BRB2_9798 ),
    .I3(\picorv32/is_alu_reg_imm_BRB3_9799 ),
    .I4(\picorv32/is_alu_reg_imm_BRB0_9796 ),
    .I5(\picorv32/is_alu_reg_imm_BRB1_9797 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW0  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(N2701),
    .O(N7221)
  );
  LUT4 #(
    .INIT ( 16'hA8EC ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW2  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(N2701),
    .I3(\picorv32/mem_do_rdata ),
    .O(N7231)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW3  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(sys_rst_INV_439_o_2308),
    .I5(N2701),
    .O(N7241)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  \picorv32/cpu_state[7]_latched_is_lu_Select_570_o1  (
    .I0(\picorv32/latched_is_lb_BRB0_9821 ),
    .I1(\picorv32/latched_is_lu_BRB1_9831 ),
    .I2(\picorv32/latched_is_lb_BRB2_9823 ),
    .I3(\picorv32/latched_is_lu_BRB3_9832 ),
    .I4(\picorv32/latched_is_lu_BRB4_9833 ),
    .I5(\picorv32/latched_is_lu_BRB5_9834 ),
    .O(\picorv32/latched_is_lu )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW4  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(N2701),
    .O(N7261)
  );
  LUT4 #(
    .INIT ( 16'hA8EC ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW5  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(N2701),
    .I3(\picorv32/mem_do_rdata ),
    .O(N7271)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW6  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(sys_rst_INV_439_o_2308),
    .I5(N2701),
    .O(N7281)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  \picorv32/cpu_state[7]_latched_is_lh_Select_572_o1  (
    .I0(\picorv32/latched_is_lb_BRB0_9821 ),
    .I1(\picorv32/latched_is_lh_BRB1_9827 ),
    .I2(\picorv32/latched_is_lb_BRB2_9823 ),
    .I3(\picorv32/latched_is_lh_BRB3_9828 ),
    .I4(\picorv32/latched_is_lh_BRB4_9829 ),
    .I5(\picorv32/latched_is_lh_BRB5_9830 ),
    .O(\picorv32/latched_is_lh )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(N2701),
    .O(N7301)
  );
  LUT4 #(
    .INIT ( 16'hA8EC ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW8  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(N2701),
    .I3(\picorv32/mem_do_rdata ),
    .O(N7311)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW9  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(sys_rst_INV_439_o_2308),
    .I5(N2701),
    .O(N7321)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o2  (
    .I0(\picorv32/latched_is_lb_BRB0_9821 ),
    .I1(\picorv32/latched_is_lb_BRB1_9822 ),
    .I2(\picorv32/latched_is_lb_BRB2_9823 ),
    .I3(\picorv32/latched_is_lb_BRB3_9824 ),
    .I4(\picorv32/latched_is_lb_BRB4_9825 ),
    .I5(\picorv32/latched_is_lb_BRB5_9826 ),
    .O(\picorv32/latched_is_lb )
  );
  LUT6 #(
    .INIT ( 64'hAA00FF00AA00FC00 ))
  \picorv32/mem_do_rinst_rstpot  (
    .I0(\picorv32/mem_do_rinst_BRB5_9842 ),
    .I1(\picorv32/mem_do_rinst_BRB3_9840 ),
    .I2(\picorv32/mem_do_rinst_BRB2_9839 ),
    .I3(\picorv32/decoder_trigger_BRB0_9792 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I5(N1343),
    .O(\picorv32/mem_do_rinst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDDDF8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4  (
    .I0(rhs_array_muxed0),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(N6831),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_8322 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888888888088000 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW1  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I3(\picorv32/instr_bgeu_6335 ),
    .I4(\picorv32/is_sltiu_bltu_sltu_6662 ),
    .I5(N2341),
    .O(N7351)
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  Mmux_rhs_array_muxed01_SW1 (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(N7371)
  );
  LUT4 #(
    .INIT ( 16'hA2AE ))
  _n5644_inv1_SW0 (
    .I0(N6641),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(N6651),
    .O(N751)
  );
  LUT6 #(
    .INIT ( 64'hAFA0FA0ABB88EE22 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(N6641),
    .I2(N751),
    .I3(\Result<2>16 ),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot_9325)
  );
  LUT6 #(
    .INIT ( 64'hAFA0FA0ABB88EE22 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(N6641),
    .I2(N751),
    .I3(\Result<3>12 ),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot_9326)
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  _n5644_inv1_SW2 (
    .I0(basesoc_sdram_cmd_valid1_FRB_4485),
    .I1(N6641),
    .I2(N6651),
    .O(N755)
  );
  LUT6 #(
    .INIT ( 64'h59A9A65699996666 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(N6641),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N755),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9306)
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  _n5644_inv1_SW3 (
    .I0(N6641),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N6651),
    .O(N757)
  );
  LUT6 #(
    .INIT ( 64'h66AAAA99A6A69A9A ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(N6641),
    .I3(N757),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9307)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA8F8A8 ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW2  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_do_prefetch ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(N112),
    .O(N759)
  );
  LUT6 #(
    .INIT ( 64'hABBBFBBBA8880888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1  (
    .I0(N760),
    .I1(N6731),
    .I2(basesoc_picorv32_mem_ready),
    .I3(\picorv32/mem_valid_433 ),
    .I4(N6741),
    .I5(N759),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_4533 )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  _n5612_inv1_SW0 (
    .I0(basesoc_sdram_cmd_valid1_FRB_4485),
    .I1(N6671),
    .I2(N6681),
    .O(N762)
  );
  LUT6 #(
    .INIT ( 64'h59A9A65699996666 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(N6671),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N762),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9300)
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  _n5612_inv1_SW1 (
    .I0(N6671),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N6681),
    .O(N764)
  );
  LUT6 #(
    .INIT ( 64'h66AAAA99A6A69A9A ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(N6671),
    .I3(N764),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9301)
  );
  LUT4 #(
    .INIT ( 16'h7FFE ))
  _n5612_inv1_SW3 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(N6681),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N767)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N767),
    .I4(N766),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot_9302)
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFE ))
  _n5612_inv1_SW5 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(N6681),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N770)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N770),
    .I4(N769),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot_9322)
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  _n5628_inv1_SW0 (
    .I0(basesoc_sdram_cmd_valid1_FRB_4485),
    .I1(N6701),
    .I2(N6711),
    .O(N772)
  );
  LUT6 #(
    .INIT ( 64'h59A9A65699996666 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I1(N6701),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N772),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9303)
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  _n5628_inv1_SW1 (
    .I0(N6701),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N6711),
    .O(N774)
  );
  LUT6 #(
    .INIT ( 64'h66AAAA99A6A69A9A ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(N6701),
    .I3(N774),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot_9304)
  );
  LUT4 #(
    .INIT ( 16'h7FFE ))
  _n5628_inv1_SW3 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(N6711),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N777)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N777),
    .I4(N776),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot_9305)
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFE ))
  _n5628_inv1_SW5 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(N6711),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N780)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N780),
    .I4(N779),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot_9323)
  );
  LUT5 #(
    .INIT ( 32'hF888F000 ))
  \picorv32/Mmux_mem_rdata_word302_SW0  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/Mmux_mem_rdata_word110 ),
    .I3(basesoc_done_mmx_out14),
    .I4(basesoc_done_mmx_out31),
    .O(N782)
  );
  LUT6 #(
    .INIT ( 64'hE0E0C0C0E0A0C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>11  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/latched_is_lb ),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(N782),
    .I4(\picorv32/mem_rdata_word[15] ),
    .I5(\picorv32/Mmux_mem_rdata_word30 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4544 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW6 (
    .I0(basesoc_sdram_bankmachine3_row_opened_1641),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I3(_n4222),
    .I4(N5951),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .O(N785)
  );
  LUT6 #(
    .INIT ( 64'h5555557575755575 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I1(basesoc_sdram_cmd_valid1_FRB_4485),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N784),
    .I4(N654),
    .I5(N785),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW0 (
    .I0(cache_state_FSM_FFd3_3615),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(N691),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid_433 ),
    .O(N787)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N787),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[4])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW1 (
    .I0(cache_state_FSM_FFd3_3615),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(N691),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid_433 ),
    .O(N789)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N789),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[5])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW2 (
    .I0(cache_state_FSM_FFd3_3615),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(N691),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid_433 ),
    .O(N791)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N791),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[6])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW3 (
    .I0(cache_state_FSM_FFd3_3615),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(N691),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid_433 ),
    .O(N793)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N793),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[7])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW4 (
    .I0(N691),
    .I1(\picorv32/mem_valid_433 ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(\picorv32/mem_wstrb [0]),
    .I4(\picorv32/mem_addr [2]),
    .O(N795)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N795),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW5 (
    .I0(N691),
    .I1(\picorv32/mem_valid_433 ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(\picorv32/mem_wstrb [1]),
    .I4(\picorv32/mem_addr [2]),
    .O(N797)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N797),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[1])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW6 (
    .I0(N691),
    .I1(\picorv32/mem_valid_433 ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(\picorv32/mem_wstrb [2]),
    .I4(\picorv32/mem_addr [2]),
    .O(N799)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N799),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[2])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW7 (
    .I0(N691),
    .I1(\picorv32/mem_valid_433 ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(\picorv32/mem_wstrb [3]),
    .I4(\picorv32/mem_addr [2]),
    .O(N8011)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_967),
    .I2(N8011),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_slave_sel[3]),
    .I5(n0011),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle201  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched_noshuffle [27])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle71  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched_noshuffle [15])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle81  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched_noshuffle [16])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle91  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched_noshuffle [17])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle101  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched_noshuffle [18])
  );
  LUT6 #(
    .INIT ( 64'hAFAFBBAAA0A088AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle111  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N4741),
    .I5(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched_noshuffle [19])
  );
  LUT6 #(
    .INIT ( 64'h0404044400000040 ))
  \picorv32/mem_do_prefetch_rstpot1  (
    .I0(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I1(\picorv32/decoder_trigger_BRB0_9792 ),
    .I2(\picorv32/mem_do_prefetch_BRB2_9843 ),
    .I3(\picorv32/mem_do_prefetch_BRB3_9844 ),
    .I4(\picorv32/mem_do_prefetch_BRB4_9845 ),
    .I5(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .O(\picorv32/mem_do_prefetch )
  );
  LUT4 #(
    .INIT ( 16'h3F15 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o3_SW0 (
    .I0(rhs_array_muxed6),
    .I1(rhs_array_muxed0),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_335_o2_8230),
    .I3(N652),
    .O(N8211)
  );
  LUT6 #(
    .INIT ( 64'h08080808080808FF ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o3 (
    .I0(new_master_rdata_valid0_BRB0_9749),
    .I1(new_master_rdata_valid0_BRB1_9750),
    .I2(N1203),
    .I3(new_master_rdata_valid0_BRB3_9752),
    .I4(new_master_rdata_valid0_BRB4_9753),
    .I5(new_master_rdata_valid0_BRB5_9754),
    .O(new_master_rdata_valid0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDF8ADFDF ))
  array_muxed17_INV_287_o1 (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(N121),
    .I2(rhs_array_muxed6),
    .I3(N1410),
    .I4(rhs_array_muxed0),
    .I5(N5951),
    .O(array_muxed17_INV_287_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDF8ADFDF ))
  array_muxed16_INV_286_o1 (
    .I0(multiplexer_state_FSM_FFd3_2654),
    .I1(N1610),
    .I2(rhs_array_muxed6),
    .I3(N181),
    .I4(rhs_array_muxed0),
    .I5(N5951),
    .O(array_muxed16_INV_286_o)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_SW0_SW0  (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(N827)
  );
  LUT6 #(
    .INIT ( 64'hA2A0A2A222202220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(N827),
    .I1(N7371),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4487 ),
    .I3(basesoc_sdram_choose_cmd_cmd_ready),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_8322 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDDF ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_SW1 (
    .I0(\picorv32/mem_valid_433 ),
    .I1(basesoc_sram_bus_ack_598),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_grant_1652),
    .I4(spiflash_bus_ack_1634),
    .I5(basesoc_bus_wishbone_ack_1016),
    .O(N834)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_count[0]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(basesoc_done),
    .I5(N834),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_count[1]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(basesoc_done),
    .I5(N834),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_count[2]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(basesoc_done),
    .I5(N834),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_count[3]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(basesoc_done),
    .I5(N834),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_count[4]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(basesoc_done),
    .I5(N834),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_count[5]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3615),
    .I3(cache_state_FSM_FFd2_3616),
    .I4(basesoc_done),
    .I5(N834),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT6 #(
    .INIT ( 64'hAAEAEEFEAA2A2202 ))
  \picorv32/Mcompar_alu_lts_cy<15>_SW0  (
    .I0(\picorv32/is_slti_blt_slt_6663 ),
    .I1(\picorv32/reg_op2_31_6067 ),
    .I2(\picorv32/reg_op1_30 ),
    .I3(\picorv32/reg_op2_30_6066 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/instr_bge_6336 ),
    .O(N849)
  );
  LUT6 #(
    .INIT ( 64'hCCAAACAACCCCCCAC ))
  \picorv32/Mcompar_alu_lts_cy<15>_SW1  (
    .I0(\picorv32/is_slti_blt_slt_6663 ),
    .I1(\picorv32/instr_bge_6336 ),
    .I2(\picorv32/reg_op2_30_6066 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .I4(\picorv32/reg_op1_30 ),
    .I5(\picorv32/reg_op1_31 ),
    .O(N850)
  );
  LUT6 #(
    .INIT ( 64'hFAFAFFAAFCFCFFCC ))
  \picorv32/alu_out_0_SW0  (
    .I0(\picorv32/instr_beq_6338 ),
    .I1(\picorv32/instr_bne_6337 ),
    .I2(N850),
    .I3(N849),
    .I4(\picorv32/Mcompar_alu_lts_cy [14]),
    .I5(\picorv32/alu_eq ),
    .O(N2341)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot_9404),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot_9405),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot_9406),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot_9407),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot_9408),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot_9409),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot_9410),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot_9411),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot_9412),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  LUT6 #(
    .INIT ( 64'h555555D5D555D5D5 ))
  _n5665_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1642),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(N654),
    .I4(N852),
    .I5(N853),
    .O(_n5665_inv)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot_9415),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot_9416),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot_9417),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9639),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9640),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9641),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9642),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9643),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9644),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9645),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9646),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9647),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9648),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9649),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9650),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9651),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9652),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9654),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot_9418)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot_9418),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot_9419)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot_9419),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot_9420)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot_9420),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot_9421)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot_9421),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot_9422)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot_9422),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot_9423)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot_9423),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot_9424)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot_9424),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot_9425)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot_9425),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot_9426)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot_9426),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot_9427)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot_9427),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot_9428)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot_9428),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot_9429)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot_9429),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot_9430)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot_9430),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot_9431)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot_9431),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215)
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1258),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_rstpot_9432)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_rstpot_9432),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1258)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9656),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9657),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9658),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9659),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9660),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9661),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9662),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9663),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9664),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9665),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9666),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9667),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9668),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9669),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9671),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot_9433)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot_9433),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot_9434)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot_9434),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot_9435)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot_9435),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot_9436)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot_9436),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot_9437)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot_9437),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot_9438)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot_9438),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot_9439)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot_9439),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot_9440)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot_9440),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot_9441)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot_9441),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot_9442)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot_9442),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot_9443)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot_9443),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot_9444)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot_9444),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot_9445)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot_9445),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1301),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_rstpot_9446)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_rstpot_9446),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1301)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9673),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9674),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9675),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9676),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9677),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9678),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9679),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9680),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9681),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9682),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9683),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9684),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9685),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9686),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9688),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot_9447)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot_9447),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot_9448)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot_9448),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot_9449)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot_9449),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot_9450)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot_9450),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot_9451)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot_9451),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot_9452)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot_9452),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot_9453)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot_9453),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot_9454)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot_9454),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot_9455)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot_9455),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot_9456)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot_9456),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot_9457)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot_9457),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot_9458)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot_9458),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot_9459)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot_9459),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  LUT6 #(
    .INIT ( 64'hABFFA8FFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW6 (
    .I0(N6031),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(N5951),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(N857)
  );
  LUT6 #(
    .INIT ( 64'h55FF5F5F77775555 ))
  _n5617_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1636),
    .I1(N855),
    .I2(N856),
    .I3(N857),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(_n5617_inv)
  );
  LUT6 #(
    .INIT ( 64'hBAFF8AFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW6 (
    .I0(N6001),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(N5951),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(N8611)
  );
  LUT6 #(
    .INIT ( 64'h55FF5F5F77775555 ))
  _n5633_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1638),
    .I1(N859),
    .I2(N860),
    .I3(N8611),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(_n5633_inv)
  );
  LUT6 #(
    .INIT ( 64'hBAFF8AFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW6 (
    .I0(N5941),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(N5951),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(N865)
  );
  LUT6 #(
    .INIT ( 64'h55FF5F5F77775555 ))
  _n5649_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1640),
    .I1(N863),
    .I2(N864),
    .I3(N865),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(_n5649_inv)
  );
  LUT6 #(
    .INIT ( 64'hCDCCC8CCEFEE4044 ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle191  (
    .I0(N4741),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(N6171),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_done_mmx_out2),
    .I5(N6161),
    .O(\picorv32/mem_rdata_latched_noshuffle [26])
  );
  LUT6 #(
    .INIT ( 64'hAFAFA0A0BBAA88AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle41  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(N6171),
    .I2(N6161),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_done_mmx_out19),
    .I5(N4741),
    .O(\picorv32/mem_rdata_latched_noshuffle [12])
  );
  LUT6 #(
    .INIT ( 64'hCDCCC8CCEFEE4044 ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle51  (
    .I0(N4741),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(N6171),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_done_mmx_out20),
    .I5(N6161),
    .O(\picorv32/mem_rdata_latched_noshuffle [13])
  );
  LUT6 #(
    .INIT ( 64'hCDCCC8CCEFEE4044 ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle61  (
    .I0(N4741),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(N6171),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(basesoc_done_mmx_out21),
    .I5(N6161),
    .O(\picorv32/mem_rdata_latched_noshuffle [14])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_basesoc_picorv32_mem_ready11_SW45 (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(sys_rst_INV_439_o1),
    .I3(\picorv32/mem_do_rinst ),
    .O(N879)
  );
  LUT6 #(
    .INIT ( 64'hFFFF00BFFF400000 ))
  \picorv32/mem_do_rinst_mem_done_AND_682_o1  (
    .I0(cache_state_FSM_FFd2_3616),
    .I1(cache_state_FSM_FFd3_3615),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I3(N4741),
    .I4(N880),
    .I5(N879),
    .O(\picorv32/mem_do_rinst_mem_done_AND_682_o )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  Mmux_basesoc_picorv32_mem_ready11_SW47 (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .O(N882)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW0  (
    .I0(N4741),
    .I1(N882),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3615),
    .I5(N883),
    .O(N6061)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW1  (
    .I0(N4741),
    .I1(N882),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3615),
    .I5(N886),
    .O(N6081)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW2  (
    .I0(N4741),
    .I1(N882),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3615),
    .I5(N889),
    .O(N6101)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW3  (
    .I0(N4741),
    .I1(N882),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3615),
    .I5(N892),
    .O(N6121)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW4  (
    .I0(N4741),
    .I1(N882),
    .I2(cache_state_FSM_FFd2_3616),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3615),
    .I5(N895),
    .O(N6141)
  );
  LUT6 #(
    .INIT ( 64'hFF6FFF6F9909FF6F ))
  \picorv32/mem_xfer1_SW2  (
    .I0(basesoc_grant_1652),
    .I1(\picorv32/mem_instr_434 ),
    .I2(\picorv32/mem_rdata_q [1]),
    .I3(\picorv32/mem_rdata_q [4]),
    .I4(basesoc_done_mmx_out26),
    .I5(basesoc_done_mmx_out10),
    .O(N898)
  );
  LUT6 #(
    .INIT ( 64'hFF6FFF6F9909FF6F ))
  \picorv32/mem_xfer1_SW4  (
    .I0(\picorv32/mem_instr_434 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_rdata_q [1]),
    .I3(\picorv32/mem_rdata_q [2]),
    .I4(basesoc_done_mmx_out26),
    .I5(basesoc_done_mmx_out5),
    .O(N901)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_xfer1_SW5  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(\picorv32/mem_rdata_q [1]),
    .O(N903)
  );
  LUT6 #(
    .INIT ( 64'h8FF8800880088008 ))
  \picorv32/mem_xfer1_SW6  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(basesoc_done_mmx_out11),
    .I5(basesoc_done_mmx_out26),
    .O(N904)
  );
  LUT6 #(
    .INIT ( 64'hEFEEAAAA2022AAAA ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>11_SW2  (
    .I0(N903),
    .I1(N4741),
    .I2(N693),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(\picorv32/mem_valid_433 ),
    .I5(N904),
    .O(N714)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_xfer1_SW7  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [1]),
    .O(N906)
  );
  LUT6 #(
    .INIT ( 64'h8FF8800880088008 ))
  \picorv32/mem_xfer1_SW8  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(basesoc_done_mmx_out10),
    .I5(basesoc_done_mmx_out26),
    .O(N907)
  );
  LUT6 #(
    .INIT ( 64'hEFEEAAAA2022AAAA ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>11_SW3  (
    .I0(N906),
    .I1(N4741),
    .I2(N693),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(\picorv32/mem_valid_433 ),
    .I5(N907),
    .O(N716)
  );
  LUT6 #(
    .INIT ( 64'hA00000000000000C ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_SW0_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(basesoc_interface_adr_0_3_10126),
    .I3(basesoc_interface_adr_1_3_10127),
    .I4(basesoc_interface_adr_3_2_10129),
    .I5(basesoc_interface_adr_4_2_10133),
    .O(N915)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_SW0_SW1  (
    .I0(basesoc_interface_adr_0_3_10126),
    .I1(basesoc_interface_adr_1_3_10127),
    .I2(basesoc_interface_adr_3_2_10129),
    .I3(basesoc_interface_adr_4_2_10133),
    .O(N916)
  );
  LUT5 #(
    .INIT ( 32'hCFCFFF77 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I1(\basesoc_interface_adr[5] ),
    .I2(N915),
    .I3(N916),
    .I4(\basesoc_interface_adr[2] ),
    .O(N496)
  );
  LUT6 #(
    .INIT ( 64'hBBFFFFFFCCFFFFFC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_SW1_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I1(basesoc_interface_adr_1_1_10113),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(basesoc_interface_adr_0_3_10126),
    .I4(basesoc_interface_adr_3_2_10129),
    .I5(basesoc_interface_adr_4_2_10133),
    .O(N918)
  );
  LUT5 #(
    .INIT ( 32'h03030044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_SW1  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I1(\basesoc_interface_adr[5] ),
    .I2(N918),
    .I3(N916),
    .I4(\basesoc_interface_adr[2] ),
    .O(N497)
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9723),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9724),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9725),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9726),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4_9727),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9728),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9729),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9730),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9731),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4_9732),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9733),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9734),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9735),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9736),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4_9737),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9738),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9739),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9740),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9741),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4_9742),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot_9415)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot_9416)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot_9417)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot_9405)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot_9406)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot_9408)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot_9409)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot_9411)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot_9412)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot_9404)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot_9407)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot_9410)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215),
    .I1(basesoc_sdram_bankmachine0_row_opened_1635),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4085),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9486)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine0_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9486),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1258),
    .I1(basesoc_sdram_bankmachine1_row_opened_1637),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4169),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9487)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine1_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9487),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1301),
    .I1(basesoc_sdram_bankmachine2_row_opened_1639),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4155),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9488)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine2_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9488),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1344),
    .I1(basesoc_sdram_bankmachine3_row_opened_1641),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I3(basesoc_sdram_cmd_valid1_FRB_4485),
    .I4(_n4222),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9489)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine3_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9489),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut (
    .I0(cache_state_FSM_FFd2_3616),
    .I1(cache_state_FSM_FFd3_3615),
    .O(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut_9490)
  );
  MUXCY   basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_cy (
    .CI(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut_9490),
    .O(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_l1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1 (
    .I0(basesoc_bus_wishbone_ack_1016),
    .I1(basesoc_sram_bus_ack_598),
    .I2(spiflash_bus_ack_1634),
    .O(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1_9492)
  );
  MUXCY   basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_cy1 (
    .CI(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_l1 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1_9492),
    .O(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFFFF8F8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>5  (
    .I0(\picorv32/reg_op1_31_BRB5_9850 ),
    .I1(\picorv32/reg_op1_31_BRB4_9849 ),
    .I2(\picorv32/reg_op1_31_BRB3_9848 ),
    .I3(\picorv32/reg_op1_31_BRB2_9847 ),
    .I4(\picorv32/reg_op1_31_BRB0_9846 ),
    .I5(\picorv32/reg_op1_30_BRB4_9806 ),
    .O(\picorv32/reg_op1_31 )
  );
  LUT6 #(
    .INIT ( 64'h0F0F0D2F00000022 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(N5941),
    .I3(N5951),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(bankmachine2_state_FSM_FFd1_954),
    .O(Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9494)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine2_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9494),
    .O(basesoc_sdram_bankmachine2_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(bankmachine0_state_FSM_FFd1_948),
    .O(Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9495)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine0_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9495),
    .O(basesoc_sdram_bankmachine0_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(bankmachine1_state_FSM_FFd1_951),
    .O(Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9496)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine1_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9496),
    .O(basesoc_sdram_bankmachine1_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine3_state_FSM_FFd3_959),
    .I3(bankmachine3_state_FSM_FFd2_958),
    .I4(bankmachine3_state_FSM_FFd1_957),
    .O(Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9497)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine3_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9497),
    .O(basesoc_sdram_bankmachine3_auto_precharge)
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB  (
    .C(sys_clk),
    .D(N925),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB_1987 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB  (
    .C(sys_clk),
    .D(N926),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1986 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB  (
    .C(sys_clk),
    .D(N927),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1985 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB  (
    .C(sys_clk),
    .D(N928),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1984 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB  (
    .C(sys_clk),
    .D(N929),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1983 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB  (
    .C(sys_clk),
    .D(N930),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1982 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB  (
    .C(sys_clk),
    .D(N931),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1981 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB  (
    .C(sys_clk),
    .D(N932),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1980 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB  (
    .C(sys_clk),
    .D(N933),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1979 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB  (
    .C(sys_clk),
    .D(N934),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1978 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB  (
    .C(sys_clk),
    .D(N935),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1977 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB  (
    .C(sys_clk),
    .D(N936),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1976 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB  (
    .C(sys_clk),
    .D(N937),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1975 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB  (
    .C(sys_clk),
    .D(N938),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1974 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB  (
    .C(sys_clk),
    .D(N939),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1973 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB  (
    .C(sys_clk),
    .D(N940),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1972 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB  (
    .C(sys_clk),
    .D(N941),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1971 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB  (
    .C(sys_clk),
    .D(N942),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1970 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB  (
    .C(sys_clk),
    .D(N943),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1969 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB  (
    .C(sys_clk),
    .D(N944),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1968 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB  (
    .C(sys_clk),
    .D(N945),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1967 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB  (
    .C(sys_clk),
    .D(N946),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1966 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB  (
    .C(sys_clk),
    .D(N947),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1965 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB  (
    .C(sys_clk),
    .D(N948),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1964 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB  (
    .C(sys_clk),
    .D(N949),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1963 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB  (
    .C(sys_clk),
    .D(N950),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1962 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB  (
    .C(sys_clk),
    .D(N951),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1961 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB  (
    .C(sys_clk),
    .D(N952),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1960 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB  (
    .C(sys_clk),
    .D(N953),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1959 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB  (
    .C(sys_clk),
    .D(N954),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1958 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB  (
    .C(sys_clk),
    .D(N955),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1957 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB  (
    .C(sys_clk),
    .D(N957),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1956 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N958),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5795 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N959),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5796 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N960),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5797 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N961),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5798 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N962),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5799 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N963),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5800 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N964),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5801 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N965),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5802 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N966),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5803 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N967),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5804 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N968),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5805 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N969),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5806 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N970),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5807 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N971),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5808 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N972),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5809 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N973),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5810 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N974),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5811 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N975),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5812 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N976),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5813 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N977),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5814 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N978),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5815 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N979),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5816 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N980),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5817 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N9811),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5818 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N982),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5819 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N983),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5820 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N984),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5821 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N985),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5822 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N986),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5823 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N987),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5824 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N988),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5825 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N990),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5826 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N991),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB_5862 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N992),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB_5863 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N993),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB_5864 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N994),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB_5865 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N995),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB_5866 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N996),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB_5867 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N997),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB_5868 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N998),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB_5869 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N999),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB_5870 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1000),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB_5871 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N10011),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB_5872 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1002),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB_5873 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1003),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB_5874 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1004),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB_5875 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1005),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB_5876 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1006),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB_5877 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1007),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB_5878 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1008),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB_5879 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1009),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB_5880 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1010),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB_5881 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1011),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB_5882 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1012),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB_5883 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1013),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB_5884 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1014),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB_5885 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1015),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB_5886 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1016),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB_5887 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1017),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB_5888 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1018),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB_5889 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1019),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB_5890 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1021),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB_5891 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1022),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB_7785 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1023),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB_7786 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1024),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB_7787 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1025),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB_7788 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1026),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB_7789 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1027),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB_7790 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1028),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB_7791 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1029),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB_7792 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1030),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB_7793 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1031),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB_7794 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1032),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB_7795 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1033),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB_7796 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1034),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB_7797 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1035),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB_7798 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1036),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB_7799 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1037),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB_7800 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1038),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB_7801 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1039),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB_7802 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1040),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB_7803 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1041),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB_7804 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1042),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB_7805 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1043),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB_7806 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1044),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB_7807 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1045),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB_7808 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1046),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB_7809 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1047),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB_7810 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1048),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB_7811 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1049),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB_7812 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1050),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB_7813 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1051),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB_7814 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1052),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB_7815 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N1054),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB_7816 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_valid1_FRB (
    .C(sys_clk),
    .D(N1055),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_valid1_FRB_4485)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7184<5>1_FRB  (
    .C(sys_clk),
    .D(N1056),
    .R(sys_rst),
    .Q(\_n7184<5>1_FRB_4363 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7190<5>1_FRB  (
    .C(sys_clk),
    .D(N1057),
    .R(sys_rst),
    .Q(\_n7190<5>1_FRB_4337 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7193<5>1_FRB  (
    .C(sys_clk),
    .D(N1058),
    .R(sys_rst),
    .Q(\_n7193<5>1_FRB_4339 )
  );
  FDE   \picorv32/out361_FRB  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(N1059),
    .Q(\picorv32/out361_FRB_5368 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7196<5>1_FRB  (
    .C(sys_clk),
    .D(N1060),
    .R(sys_rst),
    .Q(\_n7196<5>1_FRB_4340 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7187<5>1_FRB  (
    .C(sys_clk),
    .D(N10611),
    .R(sys_rst),
    .Q(\_n7187<5>1_FRB_4361 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n71121_FRB (
    .C(sys_clk),
    .D(N1062),
    .R(sys_rst),
    .Q(_n71121_FRB_4341)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(ddrphy_record0_cke_BRB0_9636)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(ddrphy_record0_cke_BRB1_9637)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9639)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9640)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9641)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9642)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9643)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9644)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9645)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9646)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9647)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9648)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9649)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9650)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9651)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9652)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9653)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9654)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9656)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9657)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9658)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9659)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9660)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9661)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9662)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9663)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9664)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9665)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9666)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9667)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9668)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9669)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9670)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9671)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9673)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9674)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9675)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9676)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9677)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9678)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9679)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9680)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9681)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9682)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9683)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9684)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9685)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9686)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9687)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9688)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_1_BRB0_9689)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_count_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_1_BRB1_9690)
  );
  FD   basesoc_sdram_twtrcon_count_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_1651),
    .Q(basesoc_sdram_twtrcon_count_1_BRB2_9691)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_1_BRB3_9692)
  );
  FDR   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9693 )
  );
  FD   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1  (
    .C(sys_clk),
    .D(N506),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9694 )
  );
  FD   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9695 )
  );
  FDR   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9696 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_csrbankarray_csrbank3_sel),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_4_BRB2_9697)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9698)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9699)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9700)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9701)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4_9702)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9703)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9704)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9705)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9706)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4_9707)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9708)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9709)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9710)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9711)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4_9712)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9713)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9714)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9715)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9716)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4_9717)
  );
  FDR   \picorv32/decoder_pseudo_trigger_BRB0  (
    .C(sys_clk),
    .D(sys_rst_INV_439_o_2308),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/decoder_pseudo_trigger_BRB0_9718 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB1  (
    .C(sys_clk),
    .D(\picorv32/mem_xfer_mem_state[1]_OR_413_o ),
    .Q(\picorv32/decoder_pseudo_trigger_BRB1_9719 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_do_prefetch ),
    .Q(\picorv32/decoder_pseudo_trigger_BRB2_9720 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd1 ),
    .Q(\picorv32/decoder_pseudo_trigger_BRB3_9721 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd2 ),
    .Q(\picorv32/decoder_pseudo_trigger_BRB4_9722 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5617_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9723)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9724)
  );
  FD   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9725)
  );
  FD   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9726)
  );
  FD   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4_9727)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5633_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9728)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9729)
  );
  FD   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9730)
  );
  FD   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9731)
  );
  FD   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4_9732)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5649_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9733)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9734)
  );
  FD   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9735)
  );
  FD   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9736)
  );
  FD   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4_9737)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5665_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9738)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9739)
  );
  FD   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9740)
  );
  FD   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9741)
  );
  FD   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4_9742)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid1_FRB_4485),
    .S(sys_rst),
    .Q(new_master_wdata_ready_BRB0_9743)
  );
  FD   new_master_wdata_ready_BRB1 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o3_8316),
    .Q(new_master_wdata_ready_BRB1_9744)
  );
  FD   new_master_wdata_ready_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o1_8314),
    .Q(new_master_wdata_ready_BRB2_9745)
  );
  FD   new_master_wdata_ready_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o2_8315),
    .Q(new_master_wdata_ready_BRB3_9746)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215),
    .R(sys_rst),
    .Q(new_master_wdata_ready_BRB4_9747)
  );
  FD   new_master_wdata_ready_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o5),
    .Q(new_master_wdata_ready_BRB5_9748)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .R(sys_rst),
    .Q(new_master_rdata_valid0_BRB0_9749)
  );
  FD   new_master_rdata_valid0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_hit),
    .Q(new_master_rdata_valid0_BRB1_9750)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid0_BRB3 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd2_965),
    .S(sys_rst),
    .Q(new_master_rdata_valid0_BRB3_9752)
  );
  FD   new_master_rdata_valid0_BRB4 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd1),
    .Q(new_master_rdata_valid0_BRB4_9753)
  );
  FD   new_master_rdata_valid0_BRB5 (
    .C(sys_clk),
    .D(N8211),
    .Q(new_master_rdata_valid0_BRB5_9754)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_valid),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB2_9755)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB3 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd3_2654),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB3_9756)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB4 (
    .C(sys_clk),
    .D(rhs_array_muxed0),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9757)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB5 (
    .C(sys_clk),
    .D(N46),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB5_9758)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB1 (
    .C(sys_clk),
    .D(_n7100),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB1_9759)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB2 (
    .C(sys_clk),
    .D(N4781),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB2_9760)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB3 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB3_9761)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB4 (
    .C(sys_clk),
    .D(_n7115),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB4_9762)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB5 (
    .C(sys_clk),
    .D(N4791),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB5_9763)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9764)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1_9765)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9766)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9767)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9768)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1_9769)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9770)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9771)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9772)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1_9773)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9774)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9775)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9776)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1_9777)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9778)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9779)
  );
  FD   \picorv32/cpu_state_FSM_FFd2_BRB1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In1_4546 ),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB1_9780 )
  );
  FD   \picorv32/cpu_state_FSM_FFd2_BRB5  (
    .C(sys_clk),
    .D(N2121),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB5_9781 )
  );
  FD   \picorv32/cpu_state_FSM_FFd1_BRB5  (
    .C(sys_clk),
    .D(N2081),
    .Q(\picorv32/cpu_state_FSM_FFd1_BRB5_9782 )
  );
  FD   \picorv32/cpu_state_FSM_FFd4_BRB3  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .Q(\picorv32/cpu_state_FSM_FFd4_BRB3_9783 )
  );
  FD   \picorv32/cpu_state_FSM_FFd4_BRB4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd4 ),
    .Q(\picorv32/cpu_state_FSM_FFd4_BRB4_9784 )
  );
  FD   \picorv32/cpu_state_FSM_FFd4_BRB5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd4-In3_8427 ),
    .Q(\picorv32/cpu_state_FSM_FFd4_BRB5_9785 )
  );
  FDSE   \picorv32/mem_state_1_BRB0  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_do_rinst ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/mem_state_1_BRB0_9786 )
  );
  FDSE   \picorv32/mem_state_1_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_state [0]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/mem_state_1_BRB1_9787 )
  );
  FDE   \picorv32/mem_state_1_BRB2  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_do_rdata ),
    .Q(\picorv32/mem_state_1_BRB2_9788 )
  );
  FDE   \picorv32/mem_state_1_BRB3  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_xfer ),
    .Q(\picorv32/mem_state_1_BRB3_9789 )
  );
  FDE   \picorv32/mem_state_1_BRB4  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_state [1]),
    .Q(\picorv32/mem_state_1_BRB4_9790 )
  );
  FDE   \picorv32/mem_state_1_BRB5  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_do_wdata ),
    .Q(\picorv32/mem_state_1_BRB5_9791 )
  );
  FD   \picorv32/decoder_trigger_BRB0  (
    .C(sys_clk),
    .D(sys_rst_INV_439_o_2308),
    .Q(\picorv32/decoder_trigger_BRB0_9792 )
  );
  FD   \picorv32/decoder_trigger_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rinst ),
    .Q(\picorv32/decoder_trigger_BRB2_9793 )
  );
  FD   \picorv32/decoder_trigger_BRB3  (
    .C(sys_clk),
    .D(N246),
    .Q(\picorv32/decoder_trigger_BRB3_9794 )
  );
  FD   \picorv32/decoder_trigger_BRB4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .Q(\picorv32/decoder_trigger_BRB4_9795 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [6]),
    .Q(\picorv32/is_alu_reg_imm_BRB0_9796 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [0]),
    .Q(\picorv32/is_alu_reg_imm_BRB1_9797 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [5]),
    .Q(\picorv32/is_alu_reg_imm_BRB2_9798 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [3]),
    .Q(\picorv32/is_alu_reg_imm_BRB3_9799 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(N712),
    .Q(\picorv32/is_alu_reg_imm_BRB4_9800 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [4]),
    .Q(\picorv32/is_alu_reg_imm_BRB5_9801 )
  );
  FDE   \picorv32/reg_op1_30_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_8379 ),
    .Q(\picorv32/reg_op1_30_BRB0_9802 )
  );
  FDE   \picorv32/reg_op1_30_BRB1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/mem_do_prefetch_mem_done_OR_610_o ),
    .Q(\picorv32/reg_op1_30_BRB1_9803 )
  );
  FDE   \picorv32/reg_op1_30_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> ),
    .Q(\picorv32/reg_op1_30_BRB2_9804 )
  );
  FDE   \picorv32/reg_op1_30_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_4530 ),
    .Q(\picorv32/reg_op1_30_BRB3_9805 )
  );
  FDE   \picorv32/reg_op1_30_BRB4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_4533 ),
    .Q(\picorv32/reg_op1_30_BRB4_9806 )
  );
  FDE   \picorv32/reg_op1_30_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_30 ),
    .Q(\picorv32/reg_op1_30_BRB5_9807 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/instr_sb_6451 ),
    .Q(\picorv32/mem_wordsize_1_BRB1_9808 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N588),
    .Q(\picorv32/mem_wordsize_1_BRB2_9809 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N587),
    .Q(\picorv32/mem_wordsize_1_BRB3_9810 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_8372 ),
    .Q(\picorv32/mem_wordsize_1_BRB4_9811 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N586),
    .Q(\picorv32/mem_wordsize_1_BRB5_9812 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/instr_sh_6450 ),
    .Q(\picorv32/mem_wordsize_0_BRB1_9813 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N5921),
    .Q(\picorv32/mem_wordsize_0_BRB2_9814 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N5911),
    .Q(\picorv32/mem_wordsize_0_BRB3_9815 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_8373 ),
    .Q(\picorv32/mem_wordsize_0_BRB4_9816 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N590),
    .Q(\picorv32/mem_wordsize_0_BRB5_9817 )
  );
  FDE   \picorv32/is_alu_reg_reg_BRB4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [2]),
    .Q(\picorv32/is_alu_reg_reg_BRB4_9818 )
  );
  FDE   \picorv32/is_alu_reg_reg_BRB5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(N714),
    .Q(\picorv32/is_alu_reg_reg_BRB5_9819 )
  );
  FDE   \picorv32/is_sb_sh_sw_BRB4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(N710),
    .Q(\picorv32/is_sb_sh_sw_BRB4_9820 )
  );
  FDR   \picorv32/latched_is_lb_BRB0  (
    .C(sys_clk),
    .D(\picorv32/mem_xfer_mem_state[1]_OR_413_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lb_BRB0_9821 )
  );
  FD   \picorv32/latched_is_lb_BRB1  (
    .C(sys_clk),
    .D(N7321),
    .Q(\picorv32/latched_is_lb_BRB1_9822 )
  );
  FDR   \picorv32/latched_is_lb_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_do_prefetch_mem_done_OR_610_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lb_BRB2_9823 )
  );
  FD   \picorv32/latched_is_lb_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_lb_6453 ),
    .Q(\picorv32/latched_is_lb_BRB3_9824 )
  );
  FDR   \picorv32/latched_is_lb_BRB4  (
    .C(sys_clk),
    .D(N7301),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lb_BRB4_9825 )
  );
  FD   \picorv32/latched_is_lb_BRB5  (
    .C(sys_clk),
    .D(N7311),
    .Q(\picorv32/latched_is_lb_BRB5_9826 )
  );
  FD   \picorv32/latched_is_lh_BRB1  (
    .C(sys_clk),
    .D(N7281),
    .Q(\picorv32/latched_is_lh_BRB1_9827 )
  );
  FD   \picorv32/latched_is_lh_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_lh_6452 ),
    .Q(\picorv32/latched_is_lh_BRB3_9828 )
  );
  FDR   \picorv32/latched_is_lh_BRB4  (
    .C(sys_clk),
    .D(N7261),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lh_BRB4_9829 )
  );
  FD   \picorv32/latched_is_lh_BRB5  (
    .C(sys_clk),
    .D(N7271),
    .Q(\picorv32/latched_is_lh_BRB5_9830 )
  );
  FD   \picorv32/latched_is_lu_BRB1  (
    .C(sys_clk),
    .D(N7241),
    .Q(\picorv32/latched_is_lu_BRB1_9831 )
  );
  FDR   \picorv32/latched_is_lu_BRB4  (
    .C(sys_clk),
    .D(N7221),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lu_BRB4_9833 )
  );
  FD   \picorv32/latched_is_lu_BRB5  (
    .C(sys_clk),
    .D(N7231),
    .Q(\picorv32/latched_is_lu_BRB5_9834 )
  );
  FD   \picorv32/mem_do_wdata_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_do_wdata ),
    .Q(\picorv32/mem_do_wdata_BRB2_9835 )
  );
  FD   \picorv32/mem_do_wdata_BRB5  (
    .C(sys_clk),
    .D(\picorv32/mem_do_wdata_glue_rst_8916 ),
    .Q(\picorv32/mem_do_wdata_BRB5_9836 )
  );
  FD   \picorv32/mem_do_rdata_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rdata ),
    .Q(\picorv32/mem_do_rdata_BRB2_9837 )
  );
  FD   \picorv32/mem_do_rdata_BRB5  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rdata_glue_rst_8917 ),
    .Q(\picorv32/mem_do_rdata_BRB5_9838 )
  );
  FD   \picorv32/mem_do_rinst_BRB2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_8391 ),
    .Q(\picorv32/mem_do_rinst_BRB2_9839 )
  );
  FD   \picorv32/mem_do_rinst_BRB3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_8392 ),
    .Q(\picorv32/mem_do_rinst_BRB3_9840 )
  );
  FD   \picorv32/mem_do_rinst_BRB5  (
    .C(sys_clk),
    .D(N7351),
    .Q(\picorv32/mem_do_rinst_BRB5_9842 )
  );
  FD   \picorv32/mem_do_prefetch_BRB2  (
    .C(sys_clk),
    .D(\picorv32/_n1499_inv ),
    .Q(\picorv32/mem_do_prefetch_BRB2_9843 )
  );
  FD   \picorv32/mem_do_prefetch_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_jalr_6100 ),
    .Q(\picorv32/mem_do_prefetch_BRB3_9844 )
  );
  FD   \picorv32/mem_do_prefetch_BRB4  (
    .C(sys_clk),
    .D(\picorv32/instr_retirq_6505 ),
    .Q(\picorv32/mem_do_prefetch_BRB4_9845 )
  );
  FDE   \picorv32/reg_op1_31_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_8376 ),
    .Q(\picorv32/reg_op1_31_BRB0_9846 )
  );
  FDE   \picorv32/reg_op1_31_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_31 ),
    .Q(\picorv32/reg_op1_31_BRB2_9847 )
  );
  FDE   \picorv32/reg_op1_31_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_8374 ),
    .Q(\picorv32/reg_op1_31_BRB3_9848 )
  );
  FDE   \picorv32/reg_op1_31_BRB4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> ),
    .Q(\picorv32/reg_op1_31_BRB4_9849 )
  );
  FDE   \picorv32/reg_op1_31_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(N9211),
    .Q(\picorv32/reg_op1_31_BRB5_9850 )
  );
  FDE   \picorv32/decoded_rs1_5_BRB0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8436 ),
    .Q(\picorv32/decoded_rs1_5_BRB0_9851 )
  );
  FDE   \picorv32/decoded_rs1_5_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8435 ),
    .Q(\picorv32/decoded_rs1_5_BRB1_9852 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  multiplexer_state_FSM_FFd1_BRB0 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd3_2654),
    .S(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_BRB0_9853)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1_BRB1 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd1),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_BRB1_9854)
  );
  FD   multiplexer_state_FSM_FFd1_BRB2 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd2_965),
    .Q(multiplexer_state_FSM_FFd1_BRB2_9855)
  );
  FD   multiplexer_state_FSM_FFd1_BRB3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In1_4497 ),
    .Q(multiplexer_state_FSM_FFd1_BRB3_9856)
  );
  FD   multiplexer_state_FSM_FFd1_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_write_available_4498),
    .Q(multiplexer_state_FSM_FFd1_BRB4_9857)
  );
  FD   multiplexer_state_FSM_FFd1_BRB5 (
    .C(sys_clk),
    .D(N62),
    .Q(multiplexer_state_FSM_FFd1_BRB5_9858)
  );
  FDE   \picorv32/reg_op1_29_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_8382 ),
    .Q(\picorv32/reg_op1_29_BRB0_9859 )
  );
  FDE   \picorv32/reg_op1_29_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> ),
    .Q(\picorv32/reg_op1_29_BRB2_9860 )
  );
  FDE   \picorv32/reg_op1_29_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_29 ),
    .Q(\picorv32/reg_op1_29_BRB5_9861 )
  );
  FDE   \picorv32/reg_op1_28_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_8385 ),
    .Q(\picorv32/reg_op1_28_BRB0_9862 )
  );
  FDE   \picorv32/reg_op1_28_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> ),
    .Q(\picorv32/reg_op1_28_BRB2_9863 )
  );
  FDE   \picorv32/reg_op1_28_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_28 ),
    .Q(\picorv32/reg_op1_28_BRB5_9864 )
  );
  FDE   \picorv32/reg_op1_27_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_8637 ),
    .Q(\picorv32/reg_op1_27_BRB0_9865 )
  );
  FDE   \picorv32/reg_op1_27_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> ),
    .Q(\picorv32/reg_op1_27_BRB2_9866 )
  );
  FDE   \picorv32/reg_op1_27_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_27 ),
    .Q(\picorv32/reg_op1_27_BRB5_9867 )
  );
  FDE   \picorv32/reg_op1_26_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_8641 ),
    .Q(\picorv32/reg_op1_26_BRB0_9868 )
  );
  FDE   \picorv32/reg_op1_26_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> ),
    .Q(\picorv32/reg_op1_26_BRB2_9869 )
  );
  FDE   \picorv32/reg_op1_26_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_26 ),
    .Q(\picorv32/reg_op1_26_BRB5_9870 )
  );
  FDE   \picorv32/reg_op1_25_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_8645 ),
    .Q(\picorv32/reg_op1_25_BRB0_9871 )
  );
  FDE   \picorv32/reg_op1_25_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> ),
    .Q(\picorv32/reg_op1_25_BRB2_9872 )
  );
  FDE   \picorv32/reg_op1_25_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_25 ),
    .Q(\picorv32/reg_op1_25_BRB5_9873 )
  );
  FDE   \picorv32/reg_op1_24_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_8649 ),
    .Q(\picorv32/reg_op1_24_BRB0_9874 )
  );
  FDE   \picorv32/reg_op1_24_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> ),
    .Q(\picorv32/reg_op1_24_BRB2_9875 )
  );
  FDE   \picorv32/reg_op1_24_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_24 ),
    .Q(\picorv32/reg_op1_24_BRB5_9876 )
  );
  FDE   \picorv32/reg_op1_23_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_8653 ),
    .Q(\picorv32/reg_op1_23_BRB0_9877 )
  );
  FDE   \picorv32/reg_op1_23_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> ),
    .Q(\picorv32/reg_op1_23_BRB2_9878 )
  );
  FDE   \picorv32/reg_op1_23_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_23 ),
    .Q(\picorv32/reg_op1_23_BRB5_9879 )
  );
  FDE   \picorv32/reg_op1_22_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_8657 ),
    .Q(\picorv32/reg_op1_22_BRB0_9880 )
  );
  FDE   \picorv32/reg_op1_22_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> ),
    .Q(\picorv32/reg_op1_22_BRB2_9881 )
  );
  FDE   \picorv32/reg_op1_22_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_22 ),
    .Q(\picorv32/reg_op1_22_BRB5_9882 )
  );
  FDE   \picorv32/reg_op1_21_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_8661 ),
    .Q(\picorv32/reg_op1_21_BRB0_9883 )
  );
  FDE   \picorv32/reg_op1_21_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> ),
    .Q(\picorv32/reg_op1_21_BRB2_9884 )
  );
  FDE   \picorv32/reg_op1_21_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_21 ),
    .Q(\picorv32/reg_op1_21_BRB5_9885 )
  );
  FDE   \picorv32/reg_op1_20_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_8665 ),
    .Q(\picorv32/reg_op1_20_BRB0_9886 )
  );
  FDE   \picorv32/reg_op1_20_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> ),
    .Q(\picorv32/reg_op1_20_BRB2_9887 )
  );
  FDE   \picorv32/reg_op1_20_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_20 ),
    .Q(\picorv32/reg_op1_20_BRB5_9888 )
  );
  FDE   \picorv32/reg_op1_19_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_8672 ),
    .Q(\picorv32/reg_op1_19_BRB0_9889 )
  );
  FDE   \picorv32/reg_op1_19_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> ),
    .Q(\picorv32/reg_op1_19_BRB2_9890 )
  );
  FDE   \picorv32/reg_op1_19_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_19 ),
    .Q(\picorv32/reg_op1_19_BRB5_9891 )
  );
  FDE   \picorv32/reg_op1_18_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_8676 ),
    .Q(\picorv32/reg_op1_18_BRB0_9892 )
  );
  FDE   \picorv32/reg_op1_18_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> ),
    .Q(\picorv32/reg_op1_18_BRB2_9893 )
  );
  FDE   \picorv32/reg_op1_18_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_18 ),
    .Q(\picorv32/reg_op1_18_BRB5_9894 )
  );
  FDE   \picorv32/reg_op1_17_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_8680 ),
    .Q(\picorv32/reg_op1_17_BRB0_9895 )
  );
  FDE   \picorv32/reg_op1_17_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> ),
    .Q(\picorv32/reg_op1_17_BRB2_9896 )
  );
  FDE   \picorv32/reg_op1_17_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_17 ),
    .Q(\picorv32/reg_op1_17_BRB5_9897 )
  );
  FDE   \picorv32/reg_op1_16_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_8684 ),
    .Q(\picorv32/reg_op1_16_BRB0_9898 )
  );
  FDE   \picorv32/reg_op1_16_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> ),
    .Q(\picorv32/reg_op1_16_BRB2_9899 )
  );
  FDE   \picorv32/reg_op1_16_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_16 ),
    .Q(\picorv32/reg_op1_16_BRB5_9900 )
  );
  FDE   \picorv32/reg_op1_15_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_8688 ),
    .Q(\picorv32/reg_op1_15_BRB0_9901 )
  );
  FDE   \picorv32/reg_op1_15_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> ),
    .Q(\picorv32/reg_op1_15_BRB2_9902 )
  );
  FDE   \picorv32/reg_op1_15_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_15 ),
    .Q(\picorv32/reg_op1_15_BRB5_9903 )
  );
  FDE   \picorv32/reg_op1_14_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_8692 ),
    .Q(\picorv32/reg_op1_14_BRB0_9904 )
  );
  FDE   \picorv32/reg_op1_14_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> ),
    .Q(\picorv32/reg_op1_14_BRB2_9905 )
  );
  FDE   \picorv32/reg_op1_14_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_14 ),
    .Q(\picorv32/reg_op1_14_BRB5_9906 )
  );
  FDE   \picorv32/reg_op1_13_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_8696 ),
    .Q(\picorv32/reg_op1_13_BRB0_9907 )
  );
  FDE   \picorv32/reg_op1_13_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> ),
    .Q(\picorv32/reg_op1_13_BRB2_9908 )
  );
  FDE   \picorv32/reg_op1_13_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_13 ),
    .Q(\picorv32/reg_op1_13_BRB5_9909 )
  );
  FDE   \picorv32/reg_op1_12_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_8700 ),
    .Q(\picorv32/reg_op1_12_BRB0_9910 )
  );
  FDE   \picorv32/reg_op1_12_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> ),
    .Q(\picorv32/reg_op1_12_BRB2_9911 )
  );
  FDE   \picorv32/reg_op1_12_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_12 ),
    .Q(\picorv32/reg_op1_12_BRB5_9912 )
  );
  FDE   \picorv32/reg_op1_11_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_8704 ),
    .Q(\picorv32/reg_op1_11_BRB0_9913 )
  );
  FDE   \picorv32/reg_op1_11_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> ),
    .Q(\picorv32/reg_op1_11_BRB2_9914 )
  );
  FDE   \picorv32/reg_op1_11_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_11 ),
    .Q(\picorv32/reg_op1_11_BRB5_9915 )
  );
  FDE   \picorv32/reg_op1_10_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_8708 ),
    .Q(\picorv32/reg_op1_10_BRB0_9916 )
  );
  FDE   \picorv32/reg_op1_10_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> ),
    .Q(\picorv32/reg_op1_10_BRB2_9917 )
  );
  FDE   \picorv32/reg_op1_10_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_10 ),
    .Q(\picorv32/reg_op1_10_BRB5_9918 )
  );
  FDE   \picorv32/reg_op1_9_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_8607 ),
    .Q(\picorv32/reg_op1_9_BRB0_9919 )
  );
  FDE   \picorv32/reg_op1_9_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> ),
    .Q(\picorv32/reg_op1_9_BRB2_9920 )
  );
  FDE   \picorv32/reg_op1_9_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_9 ),
    .Q(\picorv32/reg_op1_9_BRB5_9921 )
  );
  FDE   \picorv32/reg_op1_8_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_8611 ),
    .Q(\picorv32/reg_op1_8_BRB0_9922 )
  );
  FDE   \picorv32/reg_op1_8_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> ),
    .Q(\picorv32/reg_op1_8_BRB2_9923 )
  );
  FDE   \picorv32/reg_op1_8_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_8 ),
    .Q(\picorv32/reg_op1_8_BRB5_9924 )
  );
  FDS   \picorv32/is_compare_BRB0  (
    .C(sys_clk),
    .D(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/is_compare_BRB0_9925 )
  );
  FD   \picorv32/is_compare_BRB2  (
    .C(sys_clk),
    .D(\picorv32/instr_slt_6107 ),
    .Q(\picorv32/is_compare_BRB2_9926 )
  );
  FD   \picorv32/is_compare_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_slti_6109 ),
    .Q(\picorv32/is_compare_BRB3_9927 )
  );
  FD   \picorv32/is_compare_BRB4  (
    .C(sys_clk),
    .D(\picorv32/instr_sltu_6104 ),
    .Q(\picorv32/is_compare_BRB4_9928 )
  );
  FD   \picorv32/is_compare_BRB5  (
    .C(sys_clk),
    .D(\picorv32/instr_sltiu_6106 ),
    .Q(\picorv32/is_compare_BRB5_9929 )
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<0>  (
    .I0(\picorv32/reg_op2_0_5505 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8756 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<1>  (
    .I0(\picorv32/reg_op2_1_5506 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8433 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<2>  (
    .I0(\picorv32/reg_op2_2_5507 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8432 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<3>  (
    .I0(\picorv32/reg_op2_3_5508 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8430 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<4>  (
    .I0(\picorv32/reg_op2_4_5509 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8428 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<5>  (
    .I0(\picorv32/reg_op2_5_5510 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8757 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<6>  (
    .I0(\picorv32/reg_op2_6_5511 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8758 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<7>  (
    .I0(\picorv32/reg_op2_7_5512 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8759 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<8>  (
    .I0(\picorv32/reg_op2_8_6044 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8760 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<9>  (
    .I0(\picorv32/reg_op2_9_6045 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8761 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<10>  (
    .I0(\picorv32/reg_op2_10_6046 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8762 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<11>  (
    .I0(\picorv32/reg_op2_11_6047 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8763 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<12>  (
    .I0(\picorv32/reg_op2_12_6048 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8764 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<13>  (
    .I0(\picorv32/reg_op2_13_6049 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8765 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<14>  (
    .I0(\picorv32/reg_op2_14_6050 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8766 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<15>  (
    .I0(\picorv32/reg_op2_15_6051 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8767 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<16>  (
    .I0(\picorv32/reg_op2_16_6052 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8768 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<17>  (
    .I0(\picorv32/reg_op2_17_6053 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8769 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<18>  (
    .I0(\picorv32/reg_op2_18_6054 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8770 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<19>  (
    .I0(\picorv32/reg_op2_19_6055 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8771 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<20>  (
    .I0(\picorv32/reg_op2_20_6056 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8772 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<21>  (
    .I0(\picorv32/reg_op2_21_6057 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8773 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<22>  (
    .I0(\picorv32/reg_op2_22_6058 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8774 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<23>  (
    .I0(\picorv32/reg_op2_23_6059 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8775 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<24>  (
    .I0(\picorv32/reg_op2_24_6060 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8776 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<25>  (
    .I0(\picorv32/reg_op2_25_6061 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8777 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<26>  (
    .I0(\picorv32/reg_op2_26_6062 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8778 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26])
  );
  FDE   \picorv32/reg_op1_7_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_8615 ),
    .Q(\picorv32/reg_op1_7_BRB0_9930 )
  );
  FDE   \picorv32/reg_op1_7_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> ),
    .Q(\picorv32/reg_op1_7_BRB2_9931 )
  );
  FDE   \picorv32/reg_op1_7_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_7 ),
    .Q(\picorv32/reg_op1_7_BRB5_9932 )
  );
  FDE   \picorv32/reg_op1_6_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_8619 ),
    .Q(\picorv32/reg_op1_6_BRB0_9933 )
  );
  FDE   \picorv32/reg_op1_6_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> ),
    .Q(\picorv32/reg_op1_6_BRB2_9934 )
  );
  FDE   \picorv32/reg_op1_6_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_6 ),
    .Q(\picorv32/reg_op1_6_BRB5_9935 )
  );
  FDE   \picorv32/reg_op1_5_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_8623 ),
    .Q(\picorv32/reg_op1_5_BRB0_9936 )
  );
  FDE   \picorv32/reg_op1_5_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> ),
    .Q(\picorv32/reg_op1_5_BRB2_9937 )
  );
  FDE   \picorv32/reg_op1_5_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_5 ),
    .Q(\picorv32/reg_op1_5_BRB5_9938 )
  );
  FDE   \picorv32/reg_op1_4_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_8627 ),
    .Q(\picorv32/reg_op1_4_BRB0_9939 )
  );
  FDE   \picorv32/reg_op1_4_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> ),
    .Q(\picorv32/reg_op1_4_BRB2_9940 )
  );
  FDE   \picorv32/reg_op1_4_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_4 ),
    .Q(\picorv32/reg_op1_4_BRB5_9941 )
  );
  FDE   \picorv32/reg_op1_3_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_8630 ),
    .Q(\picorv32/reg_op1_3_BRB0_9942 )
  );
  FDE   \picorv32/reg_op1_3_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> ),
    .Q(\picorv32/reg_op1_3_BRB2_9943 )
  );
  FDE   \picorv32/reg_op1_3_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_3 ),
    .Q(\picorv32/reg_op1_3_BRB5_9944 )
  );
  FDE   \picorv32/reg_op1_2_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_8633 ),
    .Q(\picorv32/reg_op1_2_BRB0_9945 )
  );
  FDE   \picorv32/reg_op1_2_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> ),
    .Q(\picorv32/reg_op1_2_BRB2_9946 )
  );
  FDE   \picorv32/reg_op1_2_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_2 ),
    .Q(\picorv32/reg_op1_2_BRB5_9947 )
  );
  FDE   \picorv32/reg_op1_1_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_8668 ),
    .Q(\picorv32/reg_op1_1_BRB0_9948 )
  );
  FDE   \picorv32/reg_op1_1_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> ),
    .Q(\picorv32/reg_op1_1_BRB2_9949 )
  );
  FDE   \picorv32/reg_op1_1_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_1 ),
    .Q(\picorv32/reg_op1_1_BRB5_9950 )
  );
  FDE   \picorv32/reg_op1_0_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_8710 ),
    .Q(\picorv32/reg_op1_0_BRB0_9951 )
  );
  FDE   \picorv32/reg_op1_0_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> ),
    .Q(\picorv32/reg_op1_0_BRB2_9952 )
  );
  FDE   \picorv32/reg_op1_0_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2308),
    .D(\picorv32/reg_op1_0 ),
    .Q(\picorv32/reg_op1_0_BRB5_9953 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_3_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_4_BRB2_9697),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_3_BRB2_9954)
  );
  FD   new_master_rdata_valid0_BRB6 (
    .C(sys_clk),
    .D(_n4085),
    .Q(new_master_rdata_valid0_BRB6_9955)
  );
  FD   new_master_rdata_valid0_BRB7 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid1_FRB_4485),
    .Q(new_master_rdata_valid0_BRB7_9956)
  );
  FD   new_master_rdata_valid0_BRB8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1215),
    .Q(new_master_rdata_valid0_BRB8_9957)
  );
  FD   new_master_rdata_valid0_BRB9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_1635),
    .Q(new_master_rdata_valid0_BRB9_9958)
  );
  FD   new_master_rdata_valid0_BRB10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .Q(new_master_rdata_valid0_BRB10_9959)
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB2  (
    .C(sys_clk),
    .D(\picorv32/instr_jal_6110 ),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB2_9960 )
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 ),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB3_9961 )
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB4_9962 )
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB5  (
    .C(sys_clk),
    .D(N118),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB5_9963 )
  );
  FDS   \picorv32/do_waitirq_BRB0  (
    .C(sys_clk),
    .D(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/do_waitirq_BRB0_9964 )
  );
  FD   \picorv32/do_waitirq_BRB2  (
    .C(sys_clk),
    .D(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .Q(\picorv32/do_waitirq_BRB2_9965 )
  );
  FD   \picorv32/do_waitirq_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_waitirq_6504 ),
    .Q(\picorv32/do_waitirq_BRB3_9966 )
  );
  FD   \picorv32/do_waitirq_BRB4  (
    .C(sys_clk),
    .D(\picorv32/decoder_trigger ),
    .Q(\picorv32/do_waitirq_BRB4_9967 )
  );
  FD   \picorv32/do_waitirq_BRB5  (
    .C(sys_clk),
    .D(\picorv32/do_waitirq ),
    .Q(\picorv32/do_waitirq_BRB5_9968 )
  );
  FD   \picorv32/mem_do_rinst_BRB0  (
    .C(sys_clk),
    .D(\picorv32/alu_out_0_5644 ),
    .Q(\picorv32/mem_do_rinst_BRB0_9969 )
  );
  FD   \picorv32/mem_do_rinst_BRB7  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd2_6507 ),
    .Q(\picorv32/mem_do_rinst_BRB7_9970 )
  );
  FD   \picorv32/mem_do_rinst_BRB8  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_8393 ),
    .Q(\picorv32/mem_do_rinst_BRB8_9971 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_2_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_3_BRB2_9954),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_2_BRB2_9972)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_2_BRB2_9972),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB2_9976)
  );
  FD   ddrphy_rddata_sr_1_BRB4 (
    .C(sys_clk),
    .D(N1626),
    .Q(ddrphy_rddata_sr_1_BRB4_9978)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_9 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(base50_clk_BUFG_31),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<2>111  (
    .I0(\picorv32/reg_next_pc [30]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .O(\picorv32/_n1587<2>11_9985 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<4>111  (
    .I0(\picorv32/reg_next_pc [28]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .O(\picorv32/_n1587<4>11_9986 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<5>111  (
    .I0(\picorv32/reg_next_pc [27]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .O(\picorv32/_n1587<5>11_9987 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<6>111  (
    .I0(\picorv32/reg_next_pc [26]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .O(\picorv32/_n1587<6>11_9988 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<7>111  (
    .I0(\picorv32/reg_next_pc [25]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .O(\picorv32/_n1587<7>11_9989 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<8>111  (
    .I0(\picorv32/reg_next_pc [24]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .O(\picorv32/_n1587<8>11_9990 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<9>111  (
    .I0(\picorv32/reg_next_pc [23]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .O(\picorv32/_n1587<9>11_9991 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<10>111  (
    .I0(\picorv32/reg_next_pc [22]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .O(\picorv32/_n1587<10>11_9992 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<11>111  (
    .I0(\picorv32/reg_next_pc [21]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .O(\picorv32/_n1587<11>11_9993 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<12>111  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .O(\picorv32/_n1587<12>11_9994 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<14>111  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .O(\picorv32/_n1587<14>11_9995 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<15>111  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .O(\picorv32/_n1587<15>11_9996 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<16>111  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .O(\picorv32/_n1587<16>11_9997 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<17>111  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .O(\picorv32/_n1587<17>11_9998 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<18>111  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .O(\picorv32/_n1587<18>11_9999 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<19>111  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .O(\picorv32/_n1587<19>11_10000 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<20>111  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .O(\picorv32/_n1587<20>11_10001 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<21>111  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .O(\picorv32/_n1587<21>11_10002 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<22>111  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .O(\picorv32/_n1587<22>11_10003 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<23>111  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .O(\picorv32/_n1587<23>11_10004 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<24>111  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .O(\picorv32/_n1587<24>11_10005 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<25>111  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .O(\picorv32/_n1587<25>11_10006 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<26>111  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .O(\picorv32/_n1587<26>11_10007 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<27>111  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .O(\picorv32/_n1587<27>11_10008 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<1>111  (
    .I0(\picorv32/reg_next_pc [31]),
    .I1(\picorv32/latched_branch_6514 ),
    .I2(\picorv32/latched_store_6516 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6507 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6506 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .O(\picorv32/_n1587<1>11_10009 )
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW0  (
    .I0(N1644),
    .I1(N1645),
    .S(_n7157),
    .O(N490)
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW0_F  (
    .I0(_n7142),
    .I1(_n7148),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_1568),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .O(N1644)
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW0_G  (
    .I0(_n7142),
    .I1(_n7148),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_1568),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I5(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .O(N1645)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW1  (
    .I0(N1646),
    .I1(N1647),
    .S(_n7157),
    .O(N491)
  );
  LUT5 #(
    .INIT ( 32'hEAFB4051 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW1_F  (
    .I0(_n7142),
    .I1(_n7148),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_1568),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I4(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .O(N1646)
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW1_G  (
    .I0(_n7142),
    .I1(_n7148),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_1568),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I5(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .O(N1647)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_SW0  (
    .I0(N1648),
    .I1(N1649),
    .S(\_n7133<5>1_FRB_4342 ),
    .O(N493)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_SW0_F  (
    .I0(_n71271_FRB_4344),
    .I1(basesoc_sdram_phaseinjector0_status[30]),
    .I2(\_n7130<5>1_FRB_4324 ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I4(_n71241_FRB_4345),
    .O(N1648)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_SW0_G  (
    .I0(_n71271_FRB_4344),
    .I1(\_n7130<5>1_FRB_4324 ),
    .I2(basesoc_sdram_phaseinjector0_status[30]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(_n71241_FRB_4345),
    .O(N1649)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_SW1  (
    .I0(N1650),
    .I1(N1651),
    .S(\_n7133<5>1_FRB_4342 ),
    .O(N494)
  );
  LUT5 #(
    .INIT ( 32'hFFFF2272 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_SW1_F  (
    .I0(_n71271_FRB_4344),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I2(\_n7130<5>1_FRB_4324 ),
    .I3(basesoc_sdram_phaseinjector0_status[30]),
    .I4(_n71241_FRB_4345),
    .O(N1650)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_SW1_G  (
    .I0(_n71271_FRB_4344),
    .I1(\_n7130<5>1_FRB_4324 ),
    .I2(basesoc_sdram_phaseinjector0_status[30]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(_n71241_FRB_4345),
    .O(N1651)
  );
  MUXF7   \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW0  (
    .I0(N1660),
    .I1(N16611),
    .S(\picorv32/mem_do_rinst_BRB0_9969 ),
    .O(N1343)
  );
  LUT4 #(
    .INIT ( 16'hEC00 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW0_F  (
    .I0(\picorv32/mem_do_rinst_BRB7_9970 ),
    .I1(\picorv32/mem_do_rinst_BRB8_9971 ),
    .I2(\picorv32/cpu_state_FSM_FFd5_BRB3_9961 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_BRB4_9962 ),
    .O(N1660)
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCAA00AA00 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW0_G  (
    .I0(\picorv32/cpu_state_FSM_FFd4_BRB4_9784 ),
    .I1(\picorv32/mem_do_rinst_BRB8_9971 ),
    .I2(\picorv32/mem_do_rinst_BRB7_9970 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_BRB3_9783 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_BRB3_9961 ),
    .I5(\picorv32/cpu_state_FSM_FFd5_BRB4_9962 ),
    .O(N16611)
  );
  MUXF7   \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW3  (
    .I0(N1662),
    .I1(N1663),
    .S(sys_rst_INV_439_o_2308),
    .O(N760)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA8F8A8 ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW3_F  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_do_prefetch ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(N112),
    .O(N1662)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW3_G  (
    .I0(\picorv32/mem_do_wdata ),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(N112),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N1663)
  );
  MUXF7   Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW5 (
    .I0(N1664),
    .I1(N1665),
    .S(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .O(N784)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD5FF7FFF55FF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW5_G (
    .I0(basesoc_sdram_bankmachine3_row_opened_1641),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I3(_n4222),
    .I4(N5971),
    .I5(N5951),
    .O(N1665)
  );
  MUXF7   Mmux_basesoc_picorv32_mem_ready11_SW46 (
    .I0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .I1(N1667),
    .S(sys_rst_INV_439_o1),
    .O(N880)
  );
  LUT6 #(
    .INIT ( 64'hBEAA280000000000 ))
  Mmux_basesoc_picorv32_mem_ready11_SW46_G (
    .I0(\picorv32/mem_state [0]),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(\picorv32/mem_valid_433 ),
    .I4(\picorv32/mem_state [1]),
    .I5(\picorv32/mem_do_rinst ),
    .O(N1667)
  );
  MUXF7   Mmux_basesoc_picorv32_mem_ready11_SW48 (
    .I0(N1668),
    .I1(N1669),
    .S(basesoc_done_mmx_out3),
    .O(N883)
  );
  LUT6 #(
    .INIT ( 64'hD00DDDDDDFFDDDDD ))
  Mmux_basesoc_picorv32_mem_ready11_SW48_F (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(\picorv32/mem_valid_433 ),
    .I5(basesoc_done_mmx_out2),
    .O(N1668)
  );
  LUT5 #(
    .INIT ( 32'hFFFF28FF ))
  Mmux_basesoc_picorv32_mem_ready11_SW48_G (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\picorv32/mem_instr_434 ),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_rdata_q [26]),
    .I4(\picorv32/mem_rdata_q [27]),
    .O(N1669)
  );
  MUXF7   Mmux_basesoc_picorv32_mem_ready11_SW50 (
    .I0(N1670),
    .I1(N1671),
    .S(basesoc_done_mmx_out3),
    .O(N886)
  );
  LUT6 #(
    .INIT ( 64'hD00DDDDDDFFDDDDD ))
  Mmux_basesoc_picorv32_mem_ready11_SW50_F (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(\picorv32/mem_valid_433 ),
    .I5(basesoc_done_mmx_out2),
    .O(N1670)
  );
  LUT5 #(
    .INIT ( 32'hFFFF28FF ))
  Mmux_basesoc_picorv32_mem_ready11_SW50_G (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\picorv32/mem_instr_434 ),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_rdata_q [26]),
    .I4(\picorv32/mem_rdata_q [27]),
    .O(N1671)
  );
  MUXF7   Mmux_basesoc_picorv32_mem_ready11_SW52 (
    .I0(N1672),
    .I1(N1673),
    .S(basesoc_done_mmx_out3),
    .O(N889)
  );
  LUT6 #(
    .INIT ( 64'hD00DDDDDDFFDDDDD ))
  Mmux_basesoc_picorv32_mem_ready11_SW52_F (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(\picorv32/mem_valid_433 ),
    .I5(basesoc_done_mmx_out2),
    .O(N1672)
  );
  LUT5 #(
    .INIT ( 32'hFFFF28FF ))
  Mmux_basesoc_picorv32_mem_ready11_SW52_G (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\picorv32/mem_instr_434 ),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_rdata_q [26]),
    .I4(\picorv32/mem_rdata_q [27]),
    .O(N1673)
  );
  MUXF7   Mmux_basesoc_picorv32_mem_ready11_SW54 (
    .I0(N1674),
    .I1(N1675),
    .S(basesoc_done_mmx_out3),
    .O(N892)
  );
  LUT6 #(
    .INIT ( 64'hD00DDDDDDFFDDDDD ))
  Mmux_basesoc_picorv32_mem_ready11_SW54_F (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(\picorv32/mem_valid_433 ),
    .I5(basesoc_done_mmx_out2),
    .O(N1674)
  );
  LUT5 #(
    .INIT ( 32'hFFFF28FF ))
  Mmux_basesoc_picorv32_mem_ready11_SW54_G (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\picorv32/mem_instr_434 ),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_rdata_q [26]),
    .I4(\picorv32/mem_rdata_q [27]),
    .O(N1675)
  );
  MUXF7   Mmux_basesoc_picorv32_mem_ready11_SW56 (
    .I0(N1676),
    .I1(N1677),
    .S(basesoc_done_mmx_out3),
    .O(N895)
  );
  LUT6 #(
    .INIT ( 64'hD00DDDDDDFFDDDDD ))
  Mmux_basesoc_picorv32_mem_ready11_SW56_F (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_instr_434 ),
    .I4(\picorv32/mem_valid_433 ),
    .I5(basesoc_done_mmx_out2),
    .O(N1676)
  );
  LUT5 #(
    .INIT ( 32'hFFFF28FF ))
  Mmux_basesoc_picorv32_mem_ready11_SW56_G (
    .I0(\picorv32/mem_valid_433 ),
    .I1(\picorv32/mem_instr_434 ),
    .I2(basesoc_grant_1652),
    .I3(\picorv32/mem_rdata_q [26]),
    .I4(\picorv32/mem_rdata_q [27]),
    .O(N1677)
  );
  LUT5 #(
    .INIT ( 32'hDDDF8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In41  (
    .I0(rhs_array_muxed6),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(multiplexer_state_FSM_FFd2_965),
    .I4(N373),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>2_SW0  (
    .I0(basesoc_done_mmx_out28),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out10),
    .O(N1678)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_8503 ),
    .I3(N1678),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_8504 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_8508 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>2_SW0  (
    .I0(basesoc_done_mmx_out27),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out9),
    .O(N1680)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_8509 ),
    .I3(N1680),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_8510 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_8514 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>2_SW0  (
    .I0(basesoc_done_mmx_out25),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out5),
    .O(N1682)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_8515 ),
    .I3(N1682),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_8516 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_8520 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_SW0  (
    .I0(basesoc_done_mmx_out24),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out26),
    .O(N1684)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_8521 ),
    .I3(N1684),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_8522 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<27>  (
    .I0(\picorv32/reg_op2_27_6063 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8779 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<28>  (
    .I0(\picorv32/reg_op2_28_6064 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8780 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<29>  (
    .I0(\picorv32/reg_op2_29_6065 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8781 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<30>  (
    .I0(\picorv32/reg_op2_30_6066 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8782 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<31>  (
    .I0(\picorv32/reg_op2_31_6067 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6186 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8783 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [31])
  );
  LUT5 #(
    .INIT ( 32'h51555955 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy<2>12_SW0  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(basesoc_port_cmd_ready4_4475),
    .I4(\n0585<3>1 ),
    .O(N1686)
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(N1686),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  basesoc_port_cmd_ready4_SW1_SW0 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I4(litedramwishbone2native_state_FSM_FFd3_2067),
    .O(N1688)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  basesoc_port_cmd_ready4 (
    .I0(\n0417<3>1 ),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(N1688),
    .O(basesoc_port_cmd_ready4_4475)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFFFBFEFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1621  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [9]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [9]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_8465 ),
    .I5(\picorv32/_n1471 ),
    .O(N1690)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4  (
    .I0(\picorv32/cpuregs_rs1 [9]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_8466 ),
    .I5(N1690),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_8467 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [8]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [8]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_8469 ),
    .I5(\picorv32/_n1471 ),
    .O(N1692)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4  (
    .I0(\picorv32/cpuregs_rs1 [8]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_8470 ),
    .I5(N1692),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_8471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [14]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [14]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_8473 ),
    .I5(\picorv32/_n1471 ),
    .O(N1694)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4  (
    .I0(\picorv32/cpuregs_rs1 [14]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_8474 ),
    .I5(N1694),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_8475 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [13]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [13]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_8477 ),
    .I5(\picorv32/_n1471 ),
    .O(N1696)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4  (
    .I0(\picorv32/cpuregs_rs1 [13]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_8478 ),
    .I5(N1696),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_8479 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [12]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [12]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_8481 ),
    .I5(\picorv32/_n1471 ),
    .O(N1698)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4  (
    .I0(\picorv32/cpuregs_rs1 [12]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_8482 ),
    .I5(N1698),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_8483 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [11]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [11]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_8485 ),
    .I5(\picorv32/_n1471 ),
    .O(N1700)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4  (
    .I0(\picorv32/cpuregs_rs1 [11]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_8486 ),
    .I5(N1700),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_8487 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [10]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [10]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_8489 ),
    .I5(\picorv32/_n1471 ),
    .O(N1702)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4  (
    .I0(\picorv32/cpuregs_rs1 [10]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_8490 ),
    .I5(N1702),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [7]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [7]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_8785 ),
    .I5(\picorv32/_n1471 ),
    .O(N1704)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4  (
    .I0(\picorv32/cpuregs_rs1 [7]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_8786 ),
    .I5(N1704),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_8787 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [15]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [15]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_8788 ),
    .I5(\picorv32/_n1471 ),
    .O(N1706)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>4  (
    .I0(\picorv32/cpuregs_rs1 [15]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 ),
    .I5(N1706),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_8790 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [6]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [6]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_8493 ),
    .I5(\picorv32/_n1471 ),
    .O(N1708)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4  (
    .I0(\picorv32/cpuregs_rs1 [6]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_8494 ),
    .I5(N1708),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_8495 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [5]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [5]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_8498 ),
    .I5(\picorv32/_n1471 ),
    .O(N1710)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4  (
    .I0(\picorv32/cpuregs_rs1 [5]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_8499 ),
    .I5(N1710),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_8500 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [31]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [31]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_8536 ),
    .I5(\picorv32/_n1471 ),
    .O(N1712)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4  (
    .I0(\picorv32/cpuregs_rs1 [31]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_8537 ),
    .I5(N1712),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_8538 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [30]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [30]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_8540 ),
    .I5(\picorv32/_n1471 ),
    .O(N1714)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4  (
    .I0(\picorv32/cpuregs_rs1 [30]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_8541 ),
    .I5(N1714),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_8542 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [29]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [29]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_8544 ),
    .I5(\picorv32/_n1471 ),
    .O(N1716)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4  (
    .I0(\picorv32/cpuregs_rs1 [29]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_8545 ),
    .I5(N1716),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_8546 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [28]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [28]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_8548 ),
    .I5(\picorv32/_n1471 ),
    .O(N1718)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4  (
    .I0(\picorv32/cpuregs_rs1 [28]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_8549 ),
    .I5(N1718),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_8550 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [27]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [27]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_8552 ),
    .I5(\picorv32/_n1471 ),
    .O(N1720)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4  (
    .I0(\picorv32/cpuregs_rs1 [27]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_8553 ),
    .I5(N1720),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_8554 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [26]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [26]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_8556 ),
    .I5(\picorv32/_n1471 ),
    .O(N1722)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4  (
    .I0(\picorv32/cpuregs_rs1 [26]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_8557 ),
    .I5(N1722),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_8558 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [25]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [25]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_8560 ),
    .I5(\picorv32/_n1471 ),
    .O(N1724)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4  (
    .I0(\picorv32/cpuregs_rs1 [25]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_8561 ),
    .I5(N1724),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_8562 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [24]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [24]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_8564 ),
    .I5(\picorv32/_n1471 ),
    .O(N1726)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4  (
    .I0(\picorv32/cpuregs_rs1 [24]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_8565 ),
    .I5(N1726),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_8566 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [23]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [23]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_8568 ),
    .I5(\picorv32/_n1471 ),
    .O(N1728)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4  (
    .I0(\picorv32/cpuregs_rs1 [23]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_8569 ),
    .I5(N1728),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_8570 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [22]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [22]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_8572 ),
    .I5(\picorv32/_n1471 ),
    .O(N1730)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4  (
    .I0(\picorv32/cpuregs_rs1 [22]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_8573 ),
    .I5(N1730),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_8574 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [21]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [21]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_8576 ),
    .I5(\picorv32/_n1471 ),
    .O(N1732)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4  (
    .I0(\picorv32/cpuregs_rs1 [21]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_8577 ),
    .I5(N1732),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_8578 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [20]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [20]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_8580 ),
    .I5(\picorv32/_n1471 ),
    .O(N1734)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4  (
    .I0(\picorv32/cpuregs_rs1 [20]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_8581 ),
    .I5(N1734),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_8582 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [19]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [19]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_8584 ),
    .I5(\picorv32/_n1471 ),
    .O(N1736)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4  (
    .I0(\picorv32/cpuregs_rs1 [19]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_8585 ),
    .I5(N1736),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_8586 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [18]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [18]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_8588 ),
    .I5(\picorv32/_n1471 ),
    .O(N1738)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4  (
    .I0(\picorv32/cpuregs_rs1 [18]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_8589 ),
    .I5(N1738),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_8590 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [17]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [17]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_8592 ),
    .I5(\picorv32/_n1471 ),
    .O(N1740)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4  (
    .I0(\picorv32/cpuregs_rs1 [17]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_8593 ),
    .I5(N1740),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_8594 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [16]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [16]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_8596 ),
    .I5(\picorv32/_n1471 ),
    .O(N1742)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>4  (
    .I0(\picorv32/cpuregs_rs1 [16]),
    .I1(\picorv32/instr_setq_6443 ),
    .I2(\picorv32/instr_retirq_6505 ),
    .I3(\picorv32/instr_getq_6444 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 ),
    .I5(N1742),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_8598 )
  );
  LUT6 #(
    .INIT ( 64'hFFF78880FFFF0000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(N5971),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .O(N852)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW8 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(multiplexer_state_FSM_FFd2_965),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .O(N853)
  );
  LUT4 #(
    .INIT ( 16'h8ACF ))
  \picorv32/Mcompar_alu_ltu_cy<15>_lut  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/reg_op1_30 ),
    .I2(\picorv32/reg_op2_30_6066 ),
    .I3(\picorv32/reg_op2_31_6067 ),
    .O(\picorv32/Mcompar_alu_ltu_cy<15>_lut_10068 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<15>_cy  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_ltu_cy<15>_lut_10068 ),
    .O(\picorv32/Mcompar_alu_ltu_cy<14>_l1 )
  );
  LUT4 #(
    .INIT ( 16'h8EAF ))
  \picorv32/Mcompar_alu_ltu_cy<15>_lut1  (
    .I0(\picorv32/reg_op2_31_6067 ),
    .I1(\picorv32/reg_op2_30_6066 ),
    .I2(\picorv32/reg_op1_31 ),
    .I3(\picorv32/reg_op1_30 ),
    .O(\picorv32/Mcompar_alu_ltu_cy<15>_lut1_10070 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<15>_cy1  (
    .CI(\picorv32/Mcompar_alu_ltu_cy<14>_l1 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Mcompar_alu_ltu_cy<15>_lut1_10070 ),
    .O(\picorv32/Mcompar_alu_ltu_cy [15])
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \picorv32/_n13091_lut  (
    .I0(\picorv32/trap_6584 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .O(\picorv32/_n13091_lut_10071 )
  );
  MUXCY   \picorv32/_n13091_cy  (
    .CI(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n13091_lut_10071 ),
    .O(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o_l1)
  );
  LUT5 #(
    .INIT ( 32'hD7FF0000 ))
  \picorv32/_n13091_lut1  (
    .I0(\picorv32/trap_6584 ),
    .I1(basesoc_grant_1652),
    .I2(\picorv32/mem_instr_434 ),
    .I3(basesoc_done),
    .I4(sys_rst_INV_439_o_2308),
    .O(\picorv32/_n13091_lut1_10073 )
  );
  MUXCY   \picorv32/_n13091_cy1  (
    .CI(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o_l1),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/_n13091_lut1_10073 ),
    .O(\picorv32/_n1309 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7136<5>1_FRB  (
    .C(sys_clk),
    .D(N1744),
    .R(sys_rst),
    .Q(\_n7136<5>1_FRB_4335 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7130<5>1_FRB  (
    .C(sys_clk),
    .D(N1745),
    .R(sys_rst),
    .Q(\_n7130<5>1_FRB_4324 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n71271_FRB (
    .C(sys_clk),
    .D(N1746),
    .R(sys_rst),
    .Q(_n71271_FRB_4344)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7133<5>1_FRB  (
    .C(sys_clk),
    .D(N1747),
    .R(sys_rst),
    .Q(\_n7133<5>1_FRB_4342 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7199<5>1_FRB  (
    .C(sys_clk),
    .D(N1748),
    .R(sys_rst),
    .Q(\_n7199<5>1_FRB_4362 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n71241_FRB (
    .C(sys_clk),
    .D(N1749),
    .R(sys_rst),
    .Q(_n71241_FRB_4345)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n7139<5>2_FRB  (
    .C(sys_clk),
    .D(N1750),
    .R(sys_rst),
    .Q(\_n7139<5>2_FRB_4323 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1321_FRB  (
    .C(sys_clk),
    .D(N1751),
    .S(sys_rst),
    .Q(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1321_FRB_4338 )
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In6  (
    .I0(N446),
    .I1(N447),
    .S(multiplexer_state_FSM_FFd2_965),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  MUXF7   \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1  (
    .I0(N448),
    .I1(N449),
    .S(\picorv32/mem_state [0]),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<0> )
  );
  MUXF7   \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o13_SW0  (
    .I0(N1753),
    .I1(N1754),
    .S(N2341),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF082AAAAA ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o13_SW0_F  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I2(\picorv32/instr_bgeu_6335 ),
    .I3(\picorv32/is_sltiu_bltu_sltu_6662 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I5(\picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o11 ),
    .O(N1753)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  ddrphy_phase_sel_rstpot (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_phase_sys_766),
    .I2(ddrphy_phase_half_304),
    .O(ddrphy_phase_sel_rstpot_9245)
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \picorv32/pcpi_mul/mul_waiting_rstpot  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7096 ),
    .I1(\picorv32/pcpi_mul/pcpi_wait_q_7306 ),
    .I2(\picorv32/pcpi_mul/pcpi_wait_6732 ),
    .I3(\picorv32/pcpi_mul/mul_counter [6]),
    .O(\picorv32/pcpi_mul/mul_waiting_rstpot_9242 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_valid_rstpot_SW0  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I1(\picorv32/pcpi_timeout_6583 ),
    .O(N1755)
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2A2A2A2A2AE ))
  \picorv32/pcpi_valid_rstpot  (
    .I0(\picorv32/pcpi_valid_6226 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/_n1471 ),
    .I3(\picorv32/instr_ecall_ebreak_6445 ),
    .I4(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I5(N1755),
    .O(\picorv32/pcpi_valid_rstpot_9241 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk1_rstpot (
    .I0(basesoc_sdram_bandwidth_period_733),
    .I1(spiflash_clk1_1132),
    .O(spiflash_clk1_rstpot_9236)
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  spiflash_miso1_rstpot (
    .I0(spiflash_miso1_28),
    .I1(basesoc_sdram_bandwidth_period_733),
    .I2(spiflash_clk1_1132),
    .I3(spiflash_miso_IBUF_16),
    .O(spiflash_miso1_rstpot_9235)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/_n1333_inv_SW1  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/mem_do_wdata ),
    .O(N1757)
  );
  LUT6 #(
    .INIT ( 64'h0100010100000000 ))
  \picorv32/_n1333_inv  (
    .I0(\picorv32/trap_6584 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(N1757),
    .I5(sys_rst_INV_439_o_2308),
    .O(\picorv32/_n1333_inv_5320 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  basesoc_interface_we_rstpot_SW0 (
    .I0(\picorv32/mem_wstrb [2]),
    .I1(\picorv32/mem_wstrb [3]),
    .O(N1759)
  );
  LUT6 #(
    .INIT ( 64'h0202020002020202 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[0]),
    .I1(basesoc_counter[1]),
    .I2(sys_rst),
    .I3(\picorv32/mem_wstrb [0]),
    .I4(\picorv32/mem_wstrb [1]),
    .I5(N1759),
    .O(basesoc_interface_we_rstpot_9244)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_div/pcpi_wait_q_rstpot  (
    .I0(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I1(sys_rst_INV_439_o_2308),
    .O(\picorv32/pcpi_div/pcpi_wait_q_rstpot_9248 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \picorv32/pcpi_div/pcpi_wait_rstpot  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/pcpi_div/instr_div_7858 ),
    .I2(\picorv32/pcpi_div/instr_divu_7857 ),
    .I3(\picorv32/pcpi_div/instr_rem_7856 ),
    .I4(\picorv32/pcpi_div/instr_remu_7855 ),
    .O(\picorv32/pcpi_div/pcpi_wait_rstpot_9249 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_9271)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_ack_598),
    .I1(sys_rst),
    .I2(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_bus_ack_rstpot_9243)
  );
  LUT6 #(
    .INIT ( 64'hF1E0FFEEF0F0FFFF ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o51_SW1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(N6031),
    .I3(N5951),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(N1761)
  );
  LUT6 #(
    .INIT ( 64'h0000000008000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o51 (
    .I0(basesoc_sdram_bankmachine0_row_opened_1635),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I2(basesoc_sdram_cmd_valid1_FRB_4485),
    .I3(_n4085),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(N1761),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o5)
  );
  LUT6 #(
    .INIT ( 64'hF2D0FFDDF0F0FFFF ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o1_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(N5941),
    .I3(N5951),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(N1763)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1301),
    .I1(basesoc_sdram_bankmachine2_row_opened_1639),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I3(_n4155),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(N1763),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o1_8314)
  );
  LUT6 #(
    .INIT ( 64'hF4B0FFBBF0F0FFFF ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o3_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(N6001),
    .I3(N5951),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(N1765)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o3 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1258),
    .I1(basesoc_sdram_bankmachine1_row_opened_1637),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I3(_n4169),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(N1765),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o3_8316)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAA3FFF2AAA ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o2_SW0 (
    .I0(N654),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4507 ),
    .I4(N5971),
    .I5(N5951),
    .O(N1767)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o2 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1343),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1344),
    .I2(N1767),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(basesoc_sdram_bankmachine3_row_opened_1641),
    .I5(_n4222),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o2_8315)
  );
  LUT4 #(
    .INIT ( 16'hBBB8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4216_SW0  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_11_1569),
    .I1(_n7148),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422_8141 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213_8149 ),
    .O(N1771)
  );
  LUT6 #(
    .INIT ( 64'h8C8C8C808C8C8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4216  (
    .I0(basesoc_sdram_storage_full[3]),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n7100),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421_8140 ),
    .I5(N1771),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hBBB8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3216_SW0  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_10_1570),
    .I1(_n7148),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322_8152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213_8160 ),
    .O(N1773)
  );
  LUT6 #(
    .INIT ( 64'h8C8C8C808C8C8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3216  (
    .I0(basesoc_sdram_storage_full[2]),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n7100),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321_8151 ),
    .I5(N1773),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFCC08 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_SW0  (
    .I0(\picorv32/is_sll_srl_sra_6438 ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/n0568 ),
    .I3(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o3_8390 ),
    .I4(N4241),
    .O(N1775)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00F000EE00 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_6731 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6697 ),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/_n1471 ),
    .I5(N1775),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_8391 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7812_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[23]),
    .I1(_n7172),
    .I2(N364),
    .O(N1777)
  );
  LUT6 #(
    .INIT ( 64'hAACF0000AAC00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7812  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT78 ),
    .I2(_n71601_4326),
    .I3(_n7157),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701 ),
    .I5(N1777),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4214_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[11]),
    .I1(basesoc_sdram_phaseinjector1_status[3]),
    .I2(_n7178),
    .I3(_n7175),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4212_8148 ),
    .O(N1779)
  );
  LUT6 #(
    .INIT ( 64'hFF008C00FF008000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4214  (
    .I0(basesoc_sdram_phaseinjector1_status[19]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I2(_n7172),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423_8142 ),
    .I5(N1779),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213_8149 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3214_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[10]),
    .I1(basesoc_sdram_phaseinjector1_status[2]),
    .I2(_n7178),
    .I3(_n7175),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3212_8159 ),
    .O(N1781)
  );
  LUT6 #(
    .INIT ( 64'hFF008C00FF008000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3214  (
    .I0(basesoc_sdram_phaseinjector1_status[18]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I2(_n7172),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323_8153 ),
    .I5(N1781),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213_8160 )
  );
  LUT6 #(
    .INIT ( 64'hEF23FFFFEC200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7014  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(N4761),
    .I4(_n71601_4326),
    .I5(N1783),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7013 )
  );
  LUT4 #(
    .INIT ( 16'hB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[4]),
    .I1(_n7178),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT521 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_8127 ),
    .O(N1785)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210  (
    .I0(basesoc_sdram_phaseinjector1_status[20]),
    .I1(basesoc_sdram_phaseinjector1_status[12]),
    .I2(_n7175),
    .I3(_n7172),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I5(N1785),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529_8128 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFCCAAAAFFC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT427_8144 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT426 ),
    .I4(_n7121),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4211_8147 ),
    .O(N1787)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708),
    .I2(_n7151),
    .I3(_n7118),
    .I4(N1787),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4212_8148 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFCCAAAAFFC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT327_8155 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT326 ),
    .I4(_n7121),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3211_8158 ),
    .O(N1789)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709),
    .I2(_n7151),
    .I3(_n7118),
    .I4(N1789),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3212_8159 )
  );
  LUT5 #(
    .INIT ( 32'hB8B888B8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT789_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[31]),
    .I1(\_n7130<5>1_FRB_4324 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT783 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787_8176 ),
    .O(N1791)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT789  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I2(_n71271_FRB_4344),
    .I3(_n71241_FRB_4345),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I5(N1791),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788_8177 )
  );
  LUT4 #(
    .INIT ( 16'hB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[5]),
    .I1(_n7178),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT611 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_8135 ),
    .O(N1793)
  );
  LUT6 #(
    .INIT ( 64'hAFCFAFFFAFCFAF0F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110  (
    .I0(basesoc_sdram_phaseinjector1_status[21]),
    .I1(basesoc_sdram_phaseinjector1_status[13]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I3(_n7172),
    .I4(_n7175),
    .I5(N1793),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT619_8136 )
  );
  LUT6 #(
    .INIT ( 64'h0044BBFF0047B8FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[14]),
    .I1(\_n7136<5>1_FRB_4335 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703_8117 ),
    .I3(N493),
    .I4(N494),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_8120 ),
    .O(N1795)
  );
  LUT6 #(
    .INIT ( 64'hAACCAAFFAACCAAF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702_8116 ),
    .I3(_n7118),
    .I4(_n7121),
    .I5(N1795),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010_8121 )
  );
  LUT5 #(
    .INIT ( 32'hB8B888B8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[28]),
    .I1(\_n7130<5>1_FRB_4324 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT523 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT527 ),
    .O(N1797)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I2(_n71271_FRB_4344),
    .I3(_n71241_FRB_4345),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I5(N1797),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_8127 )
  );
  LUT5 #(
    .INIT ( 32'hB8B888B8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT619_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[29]),
    .I1(\_n7130<5>1_FRB_4324 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT613 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT617 ),
    .O(N1799)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT619  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I2(_n71271_FRB_4344),
    .I3(_n71241_FRB_4345),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I5(N1799),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_8135 )
  );
  LUT5 #(
    .INIT ( 32'hAFAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4212_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I1(basesoc_sdram_bandwidth_nreads_status[11]),
    .I2(\_n7196<5>1_FRB_4340 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT431 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4210_8146 ),
    .O(N1801)
  );
  LUT6 #(
    .INIT ( 64'hCCAF0000CCA00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4212  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I2(\_n7193<5>1_FRB_4339 ),
    .I3(_n71121_FRB_4341),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I5(N1801),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4211_8147 )
  );
  LUT5 #(
    .INIT ( 32'hAFAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3212_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I1(basesoc_sdram_bandwidth_nreads_status[10]),
    .I2(\_n7196<5>1_FRB_4340 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT431 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3210_8157 ),
    .O(N1803)
  );
  LUT6 #(
    .INIT ( 64'hCCAF0000CCA00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3212  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I2(\_n7193<5>1_FRB_4339 ),
    .I3(_n71121_FRB_4341),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I5(N1803),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3211_8158 )
  );
  LUT6 #(
    .INIT ( 64'hAAFFAACFAAFFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I2(\_n7199<5>1_FRB_4362 ),
    .I3(\_n7193<5>1_FRB_4339 ),
    .I4(\_n7196<5>1_FRB_4340 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT614_8133 ),
    .O(N1805)
  );
  LUT5 #(
    .INIT ( 32'h8CAF8C00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I2(\_n7196<5>1_FRB_4340 ),
    .I3(_n71121_FRB_4341),
    .I4(N1805),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT617 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5796 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4947 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5797 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4945 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5798 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4943 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5799 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4941 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5800 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4939 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5801 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4937 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5802 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4935 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1986 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3783 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5803 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4933 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1985 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3785 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>  (
    .I0(sys_rst_INV_439_o_2308),
    .I1(\picorv32/_n1587[30] ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4977 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5804 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4931 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1984 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3787 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5805 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4929 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1983 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3789 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5806 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4927 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1982 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3791 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5807 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4925 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1981 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3793 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5808 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4923 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1980 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3795 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5809 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4921 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_8_1831),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1979 ),
    .I4(basesoc_timer0_load_storage_full_8_1799),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3797 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5810 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4919 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_9_1830),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1978 ),
    .I4(basesoc_timer0_load_storage_full_9_1798),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3799 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5811 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4917 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_10_1829),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1977 ),
    .I4(basesoc_timer0_load_storage_full_10_1797),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3801 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5812 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4915 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW5_F (
    .I0(_n4222),
    .I1(basesoc_sdram_bankmachine3_row_opened_1641),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(multiplexer_state_FSM_FFd2_965),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .O(N1664)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_11_1828),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1976 ),
    .I4(basesoc_timer0_load_storage_full_11_1796),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3803 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5813 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4913 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_12_1827),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1975 ),
    .I4(basesoc_timer0_load_storage_full_12_1795),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3805 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5814 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4911 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_13_1826),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1974 ),
    .I4(basesoc_timer0_load_storage_full_13_1794),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3807 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5815 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4909 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_14_1825),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1973 ),
    .I4(basesoc_timer0_load_storage_full_14_1793),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3809 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5816 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4907 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_15_1824),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1972 ),
    .I4(basesoc_timer0_load_storage_full_15_1792),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3811 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5817 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4905 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_16_1823),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1971 ),
    .I4(basesoc_timer0_load_storage_full_16_1791),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3813 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5818 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4903 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_17_1822),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1970 ),
    .I4(basesoc_timer0_load_storage_full_17_1790),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3815 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5819 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4901 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_18_1821),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1969 ),
    .I4(basesoc_timer0_load_storage_full_18_1789),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3817 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5820 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4899 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_19_1820),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1968 ),
    .I4(basesoc_timer0_load_storage_full_19_1788),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3819 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5821 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4897 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_20_1819),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1967 ),
    .I4(basesoc_timer0_load_storage_full_20_1787),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3821 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5822 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4895 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_21_1818),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1966 ),
    .I4(basesoc_timer0_load_storage_full_21_1786),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3823 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5823 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4893 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_22_1817),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1965 ),
    .I4(basesoc_timer0_load_storage_full_22_1785),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3825 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5824 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4891 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_23_1816),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1964 ),
    .I4(basesoc_timer0_load_storage_full_23_1784),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3827 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5825 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4889 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_24_1815),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1963 ),
    .I4(basesoc_timer0_load_storage_full_24_1783),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3829 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_25_1814),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1962 ),
    .I4(basesoc_timer0_load_storage_full_25_1782),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3831 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_26_1813),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1961 ),
    .I4(basesoc_timer0_load_storage_full_26_1781),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3833 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_27_1812),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1960 ),
    .I4(basesoc_timer0_load_storage_full_27_1780),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3835 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_28_1811),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1959 ),
    .I4(basesoc_timer0_load_storage_full_28_1779),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3837 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_29_1810),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1958 ),
    .I4(basesoc_timer0_load_storage_full_29_1778),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3839 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_30_1809),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1957 ),
    .I4(basesoc_timer0_load_storage_full_30_1777),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3841 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5826 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6441 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>_4888 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>  (
    .I0(basesoc_timer0_en_storage_full_1580),
    .I1(basesoc_timer0_reload_storage_full_31_1808),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1956 ),
    .I4(basesoc_timer0_load_storage_full_31_1776),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>_3842 )
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9680),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9679),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9674),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9673),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9688),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9687),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9671),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9670),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9654),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9653),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open71 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9686),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9685),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9669),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9668),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9652),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9651),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open61 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9684),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9683),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open61 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9667),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9666),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open71 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9650),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9649),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open51 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9682),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9681),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open51 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9665),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9664),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open51 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9648),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9647),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open41 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9676),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9675),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9659),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9658),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open41 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9642),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9641),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9646),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9645),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9644),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9643),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine0_row_open31 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9638),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9640),
    .I2(bankmachine0_state_FSM_FFd3_950),
    .I3(bankmachine0_state_FSM_FFd2_949),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9639),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open31 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9657),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9656),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9663),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9662),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine1_row_open1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9655),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9661),
    .I2(bankmachine1_state_FSM_FFd3_953),
    .I3(bankmachine1_state_FSM_FFd2_952),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9660),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hFDDDF8880DDD0888 ))
  basesoc_sdram_bankmachine2_row_open1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9672),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9678),
    .I2(bankmachine2_state_FSM_FFd3_956),
    .I3(bankmachine2_state_FSM_FFd2_955),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9677),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out)
  );
  LUT5 #(
    .INIT ( 32'h20A82020 ))
  \picorv32/_n1544<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9693 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9696 ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9694 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9695 ),
    .O(\picorv32/_n1544 [0])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .I2(basesoc_bus_wishbone_ack_1016),
    .O(basesoc_bus_wishbone_ack_rstpot_9237)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW4 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .O(N855)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW5 (
    .I0(multiplexer_state_FSM_FFd2_965),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .O(N856)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFBFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW4 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I4(multiplexer_state_FSM_FFd2_965),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .O(N859)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFBFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I4(multiplexer_state_FSM_FFd2_965),
    .I5(multiplexer_state_FSM_FFd1),
    .O(N860)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFBFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW4 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(basesoc_sdram_bankmachine2_cmd_valid),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_960),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_961),
    .I5(multiplexer_state_FSM_FFd2_965),
    .O(N863)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFBFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW5 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(basesoc_sdram_bankmachine2_cmd_valid),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_962),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_963),
    .I5(multiplexer_state_FSM_FFd2_965),
    .O(N864)
  );
  LUT5 #(
    .INIT ( 32'hFFF0EEE0 ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1_SW1  (
    .I0(\picorv32/mem_do_wdata ),
    .I1(\picorv32/mem_do_rdata ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_state [0]),
    .I4(\picorv32/mem_do_rinst ),
    .O(N6741)
  );
  LUT6 #(
    .INIT ( 64'h8800000000000010 ))
  _n5612_inv1_SW4 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N769)
  );
  LUT6 #(
    .INIT ( 64'h8001800180018000 ))
  _n5612_inv1_SW2 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(N766)
  );
  LUT6 #(
    .INIT ( 64'h8800000000000010 ))
  _n5628_inv1_SW4 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N779)
  );
  LUT6 #(
    .INIT ( 64'h8001800180018000 ))
  _n5628_inv1_SW2 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(N776)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA8AAAAA ))
  basesoc_sdram_cmd_valid1 (
    .I0(\refresher_state_FSM_FFd1-In ),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[0]),
    .I4(basesoc_sdram_generator_counter[1]),
    .I5(\refresher_state_FSM_FFd2-In ),
    .O(N1055)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/pcpi_div/outsign_rstpot  (
    .I0(\picorv32/pcpi_div/outsign_7924 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6698 ),
    .I2(sys_rst_INV_439_o_2308),
    .I3(\picorv32/pcpi_div/pcpi_wait_q_8020 ),
    .I4(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o ),
    .O(\picorv32/pcpi_div/outsign_rstpot_9250 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7520 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>11  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9693 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9694 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9695 ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9696 ),
    .I4(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AAA2AAA2AAAAA ))
  \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o1  (
    .I0(\picorv32/decoder_trigger ),
    .I1(\picorv32/decoder_pseudo_trigger_BRB0_9718 ),
    .I2(\picorv32/decoder_pseudo_trigger_BRB1_9719 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB2_9720 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB3_9721 ),
    .I5(\picorv32/decoder_pseudo_trigger_BRB4_9722 ),
    .O(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8088A2AA ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o13_SW0_G  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9693 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9694 ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9695 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9696 ),
    .I5(\picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o11 ),
    .O(N1754)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>11_SW0_SW0  (
    .I0(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I1(cache_state_FSM_FFd3_3615),
    .I2(cache_state_FSM_FFd2_3616),
    .O(N1807)
  );
  LUT6 #(
    .INIT ( 64'hFBFFF0FF4044F0FF ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>11_SW0  (
    .I0(N4741),
    .I1(N1807),
    .I2(\picorv32/mem_rdata_q [4]),
    .I3(\picorv32/mem_rdata_q [1]),
    .I4(\picorv32/mem_valid_433 ),
    .I5(N898),
    .O(N710)
  );
  LUT6 #(
    .INIT ( 64'hFBFFF0FF4044F0FF ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>11_SW1  (
    .I0(N4741),
    .I1(N1807),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_rdata_q [1]),
    .I4(\picorv32/mem_valid_433 ),
    .I5(N901),
    .O(N712)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAA2FFFFFFFF ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_SW1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1300),
    .I1(basesoc_sdram_bankmachine2_row_opened_1639),
    .I2(bankmachine2_state_FSM_FFd2_955),
    .I3(bankmachine2_state_FSM_FFd3_956),
    .I4(bankmachine2_state_FSM_FFd1_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .O(N6651)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAA2FFFFFFFF ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_SW1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1214),
    .I1(basesoc_sdram_bankmachine0_row_opened_1635),
    .I2(bankmachine0_state_FSM_FFd2_949),
    .I3(bankmachine0_state_FSM_FFd3_950),
    .I4(bankmachine0_state_FSM_FFd1_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .O(N6681)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAA2FFFFFFFF ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_SW1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1257),
    .I1(basesoc_sdram_bankmachine1_row_opened_1637),
    .I2(bankmachine1_state_FSM_FFd2_952),
    .I3(bankmachine1_state_FSM_FFd3_953),
    .I4(bankmachine1_state_FSM_FFd1_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .O(N6711)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7014_SW0_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[6]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I2(_n7178),
    .I3(_n7151),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010_8121 ),
    .O(N1817)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7014_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[22]),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(_n7172),
    .I3(_n7175),
    .I4(N1817),
    .O(N1783)
  );
  LUT6 #(
    .INIT ( 64'hFFFF55FCFFFF55FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6114_SW1  (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I1(_n7148),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT3121_4352 ),
    .I3(_n7142),
    .I4(_n7115),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111_8138 ),
    .O(N1819)
  );
  LUT6 #(
    .INIT ( 64'h4000400040004404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6114  (
    .I0(_n7100),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n7103),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I4(_n7109),
    .I5(N1819),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h0000FCAA ))
  \picorv32/mem_instr_rstpot1  (
    .I0(\picorv32/mem_instr_434 ),
    .I1(\picorv32/mem_do_prefetch ),
    .I2(\picorv32/mem_do_rinst ),
    .I3(\picorv32/Reset_OR_DriverANDClockEnable ),
    .I4(\picorv32/_n1337_inv ),
    .O(\picorv32/mem_instr_rstpot1_9252 )
  );
  LUT5 #(
    .INIT ( 32'h0001FFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_9269)
  );
  LUT6 #(
    .INIT ( 64'h666666666666666A ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_9270)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_1_10112)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_10113)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_2_10114)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_10115)
  );
  LUT6 #(
    .INIT ( 64'hCCCCC3C23C3CCCCC ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_2_10116)
  );
  LUT6 #(
    .INIT ( 64'hCCCCC9C86C6CCCCC ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot_9310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_1_10117)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_1_10118)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_10119)
  );
  LUT6 #(
    .INIT ( 64'hEFEA00EA45400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_SW0_SW0  (
    .I0(_n71121_FRB_4341),
    .I1(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I2(\_n7193<5>1_FRB_4339 ),
    .I3(\_n7196<5>1_FRB_4340 ),
    .I4(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .O(N499)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1_1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(\basesoc_csrbankarray_csrbank3_sel<13>1_10120 )
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4D4C4C4C ))
  \multiplexer_state_FSM_FFd1-In_1  (
    .I0(multiplexer_state_FSM_FFd1_BRB0_9853),
    .I1(multiplexer_state_FSM_FFd1_BRB1_9854),
    .I2(multiplexer_state_FSM_FFd1_BRB2_9855),
    .I3(multiplexer_state_FSM_FFd1_BRB3_9856),
    .I4(multiplexer_state_FSM_FFd1_BRB4_9857),
    .I5(multiplexer_state_FSM_FFd1_BRB5_9858),
    .O(\multiplexer_state_FSM_FFd1-In_10121 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_1  (
    .I0(\picorv32/instr_srli_6447 ),
    .I1(\picorv32/instr_srl_6326 ),
    .I2(\picorv32/instr_srai_6446 ),
    .I3(\picorv32/instr_sra_6325 ),
    .O(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_10122 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_done<19>4_1  (
    .I0(basesoc_count[18]),
    .I1(basesoc_count[19]),
    .I2(\basesoc_done<19>1_8198 ),
    .I3(basesoc_done_17[19]),
    .I4(\basesoc_done<19>2_8199 ),
    .O(\basesoc_done<19>4_10123 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out195_1  (
    .I0(\picorv32/instr_andi_6331 ),
    .I1(\picorv32/instr_and_6323 ),
    .I2(\picorv32/instr_lbu_reduce_or_156_o ),
    .I3(\picorv32/out194_8603 ),
    .I4(\picorv32/out193_8602 ),
    .I5(\picorv32/instr_lui_reduce_or_153_o ),
    .O(\picorv32/out195_10124 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_2_10125)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_3_10126)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_3_10127)
  );
  FDE   \picorv32/instr_timer_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o ),
    .Q(\picorv32/instr_timer_1_10128 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_2_10129)
  );
  FDE   \picorv32/instr_slli_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o ),
    .Q(\picorv32/instr_slli_1_10130 )
  );
  FDRE   \picorv32/instr_sll_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_sll_1_10131 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_2_10132)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_2_10133)
  );
  FDE   \picorv32/instr_setq_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o ),
    .Q(\picorv32/instr_setq_1_10134 )
  );
  FDE   \picorv32/instr_getq_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o ),
    .Q(\picorv32/instr_getq_1_10135 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_1_10136)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3766 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_1_10137)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_1_10138)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_3772 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_1_10139)
  );
  LUT6 #(
    .INIT ( 64'h00FE00FF00FF00FF ))
  sys_rst_INV_439_o_1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(sys_rst),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(N1001),
    .O(sys_rst_INV_439_o1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF4000BF0000 ))
  \picorv32/mem_do_rinst_mem_done_AND_682_o1_1  (
    .I0(cache_state_FSM_FFd2_3616),
    .I1(cache_state_FSM_FFd3_3615),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I3(N4741),
    .I4(N879),
    .I5(N880),
    .O(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10141 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9244),
    .Q(basesoc_interface_we_1_10142)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_1_10143)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3775 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_1_10144)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_1_10145)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_3769 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_1_10146)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_12_1_10147)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1_10148)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done_1 (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1_10149)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done_2 (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_2_10150)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2_2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_2_10151)
  );
  INV   \Madd_n3906_lut<0>_INV_0  (
    .I(basesoc_sdram_bandwidth_period_733),
    .O(Madd_n3906_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \picorv32/Mcount_count_cycle_lut<0>_INV_0  (
    .I(\picorv32/count_cycle [0]),
    .O(\picorv32/Mcount_count_cycle_lut [0])
  );
  INV   \picorv32/Mcount_count_instr_lut<0>_INV_0  (
    .I(\picorv32/count_instr [0]),
    .O(\picorv32/Mcount_count_instr_lut [0])
  );
  INV   xilinxasyncresetsynchronizerimpl01_INV_0 (
    .I(user_btn5_IBUF_2),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  INV   \switches<0>1_INV_0  (
    .I(user_sw0_IBUF_3),
    .O(switches[0])
  );
  INV   \switches<1>1_INV_0  (
    .I(user_sw1_IBUF_4),
    .O(switches[1])
  );
  INV   \switches<2>1_INV_0  (
    .I(user_sw2_IBUF_5),
    .O(switches[2])
  );
  INV   \switches<3>1_INV_0  (
    .I(user_sw3_IBUF_6),
    .O(switches[3])
  );
  INV   \switches<4>1_INV_0  (
    .I(user_sw4_IBUF_7),
    .O(switches[4])
  );
  INV   \switches<5>1_INV_0  (
    .I(user_sw5_IBUF_8),
    .O(switches[5])
  );
  INV   \switches<6>1_INV_0  (
    .I(user_sw6_IBUF_9),
    .O(switches[6])
  );
  INV   \switches<7>1_INV_0  (
    .I(user_sw7_IBUF_10),
    .O(switches[7])
  );
  INV   ddrphy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(ddrphy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_440_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_440_o)
  );
  INV   basesoc_uart_rx_trigger1_INV_0 (
    .I(basesoc_uart_rx_fifo_readable_1626),
    .O(basesoc_uart_rx_trigger)
  );
  INV   ddrphy_dqs_t_d11_INV_0 (
    .I(ddrphy_r_dfi_wrdata_en[1]),
    .O(ddrphy_dqs_t_d1)
  );
  INV   user_btn1_inv1_INV_0 (
    .I(user_btn1_IBUF_12),
    .O(user_btn1_inv)
  );
  INV   user_btn0_inv1_INV_0 (
    .I(user_btn0_IBUF_11),
    .O(user_btn0_inv)
  );
  INV   user_btn4_inv1_INV_0 (
    .I(user_btn4_IBUF_15),
    .O(user_btn4_inv)
  );
  INV   user_btn2_inv1_INV_0 (
    .I(user_btn2_IBUF_13),
    .O(user_btn2_inv)
  );
  INV   user_btn3_inv1_INV_0 (
    .I(user_btn3_IBUF_14),
    .O(user_btn3_inv)
  );
  INV   \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv1_INV_0  (
    .I(basesoc_sdram_cmd_payload_a[10]),
    .O(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv )
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_1695),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_ddrphy_phase_half_xor<0>11_INV_0  (
    .I(ddrphy_phase_half_304),
    .O(Result)
  );
  INV   \Mcount_basesoc_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \picorv32/Mcount_pcpi_timeout_counter_xor<0>11_INV_0  (
    .I(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/Result<0>2 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_level0[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<1>_INV_0  (
    .I(basesoc_sdram_timer_count[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  INV   \Mcount_basesoc_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_level0[0]),
    .O(\Result<0>8 )
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4_SW0  (
    .I0(N1821),
    .I1(N1822),
    .S(basesoc_picorv32_mem_ready),
    .O(N9211)
  );
  LUT6 #(
    .INIT ( 64'h80000000AAAAAAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4_SW0_F  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_4530 ),
    .I1(sys_rst_INV_439_o_2308),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_state [0]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/mem_do_prefetch ),
    .O(N1821)
  );
  LUT6 #(
    .INIT ( 64'h88800080AAAAAAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4_SW0_G  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_4530 ),
    .I1(sys_rst_INV_439_o_2308),
    .I2(N6731),
    .I3(\picorv32/mem_valid_433 ),
    .I4(N6741),
    .I5(\picorv32/mem_do_prefetch ),
    .O(N1822)
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl3_3324, write_ctrl2_3323, write_ctrl1_3322, write_ctrl_3321}),
    .DOA({N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18, N17, N16, N15, N14, 
N13, N12, N11, N10}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl7_3328, write_ctrl6_3327, write_ctrl5_3326, write_ctrl4_3325}),
    .DOA({N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84, N83, N82, N81, N80, N79
, N78, N77, N76, N75, N74}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl11_3332, write_ctrl10_3331, write_ctrl9_3330, write_ctrl8_3329}),
    .DOA({N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, N154, N153, N152, N151, N150, N149, N148, N147, 
N146, N145, N144, N143, N142, N141, N140, N139, N138}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl15_3336, write_ctrl14_3335, write_ctrl13_3334, write_ctrl12_3333}),
    .DOA({N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, N218, N217, N216, N215, N214, N213, N212, N211, 
N210, N209, N208, N207, N206, N205, N204, N203, N202}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl19_3340, write_ctrl18_3339, write_ctrl17_3338, write_ctrl16_3337}),
    .DOA({N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, N282, N281, N280, N279, N278, N277, N276, N275, 
N274, N273, N272, N271, N270, N269, N268, N267, N266}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl23_3344, write_ctrl22_3343, write_ctrl21_3342, write_ctrl20_3341}),
    .DOA({N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, N346, N345, N344, N343, N342, N341, N340, N339, 
N338, N337, N336, N335, N334, N333, N332, N331, N330}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl27_3348, write_ctrl26_3347, write_ctrl25_3346, write_ctrl24_3345}),
    .DOA({N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, N410, N409, N408, N407, N406, N405, N404, N403, 
N402, N401, N400, N399, N398, N397, N396, N395, N394}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl31_3352, write_ctrl30_3351, write_ctrl29_3350, write_ctrl28_3349}),
    .DOA({N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, N474, N473, N472, N471, N470, N469, N468, N467, 
N466, N465, N464, N463, N462, N461, N460, N459, N458}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED , \picorv32/mem_addr [30], \picorv32/mem_addr [29]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED , _n4075[15], _n4075[14], _n4075[13], _n4075[12], _n4075[11], _n4075[10], _n4075[9], _n4075[8], _n4075[7], 
_n4075[6], _n4075[5], _n4075[4], _n4075[3], _n4075[2], _n4075[1], _n4075[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], 
\NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED , _n4075[17], _n4075[16]}),
    .DIPB({\NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED , \picorv32/mem_addr [28], \picorv32/mem_addr [27], \picorv32/mem_addr [26], \picorv32/mem_addr [25], 
\picorv32/mem_addr [24], \picorv32/mem_addr [23], \picorv32/mem_addr [22], \picorv32/mem_addr [21], \picorv32/mem_addr [20], \picorv32/mem_addr [19], 
\picorv32/mem_addr [18], \picorv32/mem_addr [17], \picorv32/mem_addr [16], \picorv32/mem_addr [15], \picorv32/mem_addr [14], \picorv32/mem_addr [13]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 4 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  Mram_tag_mem2 (
    .RSTBRST(NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED),
    .ENBRDEN(NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED),
    .REGCEBREGCE(NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOADO({\NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED , _n4075[21], _n4075[20], 
_n4075[19], _n4075[18]}),
    .DOPADOP({\NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED , \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9]
, \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], 
\NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED }),
    .DIADI({\NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED , 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1, Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
\picorv32/mem_addr [31]}),
    .ADDRBRDADDR({\NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED }),
    .DIPADIP({\NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl35_3625, write_ctrl34_3624, write_ctrl33_3623, write_ctrl32_3622}),
    .DOA({N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, N538, N537, N536, 
N535, N534, N533, N532, N531, N530, N529, N528, N527}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl43_3633, write_ctrl42_3632, write_ctrl41_3631, write_ctrl40_3630}),
    .DOA({N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, N602, N601, N600, 
N599, N598, N597, N596, N595, N594, N593, N592, N591}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl39_3629, write_ctrl38_3628, write_ctrl37_3627, write_ctrl36_3626}),
    .DOA({N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, N666, N665, N664, 
N663, N662, N661, N660, N659, N658, N657, N656, N655}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl47_3637, write_ctrl46_3636, write_ctrl45_3635, write_ctrl44_3634}),
    .DOA({N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, N730, N729, N728, 
N727, N726, N725, N724, N723, N722, N721, N720, N719}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \picorv32/Mram_cpuregs  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\picorv32/resetn_latched_rd[5]_AND_765_o , \picorv32/resetn_latched_rd[5]_AND_765_o }),
    .DOADO({\picorv32/decoded_rs1[5]_read_port_354_OUT<15> , \picorv32/decoded_rs1[5]_read_port_354_OUT<14> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<13> , \picorv32/decoded_rs1[5]_read_port_354_OUT<12> , \picorv32/decoded_rs1[5]_read_port_354_OUT<11> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<10> , \picorv32/decoded_rs1[5]_read_port_354_OUT<9> , \picorv32/decoded_rs1[5]_read_port_354_OUT<8> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<7> , \picorv32/decoded_rs1[5]_read_port_354_OUT<6> , \picorv32/decoded_rs1[5]_read_port_354_OUT<5> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<4> , \picorv32/decoded_rs1[5]_read_port_354_OUT<3> , \picorv32/decoded_rs1[5]_read_port_354_OUT<2> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<1> , \picorv32/decoded_rs1[5]_read_port_354_OUT<0> }),
    .DOPADOP({\NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\picorv32/resetn_latched_rd[5]_AND_765_o , \picorv32/resetn_latched_rd[5]_AND_765_o }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \picorv32/latched_rd [5], \picorv32/latched_rd [4], 
\picorv32/latched_rd [3], \picorv32/latched_rd [2], \picorv32/latched_rd [1], \picorv32/latched_rd [0], 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\picorv32/cpuregs_wrdata [31], \picorv32/cpuregs_wrdata [30], \picorv32/cpuregs_wrdata [29], \picorv32/cpuregs_wrdata [28], 
\picorv32/cpuregs_wrdata [27], \picorv32/cpuregs_wrdata [26], \picorv32/cpuregs_wrdata [25], \picorv32/cpuregs_wrdata [24], 
\picorv32/cpuregs_wrdata [23], \picorv32/cpuregs_wrdata [22], \picorv32/cpuregs_wrdata [21], \picorv32/cpuregs_wrdata [20], 
\picorv32/cpuregs_wrdata [19], \picorv32/cpuregs_wrdata [18], \picorv32/cpuregs_wrdata [17], \picorv32/cpuregs_wrdata [16]}),
    .DIADI({\picorv32/cpuregs_wrdata [15], \picorv32/cpuregs_wrdata [14], \picorv32/cpuregs_wrdata [13], \picorv32/cpuregs_wrdata [12], 
\picorv32/cpuregs_wrdata [11], \picorv32/cpuregs_wrdata [10], \picorv32/cpuregs_wrdata [9], \picorv32/cpuregs_wrdata [8], \picorv32/cpuregs_wrdata [7]
, \picorv32/cpuregs_wrdata [6], \picorv32/cpuregs_wrdata [5], \picorv32/cpuregs_wrdata [4], \picorv32/cpuregs_wrdata [3], \picorv32/cpuregs_wrdata [2]
, \picorv32/cpuregs_wrdata [1], \picorv32/cpuregs_wrdata [0]}),
    .ADDRBRDADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_0_0 , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\picorv32/decoded_rs1[5]_read_port_354_OUT<31> , \picorv32/decoded_rs1[5]_read_port_354_OUT<30> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<29> , \picorv32/decoded_rs1[5]_read_port_354_OUT<28> , \picorv32/decoded_rs1[5]_read_port_354_OUT<27> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<26> , \picorv32/decoded_rs1[5]_read_port_354_OUT<25> , \picorv32/decoded_rs1[5]_read_port_354_OUT<24> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<23> , \picorv32/decoded_rs1[5]_read_port_354_OUT<22> , \picorv32/decoded_rs1[5]_read_port_354_OUT<21> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<20> , \picorv32/decoded_rs1[5]_read_port_354_OUT<19> , \picorv32/decoded_rs1[5]_read_port_354_OUT<18> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<17> , \picorv32/decoded_rs1[5]_read_port_354_OUT<16> }),
    .DIPADIP({\NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED })
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \picorv32/Mshreg_latched_is_lu_BRB3  (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(\picorv32/instr_lbu_reduce_or_156_o ),
    .Q(\picorv32/Mshreg_latched_is_lu_BRB3_10154 ),
    .Q15(\NLW_picorv32/Mshreg_latched_is_lu_BRB3_Q15_UNCONNECTED )
  );
  FDE   \picorv32/latched_is_lu_BRB3  (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(\picorv32/Mshreg_latched_is_lu_BRB3_10154 ),
    .Q(\picorv32/latched_is_lu_BRB3_9832 )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_r_dfi_wrdata_en_1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sdram_half_clk),
    .D(ddrphy_wrdata_en_d_818),
    .Q(Mshreg_ddrphy_r_dfi_wrdata_en_1_10155),
    .Q15(NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_r_dfi_wrdata_en_1 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_r_dfi_wrdata_en_1_10155),
    .Q(ddrphy_r_dfi_wrdata_en[1])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid5 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0),
    .Q(Mshreg_new_master_rdata_valid5_10156),
    .Q15(NLW_Mshreg_new_master_rdata_valid5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid51 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid5_10156),
    .Q(new_master_rdata_valid51_10157)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB3 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_interface_we_945),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB3_10158),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB3_10158),
    .Q(ddrphy_rddata_sr_1_BRB3_9977)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB0 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB0_10159),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB01 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB0_10159),
    .Q(ddrphy_rddata_sr_1_BRB01_10160)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB1_10161),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB1_10161),
    .Q(ddrphy_rddata_sr_1_BRB1_9975)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB7 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n71061),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB7_10162),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB7_10162),
    .Q(ddrphy_rddata_sr_2_BRB7_9981)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB5 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB5_10163),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB5_10163),
    .Q(ddrphy_rddata_sr_2_BRB5_9979)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB6 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(\basesoc_interface_adr[4] ),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB6_10164),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB6_10164),
    .Q(ddrphy_rddata_sr_2_BRB6_9980)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB10 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB10_10165),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB10_10165),
    .Q(ddrphy_rddata_sr_2_BRB10_9984)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB8 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(\basesoc_interface_adr[5] ),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB8_10166),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB8_10166),
    .Q(ddrphy_rddata_sr_2_BRB8_9982)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB9 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n7145),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB9_10167),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB9_10167),
    .Q(ddrphy_rddata_sr_2_BRB9_9983)
  );
  FDRE   sys_rst_shift1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sys_rst_shift1_10168)
  );
  FDRE   sys_rst_shift2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift1_10168),
    .R(sys_rst),
    .Q(sys_rst_shift2_10169)
  );
  FDRE   sys_rst_shift3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift2_10169),
    .R(sys_rst),
    .Q(sys_rst_shift3_10170)
  );
  FDRE   sys_rst_shift4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift3_10170),
    .R(sys_rst),
    .Q(sys_rst_shift4_10171)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_rddata_sr_1_BRB011 (
    .I0(ddrphy_rddata_sr_1_BRB01_10160),
    .I1(sys_rst_shift3_10170),
    .O(ddrphy_rddata_sr_1_BRB011_10172)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(ddrphy_rddata_sr_1_BRB011_10172),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB0_9974)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid511 (
    .I0(new_master_rdata_valid51_10157),
    .I1(sys_rst_shift4_10171),
    .O(new_master_rdata_valid511_10173)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid511_10173),
    .R(sys_rst),
    .Q(new_master_rdata_valid5_861)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

