Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 10 01:05:55 2024
| Host         : LAPTOP-0MJ33QGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LidarTopMain_timing_summary_routed.rpt -pb LidarTopMain_timing_summary_routed.pb -rpx LidarTopMain_timing_summary_routed.rpx -warn_on_violation
| Design       : LidarTopMain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.613        0.000                      0                  216        0.246        0.000                      0                  216        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.613        0.000                      0                  216        0.246        0.000                      0                  216        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.946ns (20.651%)  route 3.635ns (79.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.443     9.731    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504    14.845    sensor2/signal_counter/CLK
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.726    14.344    sensor2/signal_counter/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.946ns (20.651%)  route 3.635ns (79.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.443     9.731    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504    14.845    sensor2/signal_counter/CLK
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.726    14.344    sensor2/signal_counter/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.946ns (20.651%)  route 3.635ns (79.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.443     9.731    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504    14.845    sensor2/signal_counter/CLK
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.726    14.344    sensor2/signal_counter/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.946ns (20.651%)  route 3.635ns (79.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.443     9.731    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504    14.845    sensor2/signal_counter/CLK
    SLICE_X60Y22         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.726    14.344    sensor2/signal_counter/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.946ns (21.307%)  route 3.494ns (78.693%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.302     9.590    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.842    sensor2/signal_counter/CLK
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[12]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.726    14.341    sensor2/signal_counter/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.946ns (21.307%)  route 3.494ns (78.693%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.302     9.590    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.842    sensor2/signal_counter/CLK
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[13]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.726    14.341    sensor2/signal_counter/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.946ns (21.307%)  route 3.494ns (78.693%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.302     9.590    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.842    sensor2/signal_counter/CLK
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[14]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.726    14.341    sensor2/signal_counter/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.946ns (21.307%)  route 3.494ns (78.693%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.302     9.590    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.842    sensor2/signal_counter/CLK
    SLICE_X60Y24         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[15]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.726    14.341    sensor2/signal_counter/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.946ns (21.294%)  route 3.497ns (78.706%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.304     9.593    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y21         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.506    14.847    sensor2/signal_counter/CLK
    SLICE_X60Y21         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.726    14.346    sensor2/signal_counter/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 regCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor2/signal_counter/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.946ns (21.294%)  route 3.497ns (78.706%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629     5.150    clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  regCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  regCount_reg[19]/Q
                         net (fo=2, routed)           0.982     6.588    sensor/sensor_trigger/regCount_reg[19]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.288     7.001    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.403     7.528    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.652 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.518     8.170    sensor/sensor_trigger/regCount_reg_11_sn_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.288 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          1.304     9.593    sensor2/signal_counter/counter_reg_reg[0]_0
    SLICE_X60Y21         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.506    14.847    sensor2/signal_counter/CLK
    SLICE_X60Y21         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.726    14.346    sensor2/signal_counter/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.336%)  route 0.178ns (45.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    sensor/sensor_trigger/CLK
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sensor/sensor_trigger/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.178     1.789    sensor/sensor_trigger/count_reg_reg[1]
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.048     1.837 r  sensor/sensor_trigger/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.837    sensor/sensor_trigger/_count_reg_T_1[4]
    SLICE_X56Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.957    sensor/sensor_trigger/CLK
    SLICE_X56Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[4]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.131     1.591    sensor/sensor_trigger/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    sensor/sensor_trigger/CLK
    SLICE_X57Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sensor/sensor_trigger/count_reg_reg[6]/Q
                         net (fo=5, routed)           0.170     1.757    sensor/sensor_trigger/count_reg_reg[6]
    SLICE_X57Y33         LUT5 (Prop_lut5_I3_O)        0.043     1.800 r  sensor/sensor_trigger/count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.800    sensor/sensor_trigger/_count_reg_T_1[9]
    SLICE_X57Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.957    sensor/sensor_trigger/CLK
    SLICE_X57Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[9]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.107     1.553    sensor/sensor_trigger/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.358%)  route 0.136ns (35.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    sensor/sensor_trigger/CLK
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  sensor/sensor_trigger/count_reg_reg[2]/Q
                         net (fo=6, routed)           0.136     1.731    sensor/sensor_trigger/count_reg_reg[2]
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.098     1.829 r  sensor/sensor_trigger/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    sensor/sensor_trigger/_count_reg_T_1[5]
    SLICE_X56Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.957    sensor/sensor_trigger/CLK
    SLICE_X56Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[5]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.121     1.581    sensor/sensor_trigger/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.983%)  route 0.178ns (46.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    sensor/sensor_trigger/CLK
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sensor/sensor_trigger/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.178     1.789    sensor/sensor_trigger/count_reg_reg[1]
    SLICE_X56Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.834 r  sensor/sensor_trigger/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    sensor/sensor_trigger/_count_reg_T_1[3]
    SLICE_X56Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.957    sensor/sensor_trigger/CLK
    SLICE_X56Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[3]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.120     1.580    sensor/sensor_trigger/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/digiSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digiSelect_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.364%)  route 0.200ns (58.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display/digiSelect_reg[1]/Q
                         net (fo=6, routed)           0.200     1.809    display/Q[1]
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.854     1.981    display/CLK
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.070     1.552    display/digiSelect_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    sensor/sensor_trigger/CLK
    SLICE_X57Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sensor/sensor_trigger/count_reg_reg[6]/Q
                         net (fo=5, routed)           0.170     1.757    sensor/sensor_trigger/count_reg_reg[6]
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  sensor/sensor_trigger/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    sensor/sensor_trigger/_count_reg_T_1[8]
    SLICE_X57Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.957    sensor/sensor_trigger/CLK
    SLICE_X57Y33         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[8]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.092     1.538    sensor/sensor_trigger/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/clockReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X64Y27         FDRE                                         r  display/clockReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/clockReg_reg[10]/Q
                         net (fo=2, routed)           0.126     1.758    display/clockReg_reg[10]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  display/clockReg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    display/clockReg_reg[8]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  display/clockReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     1.980    display/CLK
    SLICE_X64Y27         FDRE                                         r  display/clockReg_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    display/clockReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/clockReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.583     1.466    display/CLK
    SLICE_X64Y26         FDRE                                         r  display/clockReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/clockReg_reg[6]/Q
                         net (fo=2, routed)           0.127     1.757    display/clockReg_reg[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  display/clockReg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    display/clockReg_reg[4]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  display/clockReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.851     1.978    display/CLK
    SLICE_X64Y26         FDRE                                         r  display/clockReg_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    display/clockReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/clockReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    display/CLK
    SLICE_X64Y25         FDRE                                         r  display/clockReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/clockReg_reg[2]/Q
                         net (fo=2, routed)           0.127     1.756    display/clockReg_reg[2]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  display/clockReg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.866    display/clockReg_reg[0]_i_2_n_5
    SLICE_X64Y25         FDRE                                         r  display/clockReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    display/CLK
    SLICE_X64Y25         FDRE                                         r  display/clockReg_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    display/clockReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 display/digiSelect_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digiSelect_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X62Y27         FDSE                                         r  display/digiSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  display/digiSelect_reg[0]/Q
                         net (fo=6, routed)           0.197     1.807    display/Q[0]
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     1.980    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.066     1.534    display/digiSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y29   regCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   regCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   regCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   regCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   regCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   regCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   regCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   regCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   regCount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   regCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   regCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   regCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   regCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   regCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   regCount_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.154ns  (logic 7.116ns (46.962%)  route 8.037ns (53.038%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.140    sensor2/signal_counter/CLK
    SLICE_X60Y23         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  sensor2/signal_counter/counter_reg_reg[11]/Q
                         net (fo=7, routed)           1.264     6.923    sensor2/signal_counter/out[11]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.047 r  sensor2/signal_counter/_io_distance_cm_T_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     7.047    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.579 r  sensor2/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.588    sensor2/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 r  sensor2/dist_calculator/_io_distance_cm_T_carry__3/O[3]
                         net (fo=2, routed)           1.035     8.935    sensor2/dist_calculator/_io_distance_cm_T_carry__3_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.306     9.241 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     9.241    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.791    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.125 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__4/O[1]
                         net (fo=11, routed)          1.293    11.418    sensor2/dist_calculator/io_sensor_measurement2_OBUF[6]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.303    11.721 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.792    12.513    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.637 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.444    13.081    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.205 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.903    14.108    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.154    14.262 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.297    16.560    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    20.294 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.294    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.827ns  (logic 6.797ns (45.843%)  route 8.030ns (54.157%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.140    sensor2/signal_counter/CLK
    SLICE_X60Y23         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  sensor2/signal_counter/counter_reg_reg[11]/Q
                         net (fo=7, routed)           1.264     6.923    sensor2/signal_counter/out[11]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.047 r  sensor2/signal_counter/_io_distance_cm_T_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     7.047    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.579 r  sensor2/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.588    sensor2/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 r  sensor2/dist_calculator/_io_distance_cm_T_carry__3/O[3]
                         net (fo=2, routed)           1.035     8.935    sensor2/dist_calculator/_io_distance_cm_T_carry__3_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.306     9.241 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     9.241    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.821 f  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3/O[2]
                         net (fo=11, routed)          1.295    11.117    sensor2/dist_calculator/io_sensor_measurement2_OBUF[3]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.302    11.419 f  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.815    12.234    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.358 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.670    13.028    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.152 f  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.833    13.985    sensor/dist_calculator/io_seg[1]_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.137 r  sensor/dist_calculator/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.108    16.245    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    19.967 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.967    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.604ns  (logic 6.794ns (46.520%)  route 7.810ns (53.480%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.140    sensor2/signal_counter/CLK
    SLICE_X60Y23         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  sensor2/signal_counter/counter_reg_reg[11]/Q
                         net (fo=7, routed)           1.264     6.923    sensor2/signal_counter/out[11]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.047 r  sensor2/signal_counter/_io_distance_cm_T_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     7.047    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.579 r  sensor2/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.588    sensor2/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 r  sensor2/dist_calculator/_io_distance_cm_T_carry__3/O[3]
                         net (fo=2, routed)           1.035     8.935    sensor2/dist_calculator/_io_distance_cm_T_carry__3_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.306     9.241 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     9.241    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.821 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3/O[2]
                         net (fo=11, routed)          1.295    11.117    sensor2/dist_calculator/io_sensor_measurement2_OBUF[3]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.302    11.419 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.815    12.234    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.358 f  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.670    13.028    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.152 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835    13.987    sensor/dist_calculator/io_seg[1]_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.152    14.139 r  sensor/dist_calculator/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.886    16.026    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    19.744 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.744    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.539ns  (logic 6.856ns (47.158%)  route 7.683ns (52.842%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.140    sensor2/signal_counter/CLK
    SLICE_X60Y23         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  sensor2/signal_counter/counter_reg_reg[11]/Q
                         net (fo=7, routed)           1.264     6.923    sensor2/signal_counter/out[11]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.047 r  sensor2/signal_counter/_io_distance_cm_T_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     7.047    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.579 r  sensor2/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.588    sensor2/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 r  sensor2/dist_calculator/_io_distance_cm_T_carry__3/O[3]
                         net (fo=2, routed)           1.035     8.935    sensor2/dist_calculator/_io_distance_cm_T_carry__3_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.306     9.241 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     9.241    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.791    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.125 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__4/O[1]
                         net (fo=11, routed)          1.293    11.418    sensor2/dist_calculator/io_sensor_measurement2_OBUF[6]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.303    11.721 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.792    12.513    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.637 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.444    13.081    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.205 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.903    14.108    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.124    14.232 r  sensor/dist_calculator/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.943    16.175    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.679 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.679    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.518ns  (logic 6.881ns (47.399%)  route 7.636ns (52.601%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.140    sensor2/signal_counter/CLK
    SLICE_X60Y23         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  sensor2/signal_counter/counter_reg_reg[11]/Q
                         net (fo=7, routed)           1.264     6.923    sensor2/signal_counter/out[11]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.047 r  sensor2/signal_counter/_io_distance_cm_T_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     7.047    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.579 r  sensor2/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.588    sensor2/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 r  sensor2/dist_calculator/_io_distance_cm_T_carry__3/O[3]
                         net (fo=2, routed)           1.035     8.935    sensor2/dist_calculator/_io_distance_cm_T_carry__3_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.306     9.241 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     9.241    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.791    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.125 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__4/O[1]
                         net (fo=11, routed)          1.293    11.418    sensor2/dist_calculator/io_sensor_measurement2_OBUF[6]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.303    11.721 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.792    12.513    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.637 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.444    13.081    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.205 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.905    14.110    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124    14.234 r  sensor/dist_calculator/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.894    16.129    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.658 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.658    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.431ns  (logic 6.583ns (45.614%)  route 7.849ns (54.386%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.140    sensor2/signal_counter/CLK
    SLICE_X60Y23         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  sensor2/signal_counter/counter_reg_reg[11]/Q
                         net (fo=7, routed)           1.264     6.923    sensor2/signal_counter/out[11]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.047 r  sensor2/signal_counter/_io_distance_cm_T_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     7.047    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.579 r  sensor2/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.588    sensor2/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 r  sensor2/dist_calculator/_io_distance_cm_T_carry__3/O[3]
                         net (fo=2, routed)           1.035     8.935    sensor2/dist_calculator/_io_distance_cm_T_carry__3_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.306     9.241 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     9.241    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.821 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3/O[2]
                         net (fo=11, routed)          1.295    11.117    sensor2/dist_calculator/io_sensor_measurement2_OBUF[3]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.302    11.419 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.815    12.234    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.358 f  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.670    13.028    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.152 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835    13.987    sensor/dist_calculator/io_seg[1]_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    14.111 r  sensor/dist_calculator/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.925    16.036    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.571 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.571    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.400ns  (logic 6.582ns (45.710%)  route 7.818ns (54.290%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.619     5.140    sensor2/signal_counter/CLK
    SLICE_X60Y23         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  sensor2/signal_counter/counter_reg_reg[11]/Q
                         net (fo=7, routed)           1.264     6.923    sensor2/signal_counter/out[11]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.047 r  sensor2/signal_counter/_io_distance_cm_T_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     7.047    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.579 r  sensor2/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.588    sensor2/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 r  sensor2/dist_calculator/_io_distance_cm_T_carry__3/O[3]
                         net (fo=2, routed)           1.035     8.935    sensor2/dist_calculator/_io_distance_cm_T_carry__3_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.306     9.241 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     9.241    sensor2/dist_calculator/_io_distance_cm_T__112_carry__3_i_3__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.821 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__3/O[2]
                         net (fo=11, routed)          1.295    11.117    sensor2/dist_calculator/io_sensor_measurement2_OBUF[3]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.302    11.419 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.815    12.234    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.358 f  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.670    13.028    sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.152 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.833    13.985    sensor/dist_calculator/io_seg[1]_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124    14.109 r  sensor/dist_calculator/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.896    16.005    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.540 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.540    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor2/signal_counter/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.441ns  (logic 6.342ns (50.977%)  route 6.099ns (49.023%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.623     5.144    sensor2/signal_counter/CLK
    SLICE_X60Y21         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  sensor2/signal_counter/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.845     6.507    sensor2/signal_counter/out[3]
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  sensor2/signal_counter/_io_distance_cm_T_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.631    sensor2/dist_calculator/_io_distance_cm_T__112_carry_0[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.163 r  sensor2/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    sensor2/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.476 r  sensor2/dist_calculator/_io_distance_cm_T_carry__1/O[3]
                         net (fo=2, routed)           0.975     8.451    sensor2/dist_calculator/_io_distance_cm_T_carry__1_n_4
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.306     8.757 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     8.757    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_i_3__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.307 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.307    sensor2/dist_calculator/_io_distance_cm_T__112_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.620 r  sensor2/dist_calculator/_io_distance_cm_T__112_carry__2/O[3]
                         net (fo=2, routed)           4.279    13.899    io_sensor_measurement2_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.686    17.585 r  io_sensor_measurement2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.585    io_sensor_measurement2[0]
    V13                                                               r  io_sensor_measurement2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.208ns  (logic 6.329ns (51.840%)  route 5.879ns (48.160%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.551     5.072    sensor/signal_counter/CLK
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sensor/signal_counter/counter_reg_reg[4]/Q
                         net (fo=7, routed)           1.141     6.669    sensor/signal_counter/out[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.793 r  sensor/signal_counter/_io_distance_cm_T__52_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.793    sensor/dist_calculator/_io_distance_cm_T__112_carry__0_i_3_0[1]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.326 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    sensor/dist_calculator/_io_distance_cm_T__52_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    sensor/dist_calculator/_io_distance_cm_T__52_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.560    sensor/dist_calculator/_io_distance_cm_T__52_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.779 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__3/O[0]
                         net (fo=1, routed)           0.690     8.470    sensor/dist_calculator/_io_distance_cm_T__52_carry__3_n_7
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.295     8.765 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.765    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_3_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.315 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.554 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__4/O[2]
                         net (fo=1, routed)           4.048    13.602    io_sensor_measurement_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.679    17.280 r  io_sensor_measurement_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.280    io_sensor_measurement[7]
    V14                                                               r  io_sensor_measurement[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.078ns  (logic 6.322ns (52.346%)  route 5.756ns (47.654%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.551     5.072    sensor/signal_counter/CLK
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sensor/signal_counter/counter_reg_reg[4]/Q
                         net (fo=7, routed)           1.141     6.669    sensor/signal_counter/out[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.793 r  sensor/signal_counter/_io_distance_cm_T__52_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.793    sensor/dist_calculator/_io_distance_cm_T__112_carry__0_i_3_0[1]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.326 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    sensor/dist_calculator/_io_distance_cm_T__52_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    sensor/dist_calculator/_io_distance_cm_T__52_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.560    sensor/dist_calculator/_io_distance_cm_T__52_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.779 r  sensor/dist_calculator/_io_distance_cm_T__52_carry__3/O[0]
                         net (fo=1, routed)           0.690     8.470    sensor/dist_calculator/_io_distance_cm_T__52_carry__3_n_7
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.295     8.765 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.765    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_3_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.315 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.537 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__4/O[0]
                         net (fo=9, routed)           3.924    13.461    io_sensor_measurement_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    17.150 r  io_sensor_measurement_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.150    io_sensor_measurement[5]
    U15                                                               r  io_sensor_measurement[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digiSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.386ns (68.670%)  route 0.632ns (31.330%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[1]/Q
                         net (fo=6, routed)           0.302     1.911    display/Q[1]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.956 r  display/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.287    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.487 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.487    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.475ns (71.474%)  route 0.589ns (28.526%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[2]/Q
                         net (fo=6, routed)           0.305     1.914    display/Q[2]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.043     1.957 r  display/io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.284     2.241    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     3.532 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.532    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.390ns (66.577%)  route 0.698ns (33.423%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X62Y27         FDSE                                         r  display/digiSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDSE (Prop_fdse_C_Q)         0.141     1.609 f  display/digiSelect_reg[0]/Q
                         net (fo=6, routed)           0.365     1.974    display/Q[0]
    SLICE_X64Y31         LUT1 (Prop_lut1_I0_O)        0.045     2.019 r  display/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.352    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.556 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.556    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.458ns (68.416%)  route 0.673ns (31.584%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[3]/Q
                         net (fo=6, routed)           0.300     1.909    display/Q[3]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.044     1.953 r  display/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.326    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.600 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.600    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.467ns (65.365%)  route 0.777ns (34.636%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[2]/Q
                         net (fo=6, routed)           0.182     1.791    display/Q[2]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  display/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.162     1.999    sensor/dist_calculator/io_seg[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.045     2.044 r  sensor/dist_calculator/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.476    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.712 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.712    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.467ns (64.741%)  route 0.799ns (35.259%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[2]/Q
                         net (fo=6, routed)           0.182     1.791    display/Q[2]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  display/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.163     2.000    sensor/dist_calculator/io_seg[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.045 r  sensor/dist_calculator/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.454     2.498    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.735 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.735    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.437ns (62.890%)  route 0.848ns (37.110%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display/digiSelect_reg[1]/Q
                         net (fo=6, routed)           0.143     1.752    sensor2/dist_calculator/Q[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.797 f  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.240     2.037    sensor/dist_calculator/io_seg[1]_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.082 r  sensor/dist_calculator/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.547    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.752 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.752    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.461ns (63.624%)  route 0.835ns (36.376%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[1]/Q
                         net (fo=6, routed)           0.143     1.752    sensor2/dist_calculator/Q[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  sensor2/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.239     2.036    sensor/dist_calculator/io_seg[1]_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.081 r  sensor/dist_calculator/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.453     2.534    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.764 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.764    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.514ns (65.854%)  route 0.785ns (34.146%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[2]/Q
                         net (fo=6, routed)           0.182     1.791    display/Q[2]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  display/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.163     2.000    sensor/dist_calculator/io_seg[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.049     2.049 r  sensor/dist_calculator/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.439     2.488    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.767 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.767    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.517ns (63.092%)  route 0.887ns (36.908%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    display/CLK
    SLICE_X65Y28         FDRE                                         r  display/digiSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/digiSelect_reg[2]/Q
                         net (fo=6, routed)           0.182     1.791    display/Q[2]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  display/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.162     1.999    sensor/dist_calculator/io_seg[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.048     2.047 r  sensor/dist_calculator/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.589    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.872 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.872    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.631ns  (logic 2.998ns (34.739%)  route 5.633ns (65.261%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  sensor2/signal_counter/counter_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.308    sensor2/signal_counter/counter_reg_reg[20]_i_1__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.631 r  sensor2/signal_counter/counter_reg_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.631    sensor2/signal_counter/counter_reg_reg[24]_i_1__0_n_6
    SLICE_X60Y27         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504     4.845    sensor2/signal_counter/CLK
    SLICE_X60Y27         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[25]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 2.894ns (33.943%)  route 5.633ns (66.057%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  sensor2/signal_counter/counter_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.308    sensor2/signal_counter/counter_reg_reg[20]_i_1__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.527 r  sensor2/signal_counter/counter_reg_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.527    sensor2/signal_counter/counter_reg_reg[24]_i_1__0_n_7
    SLICE_X60Y27         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504     4.845    sensor2/signal_counter/CLK
    SLICE_X60Y27         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[24]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 2.881ns (33.842%)  route 5.633ns (66.158%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.514 r  sensor2/signal_counter/counter_reg_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.514    sensor2/signal_counter/counter_reg_reg[20]_i_1__0_n_6
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.503     4.844    sensor2/signal_counter/CLK
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[21]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 2.873ns (33.779%)  route 5.633ns (66.221%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.506 r  sensor2/signal_counter/counter_reg_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.506    sensor2/signal_counter/counter_reg_reg[20]_i_1__0_n_4
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.503     4.844    sensor2/signal_counter/CLK
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[23]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.430ns  (logic 2.797ns (33.182%)  route 5.633ns (66.818%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.430 r  sensor2/signal_counter/counter_reg_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.430    sensor2/signal_counter/counter_reg_reg[20]_i_1__0_n_5
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.503     4.844    sensor2/signal_counter/CLK
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[22]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.410ns  (logic 2.777ns (33.024%)  route 5.633ns (66.977%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.410 r  sensor2/signal_counter/counter_reg_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.410    sensor2/signal_counter/counter_reg_reg[20]_i_1__0_n_7
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.503     4.844    sensor2/signal_counter/CLK
    SLICE_X60Y26         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[20]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 2.764ns (32.920%)  route 5.633ns (67.080%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.397 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.397    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_6
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501     4.842    sensor2/signal_counter/CLK
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[17]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 2.756ns (32.856%)  route 5.633ns (67.144%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.389 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.389    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_4
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501     4.842    sensor2/signal_counter/CLK
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[19]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.313ns  (logic 2.680ns (32.242%)  route 5.633ns (67.758%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.313 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.313    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_5
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501     4.842    sensor2/signal_counter/CLK
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[18]/C

Slack:                    inf
  Source:                 io_physical_echo_test2
                            (input port)
  Destination:            sensor2/signal_counter/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.293ns  (logic 2.660ns (32.079%)  route 5.633ns (67.921%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  io_physical_echo_test2 (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test2
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_physical_echo_test2_IBUF_inst/O
                         net (fo=2, routed)           5.624     7.077    sensor2/signal_counter/DI[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  sensor2/signal_counter/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.201    sensor2/signal_counter/counter_reg[0]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.714 r  sensor2/signal_counter/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.714    sensor2/signal_counter/counter_reg_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.831 r  sensor2/signal_counter/counter_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.831    sensor2/signal_counter/counter_reg_reg[4]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  sensor2/signal_counter/counter_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    sensor2/signal_counter/counter_reg_reg[8]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  sensor2/signal_counter/counter_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     8.074    sensor2/signal_counter/counter_reg_reg[12]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.293 r  sensor2/signal_counter/counter_reg_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.293    sensor2/signal_counter/counter_reg_reg[16]_i_1__0_n_7
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501     4.842    sensor2/signal_counter/CLK
    SLICE_X60Y25         FDRE                                         r  sensor2/signal_counter/counter_reg_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/stateReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.266ns (13.454%)  route 1.708ns (86.546%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.539     1.759    sensor/sensor_trigger/reset_IBUF
    SLICE_X57Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  sensor/sensor_trigger/stateReg_i_1/O
                         net (fo=1, routed)           0.169     1.974    sensor/sensor_trigger/stateReg_i_1_n_0
    SLICE_X57Y31         FDRE                                         r  sensor/sensor_trigger/stateReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.828     1.955    sensor/sensor_trigger/CLK
    SLICE_X57Y31         FDRE                                         r  sensor/sensor_trigger/stateReg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.267ns (13.432%)  route 1.718ns (86.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.539     1.759    sensor/sensor_trigger/reset_IBUF
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.046     1.805 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          0.179     1.985    sensor/signal_counter/counter_reg_reg[25]_0
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.821     1.948    sensor/signal_counter/CLK
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.267ns (13.432%)  route 1.718ns (86.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.539     1.759    sensor/sensor_trigger/reset_IBUF
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.046     1.805 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          0.179     1.985    sensor/signal_counter/counter_reg_reg[25]_0
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.821     1.948    sensor/signal_counter/CLK
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.267ns (13.432%)  route 1.718ns (86.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.539     1.759    sensor/sensor_trigger/reset_IBUF
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.046     1.805 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          0.179     1.985    sensor/signal_counter/counter_reg_reg[25]_0
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.821     1.948    sensor/signal_counter/CLK
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.267ns (13.432%)  route 1.718ns (86.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.539     1.759    sensor/sensor_trigger/reset_IBUF
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.046     1.805 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=52, routed)          0.179     1.985    sensor/signal_counter/counter_reg_reg[25]_0
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.821     1.948    sensor/signal_counter/CLK
    SLICE_X57Y25         FDRE                                         r  sensor/signal_counter/counter_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/digiSelect_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.221ns (11.097%)  route 1.767ns (88.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.767     1.988    display/reset_IBUF
    SLICE_X62Y27         FDSE                                         r  display/digiSelect_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     1.980    display/CLK
    SLICE_X62Y27         FDSE                                         r  display/digiSelect_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/digiSelect_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.221ns (11.097%)  route 1.767ns (88.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.767     1.988    display/reset_IBUF
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     1.980    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/digiSelect_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.144%)  route 1.755ns (86.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.629     1.849    sensor/sensor_trigger/reset_IBUF
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.894 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.126     2.020    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.831     1.958    sensor/sensor_trigger/CLK
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.144%)  route 1.755ns (86.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.629     1.849    sensor/sensor_trigger/reset_IBUF
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.894 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.126     2.020    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.831     1.958    sensor/sensor_trigger/CLK
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.144%)  route 1.755ns (86.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.629     1.849    sensor/sensor_trigger/reset_IBUF
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.894 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.126     2.020    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.831     1.958    sensor/sensor_trigger/CLK
    SLICE_X56Y34         FDRE                                         r  sensor/sensor_trigger/count_reg_reg[2]/C





