<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="Map" num="303" delta="old" >You are using an internal switch -convert_bram8 
</msg>

<msg type="info" file="LIT" num="243" delta="old" >Logical network <arg fmt="%s" index="1">u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/m_axis_dout_tvalid</arg> has no load.
</msg>

<msg type="info" file="LIT" num="395" delta="old" >The above <arg fmt="%s" index="1">info</arg> message is repeated <arg fmt="%d" index="2">41</arg> more times for the following (max. 5 shown):
<arg fmt="%s" index="3">u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/sig0000016c,
u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/sig0000016e,
u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/sig0000019e,
u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/sig000001a0,
u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/sig000001cf</arg>
To see the details of these <arg fmt="%s" index="4">info</arg> messages, please use the -detail switch.
</msg>

<msg type="info" file="MapLib" num="562" delta="old" >No environment variables are currently set.
</msg>

<msg type="info" file="MapLib" num="1261" delta="old" >RAMB8BWER block &apos;<arg fmt="%s" index="1">u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</arg>&apos; has been converted to a RAMB16BWER.
</msg>

<msg type="info" file="MapLib" num="1261" delta="old" >RAMB8BWER block &apos;<arg fmt="%s" index="1">u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</arg>&apos; has been converted to a RAMB16BWER.
</msg>

<msg type="info" file="MapLib" num="1261" delta="old" >RAMB8BWER block &apos;<arg fmt="%s" index="1">u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</arg>&apos; has been converted to a RAMB16BWER.
</msg>

<msg type="info" file="MapLib" num="1261" delta="old" >RAMB8BWER block &apos;<arg fmt="%s" index="1">u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</arg>&apos; has been converted to a RAMB16BWER.
</msg>

<msg type="info" file="MapLib" num="1261" delta="old" >RAMB8BWER block &apos;<arg fmt="%s" index="1">u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</arg>&apos; has been converted to a RAMB16BWER.
</msg>

<msg type="info" file="MapLib" num="1261" delta="old" >RAMB8BWER block &apos;<arg fmt="%s" index="1">u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</arg>&apos; has been converted to a RAMB16BWER.
</msg>

<msg type="info" file="LIT" num="244" delta="old" >All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.
</msg>

<msg type="info" file="Pack" num="1716" delta="old" >Initializing temperature to <arg fmt="%0.3f" index="1">85.000</arg> Celsius. (default - Range: <arg fmt="%0.3f" index="2">0.000</arg> to <arg fmt="%0.3f" index="3">85.000</arg> Celsius)
</msg>

<msg type="info" file="Pack" num="1720" delta="old" >Initializing voltage to <arg fmt="%0.3f" index="1">1.140</arg> Volts. (default - Range: <arg fmt="%0.3f" index="2">1.140</arg> to <arg fmt="%0.3f" index="3">1.260</arg> Volts)
</msg>

<msg type="info" file="Map" num="215" delta="old" >The Interim Design Summary has been generated in the MAP Report (.mrp).
</msg>

<msg type="warning" file="Place" num="1109" delta="old" >A clock IOB / BUFGMUX clock component pair have been found that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock IOB component &lt;<arg fmt="%s" index="1">cam_pclk</arg>&gt; is placed at site &lt;<arg fmt="%s" index="2">D5</arg>&gt;. The corresponding BUFG component &lt;<arg fmt="%s" index="3">cam_pclk_BUFGP/BUFG</arg>&gt; is placed at site &lt;<arg fmt="%s" index="4">BUFGMUX_X2Y9</arg>&gt;. There is only a select set of IOBs that can use the fast path to the Clocker buffer, and they are not being used. You may want to analyze why this problem exists and correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN &lt;<arg fmt="%s" index="5">cam_pclk.PAD</arg>&gt; allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.
</msg>

<msg type="info" file="Pack" num="1650" delta="old" >Map created a placed design.
</msg>

</messages>

