This project has used knowledge of the MIPS architecture and Verilog.
In the the first folder Project_1, there is a single cycle MIPS Microprocessor which can execute basic instructions like lw,sw,add,sub,and,or,addi,subi,andi,ori,beq,bne,j,jal etc
In the upcoming days the multicycle and the piplined versions of this project would also be uploaded
