Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 17:19:43 2024
| Host         : LAPTOP-NSS21NBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: fade_lose_animation/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fade_lose_animation/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: fade_win_animation/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fade_win_animation/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 825 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3053 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.586        0.000                      0                 2269        0.100        0.000                      0                 2269        4.500        0.000                       0                  1477  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.586        0.000                      0                 2269        0.100        0.000                      0                 2269        4.500        0.000                       0                  1477  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.622ns (20.480%)  route 6.298ns (79.520%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X48Y134        FDRE                                         r  nolabel_line88/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.456     5.708 f  nolabel_line88/xpos_reg[2]/Q
                         net (fo=23, routed)          1.257     6.965    nolabel_line88/click_mole[2]3__0[2]
    SLICE_X42Y131        LUT5 (Prop_lut5_I1_O)        0.146     7.111 f  nolabel_line88/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.983     8.095    nolabel_line88/rectangle_border_x[6]_i_9_n_0
    SLICE_X52Y129        LUT5 (Prop_lut5_I0_O)        0.328     8.423 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.416     8.839    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.095    10.058    nolabel_line88/rectangle_border_x_reg[6]_1
    SLICE_X56Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.182 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.615    10.798    nolabel_line88/rectangle_border_x_reg[7]_1
    SLICE_X56Y114        LUT5 (Prop_lut5_I0_O)        0.116    10.914 f  nolabel_line88/rectangle_border_y[7]_i_3/O
                         net (fo=7, routed)           1.000    11.913    nolabel_line88/rectangle_border_y[7]_i_3_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I1_O)        0.328    12.241 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.931    13.172    nolabel_line123/SR[0]
    SLICE_X57Y101        FDRE                                         r  nolabel_line123/rectangle_border_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.614    14.955    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  nolabel_line123/rectangle_border_y_reg[5]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line123/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.622ns (20.480%)  route 6.298ns (79.520%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X48Y134        FDRE                                         r  nolabel_line88/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.456     5.708 f  nolabel_line88/xpos_reg[2]/Q
                         net (fo=23, routed)          1.257     6.965    nolabel_line88/click_mole[2]3__0[2]
    SLICE_X42Y131        LUT5 (Prop_lut5_I1_O)        0.146     7.111 f  nolabel_line88/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.983     8.095    nolabel_line88/rectangle_border_x[6]_i_9_n_0
    SLICE_X52Y129        LUT5 (Prop_lut5_I0_O)        0.328     8.423 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.416     8.839    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.095    10.058    nolabel_line88/rectangle_border_x_reg[6]_1
    SLICE_X56Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.182 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.615    10.798    nolabel_line88/rectangle_border_x_reg[7]_1
    SLICE_X56Y114        LUT5 (Prop_lut5_I0_O)        0.116    10.914 f  nolabel_line88/rectangle_border_y[7]_i_3/O
                         net (fo=7, routed)           1.000    11.913    nolabel_line88/rectangle_border_y[7]_i_3_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I1_O)        0.328    12.241 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.931    13.172    nolabel_line123/SR[0]
    SLICE_X57Y101        FDSE                                         r  nolabel_line123/rectangle_border_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.614    14.955    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y101        FDSE                                         r  nolabel_line123/rectangle_border_y_reg[7]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X57Y101        FDSE (Setup_fdse_C_S)       -0.429    14.758    nolabel_line123/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.622ns (21.286%)  route 5.998ns (78.714%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X48Y134        FDRE                                         r  nolabel_line88/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.456     5.708 f  nolabel_line88/xpos_reg[2]/Q
                         net (fo=23, routed)          1.257     6.965    nolabel_line88/click_mole[2]3__0[2]
    SLICE_X42Y131        LUT5 (Prop_lut5_I1_O)        0.146     7.111 f  nolabel_line88/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.983     8.095    nolabel_line88/rectangle_border_x[6]_i_9_n_0
    SLICE_X52Y129        LUT5 (Prop_lut5_I0_O)        0.328     8.423 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.416     8.839    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.095    10.058    nolabel_line88/rectangle_border_x_reg[6]_1
    SLICE_X56Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.182 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.615    10.798    nolabel_line88/rectangle_border_x_reg[7]_1
    SLICE_X56Y114        LUT5 (Prop_lut5_I0_O)        0.116    10.914 f  nolabel_line88/rectangle_border_y[7]_i_3/O
                         net (fo=7, routed)           1.000    11.913    nolabel_line88/rectangle_border_y[7]_i_3_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I1_O)        0.328    12.241 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.631    12.872    nolabel_line123/SR[0]
    SLICE_X56Y114        FDSE                                         r  nolabel_line123/rectangle_border_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.608    14.949    nolabel_line123/clk_IBUF_BUFG
    SLICE_X56Y114        FDSE                                         r  nolabel_line123/rectangle_border_x_reg[7]/C
                         clock pessimism              0.267    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X56Y114        FDSE (Setup_fdse_C_S)       -0.524    14.657    nolabel_line123/rectangle_border_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 1.444ns (18.691%)  route 6.282ns (81.309%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.734     5.255    nolabel_line88/clk_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=16, routed)          1.515     7.226    nolabel_line88/xpos[10]
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.350 f  nolabel_line88/rectangle_border_x[7]_i_6__0/O
                         net (fo=3, routed)           0.945     8.295    nolabel_line88/rectangle_border_x[7]_i_6__0_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.419 f  nolabel_line88/rectangle_border_x[7]_i_18/O
                         net (fo=2, routed)           0.648     9.067    nolabel_line88/rectangle_border_x[7]_i_18_n_0
    SLICE_X22Y125        LUT5 (Prop_lut5_I0_O)        0.124     9.191 f  nolabel_line88/rectangle_border_a[3]_i_6/O
                         net (fo=1, routed)           0.279     9.470    nolabel_line88/rectangle_border_a[3]_i_6_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I4_O)        0.124     9.594 f  nolabel_line88/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           0.885    10.479    game_over_win_menu/ypos_reg[0]
    SLICE_X14Y113        LUT5 (Prop_lut5_I4_O)        0.124    10.603 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.444    11.047    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I0_O)        0.124    11.171 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.176    11.347    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I0_O)        0.124    11.471 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.772    12.242    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X21Y113        LUT5 (Prop_lut5_I0_O)        0.120    12.362 r  game_over_win_menu/rectangle_border_b[2]_i_1/O
                         net (fo=1, routed)           0.618    12.981    game_over_win_menu/p_1_in_0[2]
    SLICE_X21Y113        FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.608    14.949    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X21Y113        FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.196    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X21Y113        FDRE (Setup_fdre_C_D)       -0.250    14.860    game_over_win_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 1.650ns (21.411%)  route 6.056ns (78.589%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X48Y134        FDRE                                         r  nolabel_line88/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[2]/Q
                         net (fo=23, routed)          1.257     6.965    nolabel_line88/click_mole[2]3__0[2]
    SLICE_X42Y131        LUT5 (Prop_lut5_I1_O)        0.146     7.111 r  nolabel_line88/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.983     8.095    nolabel_line88/rectangle_border_x[6]_i_9_n_0
    SLICE_X52Y129        LUT5 (Prop_lut5_I0_O)        0.328     8.423 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.416     8.839    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.963 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.095    10.058    nolabel_line88/rectangle_border_x_reg[6]_1
    SLICE_X56Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.182 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.615    10.798    nolabel_line88/rectangle_border_x_reg[7]_1
    SLICE_X56Y114        LUT5 (Prop_lut5_I0_O)        0.116    10.914 r  nolabel_line88/rectangle_border_y[7]_i_3/O
                         net (fo=7, routed)           1.000    11.913    nolabel_line88/rectangle_border_y[7]_i_3_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I1_O)        0.356    12.269 r  nolabel_line88/rectangle_border_b[2]_i_1__1/O
                         net (fo=1, routed)           0.689    12.958    nolabel_line123/btn_out_reg_1
    SLICE_X57Y105        FDRE                                         r  nolabel_line123/rectangle_border_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.613    14.954    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y105        FDRE                                         r  nolabel_line123/rectangle_border_b_reg[2]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X57Y105        FDRE (Setup_fdre_C_D)       -0.269    14.917    nolabel_line123/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 1.622ns (21.617%)  route 5.881ns (78.383%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X48Y134        FDRE                                         r  nolabel_line88/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.456     5.708 f  nolabel_line88/xpos_reg[2]/Q
                         net (fo=23, routed)          1.257     6.965    nolabel_line88/click_mole[2]3__0[2]
    SLICE_X42Y131        LUT5 (Prop_lut5_I1_O)        0.146     7.111 f  nolabel_line88/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.983     8.095    nolabel_line88/rectangle_border_x[6]_i_9_n_0
    SLICE_X52Y129        LUT5 (Prop_lut5_I0_O)        0.328     8.423 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.416     8.839    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.095    10.058    nolabel_line88/rectangle_border_x_reg[6]_1
    SLICE_X56Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.182 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.615    10.798    nolabel_line88/rectangle_border_x_reg[7]_1
    SLICE_X56Y114        LUT5 (Prop_lut5_I0_O)        0.116    10.914 f  nolabel_line88/rectangle_border_y[7]_i_3/O
                         net (fo=7, routed)           1.000    11.913    nolabel_line88/rectangle_border_y[7]_i_3_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I1_O)        0.328    12.241 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.514    12.756    nolabel_line123/SR[0]
    SLICE_X57Y111        FDRE                                         r  nolabel_line123/rectangle_border_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.610    14.951    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y111        FDRE                                         r  nolabel_line123/rectangle_border_x_reg[0]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X57Y111        FDRE (Setup_fdre_C_R)       -0.429    14.754    nolabel_line123/rectangle_border_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 1.622ns (21.617%)  route 5.881ns (78.383%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X48Y134        FDRE                                         r  nolabel_line88/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.456     5.708 f  nolabel_line88/xpos_reg[2]/Q
                         net (fo=23, routed)          1.257     6.965    nolabel_line88/click_mole[2]3__0[2]
    SLICE_X42Y131        LUT5 (Prop_lut5_I1_O)        0.146     7.111 f  nolabel_line88/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.983     8.095    nolabel_line88/rectangle_border_x[6]_i_9_n_0
    SLICE_X52Y129        LUT5 (Prop_lut5_I0_O)        0.328     8.423 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.416     8.839    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.095    10.058    nolabel_line88/rectangle_border_x_reg[6]_1
    SLICE_X56Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.182 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.615    10.798    nolabel_line88/rectangle_border_x_reg[7]_1
    SLICE_X56Y114        LUT5 (Prop_lut5_I0_O)        0.116    10.914 f  nolabel_line88/rectangle_border_y[7]_i_3/O
                         net (fo=7, routed)           1.000    11.913    nolabel_line88/rectangle_border_y[7]_i_3_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I1_O)        0.328    12.241 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.514    12.756    nolabel_line123/SR[0]
    SLICE_X57Y111        FDRE                                         r  nolabel_line123/rectangle_border_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.610    14.951    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y111        FDRE                                         r  nolabel_line123/rectangle_border_x_reg[5]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X57Y111        FDRE (Setup_fdre_C_R)       -0.429    14.754    nolabel_line123/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 1.622ns (21.617%)  route 5.881ns (78.383%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X48Y134        FDRE                                         r  nolabel_line88/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.456     5.708 f  nolabel_line88/xpos_reg[2]/Q
                         net (fo=23, routed)          1.257     6.965    nolabel_line88/click_mole[2]3__0[2]
    SLICE_X42Y131        LUT5 (Prop_lut5_I1_O)        0.146     7.111 f  nolabel_line88/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.983     8.095    nolabel_line88/rectangle_border_x[6]_i_9_n_0
    SLICE_X52Y129        LUT5 (Prop_lut5_I0_O)        0.328     8.423 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.416     8.839    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.095    10.058    nolabel_line88/rectangle_border_x_reg[6]_1
    SLICE_X56Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.182 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.615    10.798    nolabel_line88/rectangle_border_x_reg[7]_1
    SLICE_X56Y114        LUT5 (Prop_lut5_I0_O)        0.116    10.914 f  nolabel_line88/rectangle_border_y[7]_i_3/O
                         net (fo=7, routed)           1.000    11.913    nolabel_line88/rectangle_border_y[7]_i_3_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I1_O)        0.328    12.241 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.514    12.756    nolabel_line123/SR[0]
    SLICE_X57Y111        FDRE                                         r  nolabel_line123/rectangle_border_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.610    14.951    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y111        FDRE                                         r  nolabel_line123/rectangle_border_x_reg[6]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X57Y111        FDRE (Setup_fdre_C_R)       -0.429    14.754    nolabel_line123/rectangle_border_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 1.324ns (17.410%)  route 6.281ns (82.590%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.734     5.255    nolabel_line88/clk_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.456     5.711 f  nolabel_line88/xpos_reg[10]/Q
                         net (fo=16, routed)          1.515     7.226    nolabel_line88/xpos[10]
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.350 r  nolabel_line88/rectangle_border_x[7]_i_6__0/O
                         net (fo=3, routed)           0.945     8.295    nolabel_line88/rectangle_border_x[7]_i_6__0_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  nolabel_line88/rectangle_border_x[7]_i_18/O
                         net (fo=2, routed)           0.648     9.067    nolabel_line88/rectangle_border_x[7]_i_18_n_0
    SLICE_X22Y125        LUT5 (Prop_lut5_I0_O)        0.124     9.191 r  nolabel_line88/rectangle_border_a[3]_i_6/O
                         net (fo=1, routed)           0.279     9.470    nolabel_line88/rectangle_border_a[3]_i_6_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  nolabel_line88/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           0.885    10.479    game_over_win_menu/ypos_reg[0]
    SLICE_X14Y113        LUT5 (Prop_lut5_I4_O)        0.124    10.603 f  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.579    11.182    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  game_over_win_menu/rectangle_border_x[7]_i_4/O
                         net (fo=12, routed)          1.051    12.357    game_over_win_menu/rectangle_border_x[7]_i_4_n_0
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.379    12.860    game_over_win_menu/b0
    SLICE_X21Y113        FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.608    14.949    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X21Y113        FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/C
                         clock pessimism              0.196    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X21Y113        FDRE (Setup_fdre_C_CE)      -0.205    14.905    game_over_win_menu/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 1.324ns (17.410%)  route 6.281ns (82.590%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.734     5.255    nolabel_line88/clk_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.456     5.711 f  nolabel_line88/xpos_reg[10]/Q
                         net (fo=16, routed)          1.515     7.226    nolabel_line88/xpos[10]
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.350 r  nolabel_line88/rectangle_border_x[7]_i_6__0/O
                         net (fo=3, routed)           0.945     8.295    nolabel_line88/rectangle_border_x[7]_i_6__0_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  nolabel_line88/rectangle_border_x[7]_i_18/O
                         net (fo=2, routed)           0.648     9.067    nolabel_line88/rectangle_border_x[7]_i_18_n_0
    SLICE_X22Y125        LUT5 (Prop_lut5_I0_O)        0.124     9.191 r  nolabel_line88/rectangle_border_a[3]_i_6/O
                         net (fo=1, routed)           0.279     9.470    nolabel_line88/rectangle_border_a[3]_i_6_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  nolabel_line88/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           0.885    10.479    game_over_win_menu/ypos_reg[0]
    SLICE_X14Y113        LUT5 (Prop_lut5_I4_O)        0.124    10.603 f  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.579    11.182    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  game_over_win_menu/rectangle_border_x[7]_i_4/O
                         net (fo=12, routed)          1.051    12.357    game_over_win_menu/rectangle_border_x[7]_i_4_n_0
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.379    12.860    game_over_win_menu/b0
    SLICE_X21Y113        FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        1.608    14.949    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X21Y113        FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/C
                         clock pessimism              0.196    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X21Y113        FDRE (Setup_fdre_C_CE)      -0.205    14.905    game_over_win_menu/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/flexible_clock_module_25m/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.567     1.450    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.709    nolabel_line123/flexible_clock_module_25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.870    nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.924    nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17_n_7
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.835     1.963    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line123/flexible_clock_module_25m/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_main_settings/flexible_clock_module_25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.596     1.479    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/Q
                         net (fo=3, routed)           0.118     1.738    wipe_main_settings/flexible_clock_module_25m/count_reg[27]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.899    wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.953 r  wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     1.953    wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12_n_7
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.864     1.992    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    wipe_main_settings/flexible_clock_module_25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/flexible_clock_module_25m/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.567     1.450    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.709    nolabel_line123/flexible_clock_module_25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.870    nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17/O[2]
                         net (fo=1, routed)           0.000     1.935    nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17_n_5
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.835     1.963    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line123/flexible_clock_module_25m/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_main_settings/flexible_clock_module_25m/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.596     1.479    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/Q
                         net (fo=3, routed)           0.118     1.738    wipe_main_settings/flexible_clock_module_25m/count_reg[27]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.899    wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.964 r  wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12/O[2]
                         net (fo=1, routed)           0.000     1.964    wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12_n_5
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.864     1.992    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[30]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    wipe_main_settings/flexible_clock_module_25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/flexible_clock_module_25m/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.567     1.450    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.709    nolabel_line123/flexible_clock_module_25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.870    nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17/O[1]
                         net (fo=1, routed)           0.000     1.960    nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17_n_6
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.835     1.963    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[17]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line123/flexible_clock_module_25m/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/flexible_clock_module_25m/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.567     1.450    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.709    nolabel_line123/flexible_clock_module_25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.870    nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17/O[3]
                         net (fo=1, routed)           0.000     1.960    nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17_n_4
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.835     1.963    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[19]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line123/flexible_clock_module_25m/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_main_settings/flexible_clock_module_25m/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.596     1.479    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/Q
                         net (fo=3, routed)           0.118     1.738    wipe_main_settings/flexible_clock_module_25m/count_reg[27]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.899    wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.989 r  wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12/O[1]
                         net (fo=1, routed)           0.000     1.989    wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12_n_6
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.864     1.992    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[29]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    wipe_main_settings/flexible_clock_module_25m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_main_settings/flexible_clock_module_25m/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.596     1.479    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  wipe_main_settings/flexible_clock_module_25m/count_reg[27]/Q
                         net (fo=3, routed)           0.118     1.738    wipe_main_settings/flexible_clock_module_25m/count_reg[27]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.899    wipe_main_settings/flexible_clock_module_25m/count_reg[24]_i_1__12_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.989 r  wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12/O[3]
                         net (fo=1, routed)           0.000     1.989    wipe_main_settings/flexible_clock_module_25m/count_reg[28]_i_1__12_n_4
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.864     1.992    wipe_main_settings/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  wipe_main_settings/flexible_clock_module_25m/count_reg[31]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    wipe_main_settings/flexible_clock_module_25m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line88/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.622%)  route 0.308ns (62.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.643     1.527    nolabel_line88/clk_IBUF_BUFG
    SLICE_X39Y149        FDRE                                         r  nolabel_line88/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  nolabel_line88/FSM_onehot_state_reg[0]/Q
                         net (fo=16, routed)          0.308     1.976    nolabel_line88/reset_periodic_check_cnt_0
    SLICE_X31Y147        LUT6 (Prop_lut6_I2_O)        0.045     2.021 r  nolabel_line88/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.021    nolabel_line88/tx_data[5]_i_1_n_0
    SLICE_X31Y147        FDRE                                         r  nolabel_line88/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.917     2.045    nolabel_line88/clk_IBUF_BUFG
    SLICE_X31Y147        FDRE                                         r  nolabel_line88/tx_data_reg[5]/C
                         clock pessimism             -0.253     1.791    
    SLICE_X31Y147        FDRE (Hold_fdre_C_D)         0.091     1.882    nolabel_line88/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/flexible_clock_module_25m/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.834%)  route 0.119ns (23.166%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.567     1.450    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line123/flexible_clock_module_25m/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.709    nolabel_line123/flexible_clock_module_25m/count_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.870    nolabel_line123/flexible_clock_module_25m/count_reg[12]_i_1__17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17/CO[3]
                         net (fo=1, routed)           0.000     1.909    nolabel_line123/flexible_clock_module_25m/count_reg[16]_i_1__17_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  nolabel_line123/flexible_clock_module_25m/count_reg[20]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.963    nolabel_line123/flexible_clock_module_25m/count_reg[20]_i_1__17_n_7
    SLICE_X55Y51         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1476, routed)        0.835     1.963    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line123/flexible_clock_module_25m/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y39   fade_lose_animation/flexible_clock_module_10/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y41   fade_lose_animation/flexible_clock_module_10/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y41   fade_lose_animation/flexible_clock_module_10/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   fade_lose_animation/flexible_clock_module_10/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   fade_lose_animation/flexible_clock_module_10/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   fade_lose_animation/flexible_clock_module_10/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   fade_lose_animation/flexible_clock_module_10/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y43   fade_lose_animation/flexible_clock_module_10/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y43   fade_lose_animation/flexible_clock_module_10/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  game/unit3/new_number_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  game/unit3/new_number_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  game/unit3/new_number_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  game/unit3/new_number_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  game/unit3/new_number_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  game/unit3/new_number_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  game_over_win_menu/flexible_clock_module_25m/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  game_over_win_menu/flexible_clock_module_25m/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  game_over_win_menu/flexible_clock_module_25m/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  game_over_win_menu/flexible_clock_module_25m/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   fade_lose_animation/flexible_clock_module_10/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   fade_lose_animation/flexible_clock_module_10/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   fade_lose_animation/flexible_clock_module_10/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   fade_lose_animation/flexible_clock_module_10/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   fade_lose_animation/flexible_clock_module_10/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   fade_lose_animation/flexible_clock_module_10/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   fade_lose_animation/flexible_clock_module_10/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   fade_lose_animation/flexible_clock_module_10/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   fade_lose_animation/flexible_clock_module_10/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   fade_lose_animation/flexible_clock_module_10/count_reg[25]/C



