{
#basic format metric for "FPGAs"
#Version 1 : 7/09/20
	"metrics": {
#####################################
######### ##################
#####################################

        #########################################
        ###   project logs metrics #####
        #########################################

        ######   project log metrics ######
        "NX_Log_Remarks": {
            "name": "NX logs remarks count",
            "description":"Number of remarks in NX log dataflow",
            "type": "INT",
            "domain":"NX Logs"
		},
        "NX_Log_Warnings": {
            "name": "NX logs Warnings count",
            "description":"Number of Warnings in NX log dataflow",
			"type": "INT",
            "domain":"NX Logs"
		},
        "NX_Log_Errors": {
            "name": "NX logs Errors count",
            "description":"Number of Errors in NX log dataflow",
			"type": "INT",
            "domain":"NX Logs"
        },

        #######################################
        ###   occupation metrics #####
        #######################################

        ######   Occupation metrics PERCENT ######
		"NX_4LUT_PERCENT": {
            "name": "NX occupation 4-LUT",
            "description":"Utilization of 4-LUT in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        },
        "NX_XLUT_PERCENT": {
            "name": "NX occupation XLUT",
            "description":"Utilization of XLUT in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        },
        "NX_DFF_PERCENT": {
            "name": "NX occupation DFF",
            "description":"Utilization of DFF in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        },       
        "NX_Carry_PERCENT": {
            "name": "NX occupation Carry",
            "description":"Utilization of Carries in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        },  
        "NX_RFB_PERCENT": {
            "name": "NX occupation RFB",
            "description":"Utilization of Register file blocks in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        },  
        "NX_CDC_PERCENT": {
            "name": "NX occupation Cross Domain Clk",
            "description":"Utilization of Cross domain clocks in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        }, 
        "NX_CB_PERCENT": {
            "name": "NX occupation Clk buffer",
            "description":"Utilization of Clock buffers in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        }, 
        "NX_CS_PERCENT": {
            "name": "NX occupation Clk Switch",
            "description":"Utilization of clock switchs in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        }, 
        "NX_DSP_PERCENT": {
            "name": "NX occupation DSP ",
            "description":"Utilization of DSP in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        }, 
        "NX_MB_PERCENT": {
            "name": "NX occupation Memory block ",
            "description":"Utilization of memory blocks in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        }, 
        "NX_WFG_PERCENT": {
            "name": "NX occupation WFG",
            "description":"Utilization of waveform generators in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        }, 
        "NX_PLL_PERCENT": {
            "name": "NX occupation PLL ",
            "description":"Utilization of PLLs in the NX device",
			"type": "PERCENT",
            "domain":"NX Occupation (%)"
        }, 

        ######   Occupation metrics integer ######
		"NX_4LUT": {
            "name": "NX occupation 4-LUT",
            "description":"Utilization of 4-LUT in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        },
        "NX_XLUT": {
            "name": "NX occupation XLUT",
            "description":"Utilization of XLUT in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        },
        "NX_DFF": {
            "name": "NX occupation DFF",
            "description":"Utilization of DFF in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        },       
        "NX_Carry": {
            "name": "NX occupation Carry",
            "description":"Utilization of Carries in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        },  
        "NX_RFB": {
            "name": "NX occupation RFB",
            "description":"Utilization of Register file blocks in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        },  
        "NX_CDC": {
            "name": "NX occupation Cross Domain Clk",
            "description":"Utilization of Cross domain clocks in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        }, 
        "NX_CB": {
            "name": "NX occupation Clk buffer",
            "description":"Utilization of Clock buffers in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        }, 
        "NX_CS": {
            "name": "NX occupation Clk Switch",
            "description":"Utilization of clock switchs in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        }, 
        "NX_DSP": {
            "name": "NX occupation DSP ",
            "description":"Utilization of DSP in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        }, 
        "NX_MB": {
            "name": "NX occupation Memory block ",
            "description":"Utilization of memory blocks in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        }, 
        "NX_WFG": {
            "name": "NX occupation WFG",
            "description":"Utilization of waveform generators in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        }, 
        "NX_PLL": {
            "name": "NX occupation PLL ",
            "description":"Utilization of PLLs in the NX device",
			"type": "INT",
            "domain":"NX Occupation"
        },         

        #######################################
        ######   Timing metrics ######
        #######################################

        ## clock domain1 ##
		"NX_CLK1_Max_Delay": {
            "name": "NX Timing CLK1 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain1"
        },
        "NX_CLK1_Max_Freq": {
            "name": "NX Timing CLK1 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain1"
        },
        "NX_CLK1_Min_tco": {
            "name": "NX Timing CLK1 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain1"
        },
        "NX_CLK1_Max_tco": {
            "name": "NX Timing CLK1 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain1"
        },  
        "NX_CLK1_Min_tci": {
            "name": "NX Timing CLK1 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain1"
        },   
        "NX_CLK1_Max_tci": {
            "name": "NX Timing CLK1 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain1"
        },

        ## clock domain2 ##
		"NX_CLK2_Max_Delay": {
            "name": "NX Timing CLK2 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain2"
        },
        "NX_CLK2_Max_Freq": {
            "name": "NX Timing CLK2 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain2"
        },
        "NX_CLK2_Min_tco": {
            "name": "NX Timing CLK2 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain2"
        },
        "NX_CLK2_Max_tco": {
            "name": "NX Timing CLK2 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain2"
        },  
        "NX_CLK2_Min_tci": {
            "name": "NX Timing CLK2 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain2"
        },   
        "NX_CLK2_Max_tci": {
            "name": "NX Timing CLK2 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain2"
        },

        ## clock domain3 ##
		"NX_CLK3_Max_Delay": {
            "name": "NX Timing CLK3 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain3"
        },
        "NX_CLK3_Max_Freq": {
            "name": "NX Timing CLK3 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain3"
        },
        "NX_CLK3_Min_tco": {
            "name": "NX Timing CLK3 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain3"
        },
        "NX_CLK3_Max_tco": {
            "name": "NX Timing CLK3 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain3"
        },  
        "NX_CLK3_Min_tci": {
            "name": "NX Timing CLK3 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain3"
        },   
        "NX_CLK3_Max_tci": {
            "name": "NX Timing CLK3 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain3"
        },

        ## clock domain4 ##
		"NX_CLK4_Max_Delay": {
            "name": "NX Timing CLK4 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain4"
        },
        "NX_CLK4_Max_Freq": {
            "name": "NX Timing CLK4 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain4"
        },
        "NX_CLK4_Min_tco": {
            "name": "NX Timing CLK4 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain4"
        },
        "NX_CLK4_Max_tco": {
            "name": "NX Timing CLK4 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain4"
        },  
        "NX_CLK4_Min_tci": {
            "name": "NX Timing CLK4 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain4"
        },   
        "NX_CLK4_Max_tci": {
            "name": "NX Timing CLK4 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"NX Timing Domain4"
        },
#################################
#########Xilinx##################
#################################

        ########################################
        ###### Xilinx project log metrics ######
        ########################################

        ###Synthesys logs###
        "Xil_Synt_Log_status": {
            "name": "Xil Synth logs STATUS count",
            "description":"Number of status in Xilinx log Synthesis step",
            "type": "INT",
            "domain":"Xil Synth Logs"
		},
        "Xil_Synt_Log_info": {
            "name": "Xil Synth logs INFO count",
            "description":"Number of info in Xilinx log Synthesis step",
            "type": "INT",
            "domain":"Xil Synth Logs"
		},
        "Xil_Synt_Log_Warnings": {
            "name": "Xil Synth logs WARNING count",
            "description":"Number of Warnings in Xilinx log Synthesis step",
			"type": "INT",
            "domain":"Xil Synth Logs"
        },
        "Xil_Synt_Log_Critical_Warnings": {
            "name": "Xil Synth logs CRITICAL WARNING count",
            "description":"Number of Critical Warnings in Xilinx log Synthesis step",
			"type": "INT",
            "domain":"Xil Synth Logs"
		},
        "Xil_Synt_Log_Errors": {
            "name": "Xil Synth logs ERROR count",
            "description":"Number of Errors in Xilinx log Synthesis step",
			"type": "INT",
            "domain":"Xil Synth Logs"
        },   

        ###Implementation logs###
        "Xil_Imp_Log_status": {
            "name": "Xil Imp logs STATUS count",
            "description":"Number of status in Xilinx log Implementation step",
            "type": "INT",
            "domain":"Xil Imp Logs"
		},
        "Xil_Imp_Log_info": {
            "name": "Xil Imp logs INFO count",
            "description":"Number of info in Xilinx log Implementation step",
            "type": "INT",
            "domain":"Xil Imp Logs"
		},
        "Xil_Imp_Log_Warnings": {
            "name": "Xil Imp logs WARNING count",
            "description":"Number of Warnings in Xilinx log Implementation step",
			"type": "INT",
            "domain":"Xil Imp Logs"
        },      
        "Xil_Imp_Log_Errors": {
            "name": "Xil Imp logs ERROR count",
            "description":"Number of Errors in Xilinx log Implementation step",
			"type": "INT",
            "domain":"Xil Imp Logs"
        },

        #######################################################
        ###### Xilinx Occupation metrics post synthesis #######
        #######################################################

        ##Integer metrics 
        "Xil_Synth_CLB_LUTS": {
            "name": "Xil occupation CLB-LUTS synth",
            "description":"Utilization of LUT in CLB post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },
        "Xil_Synth_CLB_REGS": {
            "name": "Xil occupation CLB-REGS synth",
            "description":"Utilization of Registers in CLB post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },
        "Xil_Synth_CLB": {
            "name": "Xil occupation CLB synth",
            "description":"Utilization of CLBs post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },
        "Xil_Synth_BRAM": {
            "name": "Xil occupation BlockRAM synth",
            "description":"Utilization of Block RAM tiles post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },
        "Xil_Synth_DSP": {
            "name": "Xil occupation DSP synth",
            "description":"Utilization of DSP post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },
        "Xil_Synth_IO": {
            "name": "Xil occupation Bonded IO synth",
            "description":"Utilization of Bonded IO post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },
        "Xil_Synth_GCK": {
            "name": "Xil occupation GCK synth",
            "description":"Utilization of Global Clock Buffers post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },
        "Xil_Synth_HSSL": {
            "name": "Xil occupation HSSL synth",
            "description":"Utilization of HSSL post synthesis in the Xilinx device",
			"type": "INT",
            "domain":"Xil Synth Occupation"
        },

        ## percent utilisation metrics post synth
        "Xil_Synth_CLB_LUTS_PERCENT": {
            "name": "Xil occupation CLB-LUTS synth",
            "description":"Utilization of LUT in CLB post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },
        "Xil_Synth_CLB_REGS_PERCENT": {
            "name": "Xil occupation CLB-REGS synth",
            "description":"Utilization of Registers in CLB post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },
        "Xil_Synth_CLB_PERCENT": {
            "name": "Xil occupation CLB synth",
            "description":"Utilization of CLBs post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },
        "Xil_Synth_BRAM_PERCENT": {
            "name": "Xil occupation BlockRAM synth",
            "description":"Utilization of Block RAM tiles post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },
        "Xil_Synth_DSP_PERCENT": {
            "name": "Xil occupation DSP synth",
            "description":"Utilization of DSP post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },
        "Xil_Synth_IO_PERCENT": {
            "name": "Xil occupation Bonded IO synth",
            "description":"Utilization of Bonded IO post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },
        "Xil_Synth_GCK_PERCENT": {
            "name": "Xil occupation GCK synth",
            "description":"Utilization of Global Clock Buffers post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },
        "Xil_Synth_HSSL_PERCENT": {
            "name": "Xil occupation HSSL synth",
            "description":"Utilization of HSSL post synthesis in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Synth Occupation (%)"
        },  

        ##########################################################     
        ############ Xilinx occupation metrics post implementation
        ##########################################################

        #integer occupation metrics xilinx post implementation
        "Xil_Imp_CLB_LUTS": {
            "name": "Xil occupation CLB-LUTS imp",
            "description":"Utilization of LUT in CLB post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },
        "Xil_Imp_CLB_REGS": {
            "name": "Xil occupation CLB-REGS imp",
            "description":"Utilization of Registers in CLB post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },
        "Xil_Imp_CLB": {
            "name": "Xil occupation CLB imp",
            "description":"Utilization of CLBs post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },
        "Xil_Imp_BRAM": {
            "name": "Xil occupation BlockRAM imp",
            "description":"Utilization of Block RAM tiles post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },
        "Xil_Imp_DSP": {
            "name": "Xil occupation DSP imp",
            "description":"Utilization of DSP post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },
        "Xil_Imp_IO": {
            "name": "Xil occupation Bonded IO imp",
            "description":"Utilization of Bonded IO post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },
        "Xil_Imp_GCK": {
            "name": "Xil occupation GCK imp",
            "description":"Utilization of Global Clock Buffers post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },
        "Xil_Imp_HSSL": {
            "name": "Xil occupation HSSL imp",
            "description":"Utilization of HSSL post implementation in the Xilinx device",
			"type": "INT",
            "domain":"Xil Imp Occupation"
        },

        ## percent utilisation metrics post implementation
        "Xil_Imp_CLB_LUTS_PERCENT": {
            "name": "Xil occupation CLB-LUTS imp",
            "description":"Utilization of LUT in CLB post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },
        "Xil_Imp_CLB_REGS_PERCENT": {
            "name": "Xil occupation CLB-REGS imp",
            "description":"Utilization of Registers in CLB post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },
        "Xil_Imp_CLB_PERCENT": {
            "name": "Xil occupation CLB imp",
            "description":"Utilization of CLBs post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },
        "Xil_Imp_BRAM_PERCENT": {
            "name": "Xil occupation BlockRAM imp",
            "description":"Utilization of Block RAM tiles post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },
        "Xil_Imp_DSP_PERCENT": {
            "name": "Xil occupation DSP imp",
            "description":"Utilization of DSP post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },
        "Xil_Imp_IO_PERCENT": {
            "name": "Xil occupation Bonded IO imp",
            "description":"Utilization of Bonded IO post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },
        "Xil_Imp_GCK_PERCENT": {
            "name": "Xil occupation GCK imp",
            "description":"Utilization of Global Clock Buffers post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },
        "Xil_Imp_HSSL_PERCENT": {
            "name": "Xil occupation HSSL imp",
            "description":"Utilization of HSSL post implementation in the Xilinx device",
			"type": "PERCENT",
            "domain":"Xil Imp Occupation (%)"
        },   
        #######################################
        ###### Xilinx Timing metrics    ######
        #######################################

        ## clock domain1 ##
		"Xil_CLK1_Max_Delay": {
            "name": "Xil Timing CLK1 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain1"
        },
        "Xil_CLK1_Max_Freq": {
            "name": "Xil Timing CLK1 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain1"
        },
        "Xil_CLK1_Min_tco": {
            "name": "Xil Timing CLK1 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain1"
        },
        "Xil_CLK1_Max_tco": {
            "name": "Xil Timing CLK1 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain1"
        },  
        "Xil_CLK1_Min_tci": {
            "name": "Xil Timing CLK1 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain1"
        },   
        "Xil_CLK1_Max_tci": {
            "name": "Xil Timing CLK1 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain1"
        },

        ## clock domain2 ##
		"Xil_CLK2_Max_Delay": {
            "name": "Xil Timing CLK2 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain2"
        },
        "Xil_CLK2_Max_Freq": {
            "name": "Xil Timing CLK2 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain2"
        },
        "Xil_CLK2_Min_tco": {
            "name": "Xil Timing CLK2 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain2"
        },
        "Xil_CLK2_Max_tco": {
            "name": "Xil Timing CLK2 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain2"
        },  
        "Xil_CLK2_Min_tci": {
            "name": "Xil Timing CLK2 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain2"
        },   
        "Xil_CLK2_Max_tci": {
            "name": "Xil Timing CLK2 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain2"
        },

        ## clock domain3 ##
		"Xil_CLK3_Max_Delay": {
            "name": "Xil Timing CLK3 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain3"
        },
        "Xil_CLK3_Max_Freq": {
            "name": "Xil Timing CLK3 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain3"
        },
        "Xil_CLK3_Min_tco": {
            "name": "Xil Timing CLK3 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain3"
        },
        "Xil_CLK3_Max_tco": {
            "name": "Xil Timing CLK3 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain3"
        },  
        "Xil_CLK3_Min_tci": {
            "name": "Xil Timing CLK3 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain3"
        },   
        "Xil_CLK3_Max_tci": {
            "name": "Xil Timing CLK3 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain3"
        },

        ## clock domain4 ##
		"Xil_CLK4_Max_Delay": {
            "name": "Xil Timing CLK4 max delay (ns)",
            "description":"Maximum data arrival time ns for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain4"
        },
        "Xil_CLK4_Max_Freq": {
            "name": "Xil Timing CLK4 max frequency (MHz)",
            "description":"Maximum frequency (MHz) for clok1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain4"
        },
        "Xil_CLK4_Min_tco": {
            "name": "Xil Timing CLK4 min Tco (ns)",
            "description":"Minimum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain4"
        },
        "Xil_CLK4_Max_tco": {
            "name": "Xil Timing CLK4 max Tco (ns)",
            "description":"Maximum clock to out timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain4"
        },  
        "Xil_CLK4_Min_tci": {
            "name": "Xil Timing CLK4 min Tci (ns)",
            "description":"Minimum input to clock timing (ns) for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain4"
        },   
        "Xil_CLK4_Max_tci": {
            "name": "Xil Timing CLK4 max Tci (ns)",
            "description":"Maximum input to clock input timing for clock1 domain",
			"type": "FLOAT",
            "domain":"Xil Timing Domain4"
        }
	}
}
