============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:42:26 pm
  Module:                 USARTn
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (27381 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1366                  
             Slack:=   27381                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_49_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  3.2    19     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.6    21    25   12278    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.8    64   116   12394    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12494    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12611    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12732    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.9   144   119   12851    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.3    65   297   13149    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13379    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13619    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13619    (-,-) 
#-------------------------------------------------------------------------------------------



Path 2: MET (27383 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1364                  
             Slack:=   27383                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_48_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.6    20     0   12253    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.6    21    22   12275    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.8    64   116   12392    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12492    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12608    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12730    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.9   144   119   12849    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.3    65   297   13146    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13376    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13617    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13617    (-,-) 
#-------------------------------------------------------------------------------------------



Path 3: MET (27419 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1328                  
             Slack:=   27419                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_49_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  3.2    19     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.6    21    25   12278    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.8    64   116   12394    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12494    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12611    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12732    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 17.5   114   100   12832    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       B1->Z  F     AO222HDV1        1  1.3    65   278   13111    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13341    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13581    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13581    (-,-) 
#-------------------------------------------------------------------------------------------



Path 4: MET (27419 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1328                  
             Slack:=   27419                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_49_1 
  output_delay            10000            USARTn_constraints_f_line_68_86_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  3.2    19     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.6    21    25   12278    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.8    64   116   12394    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12494    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12611    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12732    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 17.5   114   100   12832    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       B1->Z  F     AO222HDV1        1  1.3    65   278   13111    (-,-) 
  n_505           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13340    (-,-) 
  n_510           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13581    (-,-) 
  dbus_out[0]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)           -    -     -     0   13581    (-,-) 
#-------------------------------------------------------------------------------------------



Path 5: MET (27421 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1326                  
             Slack:=   27421                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_48_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.6    20     0   12253    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.6    21    22   12275    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.8    64   116   12392    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12492    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12608    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12730    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 17.5   114   100   12830    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       B1->Z  F     AO222HDV1        1  1.3    65   278   13108    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13338    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13579    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13579    (-,-) 
#-------------------------------------------------------------------------------------------



Path 6: MET (27421 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1326                  
             Slack:=   27421                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_48_1 
  output_delay            10000            USARTn_constraints_f_line_68_86_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.6    20     0   12253    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.6    21    22   12275    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.8    64   116   12392    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12492    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12608    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12730    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 17.5   114   100   12830    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       B1->Z  F     AO222HDV1        1  1.3    65   278   13108    (-,-) 
  n_505           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13338    (-,-) 
  n_510           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13579    (-,-) 
  dbus_out[0]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)           -    -     -     0   13579    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (27476 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[5]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1271                  
             Slack:=   27476                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_54_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[5]     -       -      R     (arrival)        1  2.9    19     0   12252    (-,-) 
  ram_Addr[5]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B3->ZN F     INOR4HDV2        1  2.8    64    46   12298    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12398    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12515    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12636    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.9   144   119   12756    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.3    65   297   13053    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13283    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13524    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13524    (-,-) 
#-------------------------------------------------------------------------------------------



Path 8: MET (27477 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1270                  
             Slack:=   27477                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_55_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[4]     -       -      R     (arrival)        1  3.0    19     0   12252    (-,-) 
  ram_Addr[4]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B2->ZN F     INOR4HDV2        1  2.8    64    45   12298    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12398    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12514    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12635    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.9   144   119   12755    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.3    65   297   13052    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13282    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13523    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13523    (-,-) 
#-------------------------------------------------------------------------------------------



Path 9: MET (27481 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[3]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1266                  
             Slack:=   27481                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_56_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[3]     -       -      R     (arrival)        1  3.0    19     0   12252    (-,-) 
  ram_Addr[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B1->ZN F     INOR4HDV2        1  2.8    64    41   12294    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  8.0   166   100   12394    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12510    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12632    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.9   144   119   12751    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.3    65   297   13048    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13278    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13519    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13519    (-,-) 
#-------------------------------------------------------------------------------------------



Path 10: MET (27493 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[8]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1254                  
             Slack:=   27493                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_51_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[8]     -       -      R     (arrival)        1  3.2    19     0   12253    (-,-) 
  ram_Addr[8]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14119__5526/ZN -       A2->ZN F     NOR2HDV2         1  2.8    26    28   12280    (-,-) 
  n_459           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A2->ZN R     NAND4HDV2        3  8.0   166   101   12382    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12498    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12620    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.9   144   119   12739    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.3    65   297   13036    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13266    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13507    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13507    (-,-) 
#-------------------------------------------------------------------------------------------



Path 11: MET (27496 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1252                  
             Slack:=   27496                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_49_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      F     (arrival)        1  3.3    17     0   12252    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN R     NOR2HDV2         1  1.7    49    49   12301    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN R     INOR4HDV2        1  2.7   144   121   12422    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN F     NAND4HDV2        3  7.3    96    86   12508    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN F     INAND2HDV2       2  5.1    52   130   12638    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN F     NAND3BBHDV2      4 10.0    80   158   12796    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN R     INOR3HDV1        8 17.3   448   303   13099    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  R     AO222HDV1        1  1.5    58   219   13318    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   R     AO221HDV0        1  1.5    60    90   13408    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   R     AO221HDV0        1  2.2    63    96   13504    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      R     (port)           -    -     -     0   13504    (-,-) 
#-------------------------------------------------------------------------------------------



Path 12: MET (27496 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[9]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1251                  
             Slack:=   27496                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_50_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[9]     -       -      R     (arrival)        1  3.6    20     0   12253    (-,-) 
  ram_Addr[9]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14119__5526/ZN -       A1->ZN F     NOR2HDV2         1  2.8    26    25   12278    (-,-) 
  n_459           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A2->ZN R     NAND4HDV2        3  8.0   166   101   12379    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.7    74   117   12496    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.7   110   121   12617    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.9   144   119   12736    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.3    65   297   13034    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.3    71   230   13264    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    79   241   13504    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13504    (-,-) 
#-------------------------------------------------------------------------------------------



Path 13: MET (27502 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1245                  
             Slack:=   27502                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_49_1 
  output_delay            10000            USARTn_constraints_f_line_68_86_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)      1  3.2    19     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2       1  1.6    21    25   12278    (-,-) 
  n_458           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2      1  2.8    64   116   12394    (-,-) 
  n_464           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2      3  8.0   166   100   12494    (-,-) 
  n_467           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14088__7482/Z  -       A1->Z  R     OR2HDV2RD      5 12.6    84   115   12609    (-,-) 
  n_473           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g18091/ZN       -       B1->ZN F     INOR3HDV1      8 18.8   156   118   12727    (-,-) 
  n_583           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       A1->Z  F     AO222HDV1      1  1.3    65   300   13027    (-,-) 
  n_505           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0      1  1.3    71   230   13257    (-,-) 
  n_510           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0      1  2.2    79   241   13498    (-,-) 
  dbus_out[0]     -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)         -    -     -     0   13498    (-,-) 
#-----------------------------------------------------------------------------------------



Path 14: MET (27504 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1243                  
             Slack:=   27504                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_48_1 
  output_delay            10000            USARTn_constraints_f_line_68_86_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)      1  3.6    20     0   12253    (-,-) 
  ram_Addr[11]    -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2       1  1.6    21    22   12275    (-,-) 
  n_458           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2      1  2.8    64   116   12392    (-,-) 
  n_464           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2      3  8.0   166   100   12492    (-,-) 
  n_467           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14088__7482/Z  -       A1->Z  R     OR2HDV2RD      5 12.6    84   115   12607    (-,-) 
  n_473           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g18091/ZN       -       B1->ZN F     INOR3HDV1      8 18.8   156   118   12725    (-,-) 
  n_583           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       A1->Z  F     AO222HDV1      1  1.3    65   300   13025    (-,-) 
  n_505           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0      1  1.3    71   230   13255    (-,-) 
  n_510           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0      1  2.2    79   241   13496    (-,-) 
  dbus_out[0]     -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)         -    -     -     0   13496    (-,-) 
#-----------------------------------------------------------------------------------------



Path 15: MET (27505 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1243                  
             Slack:=   27505                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_f_line_67_48_1 
  output_delay            10000            USARTn_constraints_f_line_68_83_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      F     (arrival)        1  3.2    17     0   12252    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN R     NOR2HDV2         1  1.7    49    40   12292    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN R     INOR4HDV2        1  2.7   144   121   12412    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN F     NAND4HDV2        3  7.3    96    86   12499    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN F     INAND2HDV2       2  5.1    52   130   12629    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN F     NAND3BBHDV2      4 10.0    80   158   12787    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN R     INOR3HDV1        8 17.3   448   303   13090    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  R     AO222HDV1        1  1.5    58   219   13309    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   R     AO221HDV0        1  1.5    60    90   13399    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   R     AO221HDV0        1  2.2    63    96   13495    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      R     (port)           -    -     -     0   13495    (-,-) 
#-------------------------------------------------------------------------------------------

