

================================================================
== Vivado HLS Report for 'Loop_unroll2_proc'
================================================================
* Date:           Wed Dec 23 14:16:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_6
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   58|   58|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- unroll2  |   56|   56|         2|          1|          1|    56|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %key, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.18ns)   --->   "%key_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %key)" [desDecrypt.c:184]   --->   Operation 6 'read' 'key_read' <Predicate = true> <Delay = 3.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %0"   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%permuted_choice_1_0_s = phi i64 [ 0, %entry ], [ %permuted_choice_1, %unroll2 ]"   --->   Operation 8 'phi' 'permuted_choice_1_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_1_i = phi i6 [ 0, %entry ], [ %i, %unroll2 ]"   --->   Operation 9 'phi' 'i_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.22ns)   --->   "%icmp_ln182 = icmp eq i6 %i_1_i, -8" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 10 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_842 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56) nounwind"   --->   Operation 11 'speclooptripcount' 'empty_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.60ns)   --->   "%i = add i6 %i_1_i, 1" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.exit, label %unroll2" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i6 %i_1_i to i64" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 14 'zext' 'zext_ln184' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%PC1_addr = getelementptr [56 x i6]* @PC1, i64 0, i64 %zext_ln184" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 15 'getelementptr' 'PC1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.77ns)   --->   "%PC1_load = load i6* %PC1_addr, align 1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 16 'load' 'PC1_load' <Predicate = (!icmp_ln182)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 56> <ROM>

State 3 <SV = 2> <Delay = 7.90>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 18 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [desDecrypt.c:183->desDecrypt.c:14]   --->   Operation 19 'specpipeline' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (2.77ns)   --->   "%PC1_load = load i6* %PC1_addr, align 1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 20 'load' 'PC1_load' <Predicate = (!icmp_ln182)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 56> <ROM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i6 %PC1_load to i7" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 21 'zext' 'zext_ln184_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.66ns)   --->   "%sub_ln184 = sub i7 -64, %zext_ln184_1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 22 'sub' 'sub_ln184' <Predicate = (!icmp_ln182)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i7 %sub_ln184 to i64" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 23 'zext' 'zext_ln184_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.47ns)   --->   "%lshr_ln184 = lshr i64 %key_read, %zext_ln184_2" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 24 'lshr' 'lshr_ln184' <Predicate = (!icmp_ln182)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %lshr_ln184 to i1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 25 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %permuted_choice_1_0_s to i63" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 26 'trunc' 'trunc_ln184_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%permuted_choice_1 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln184_1, i1 %trunc_ln184)" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 27 'bitconcatenate' 'permuted_choice_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_843 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_1_i) nounwind" [desDecrypt.c:186->desDecrypt.c:14]   --->   Operation 28 'specregionend' 'empty_843' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 29 'br' <Predicate = (!icmp_ln182)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i64 %permuted_choice_1_0_s to i60" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 30 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i64, i60 } undef, i64 %permuted_choice_1_0_s, 0" [desDecrypt.c:14]   --->   Operation 31 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i64, i60 } %mrv, i60 %trunc_ln182, 1" [desDecrypt.c:14]   --->   Operation 32 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret { i64, i60 } %mrv_1" [desDecrypt.c:14]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ PC1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 00000]
key_read              (read             ) [ 00110]
br_ln0                (br               ) [ 01110]
permuted_choice_1_0_s (phi              ) [ 00111]
i_1_i                 (phi              ) [ 00100]
icmp_ln182            (icmp             ) [ 00110]
empty_842             (speclooptripcount) [ 00000]
i                     (add              ) [ 01110]
br_ln182              (br               ) [ 00000]
zext_ln184            (zext             ) [ 00000]
PC1_addr              (getelementptr    ) [ 00110]
specloopname_ln182    (specloopname     ) [ 00000]
tmp_1_i               (specregionbegin  ) [ 00000]
specpipeline_ln183    (specpipeline     ) [ 00000]
PC1_load              (load             ) [ 00000]
zext_ln184_1          (zext             ) [ 00000]
sub_ln184             (sub              ) [ 00000]
zext_ln184_2          (zext             ) [ 00000]
lshr_ln184            (lshr             ) [ 00000]
trunc_ln184           (trunc            ) [ 00000]
trunc_ln184_1         (trunc            ) [ 00000]
permuted_choice_1     (bitconcatenate   ) [ 01110]
empty_843             (specregionend    ) [ 00000]
br_ln182              (br               ) [ 01110]
trunc_ln182           (trunc            ) [ 00000]
mrv                   (insertvalue      ) [ 00000]
mrv_1                 (insertvalue      ) [ 00000]
ret_ln14              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PC1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PC1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="key_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="PC1_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PC1_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PC1_load/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="permuted_choice_1_0_s_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="1"/>
<pin id="73" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="permuted_choice_1_0_s (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="permuted_choice_1_0_s_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="64" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="permuted_choice_1_0_s/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_1_i_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="1"/>
<pin id="85" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_1_i_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln182_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln184_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln184_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184_1/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sub_ln184_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="6" slack="0"/>
<pin id="118" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln184/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln184_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184_2/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lshr_ln184_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="2"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln184/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln184_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln184_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="permuted_choice_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="63" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="permuted_choice_1/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln182_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mrv_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="124" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="1"/>
<pin id="153" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mrv_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="124" slack="0"/>
<pin id="158" dir="0" index="1" bw="60" slack="0"/>
<pin id="159" dir="1" index="2" bw="124" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="key_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="2"/>
<pin id="164" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="key_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="icmp_ln182_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln182 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="176" class="1005" name="PC1_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PC1_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="permuted_choice_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="permuted_choice_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="75" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="87" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="87" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="87" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="114"><net_src comp="65" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="111" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="125" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="71" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="130" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="71" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="71" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="146" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="170"><net_src comp="94" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="100" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="179"><net_src comp="58" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="184"><net_src comp="138" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Loop_unroll2_proc : key | {1 }
	Port: Loop_unroll2_proc : PC1 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln182 : 1
		i : 1
		br_ln182 : 2
		zext_ln184 : 1
		PC1_addr : 2
		PC1_load : 3
	State 3
		zext_ln184_1 : 1
		sub_ln184 : 2
		zext_ln184_2 : 3
		lshr_ln184 : 4
		trunc_ln184 : 5
		permuted_choice_1 : 6
		empty_843 : 1
	State 4
		mrv_1 : 1
		ret_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |     lshr_ln184_fu_125    |    0    |   182   |
|----------|--------------------------|---------|---------|
|    add   |         i_fu_100         |    0    |    15   |
|----------|--------------------------|---------|---------|
|    sub   |     sub_ln184_fu_115     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln182_fu_94     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |    key_read_read_fu_52   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln184_fu_106    |    0    |    0    |
|   zext   |    zext_ln184_1_fu_111   |    0    |    0    |
|          |    zext_ln184_2_fu_121   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln184_fu_130    |    0    |    0    |
|   trunc  |   trunc_ln184_1_fu_134   |    0    |    0    |
|          |    trunc_ln182_fu_146    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate| permuted_choice_1_fu_138 |    0    |    0    |
|----------|--------------------------|---------|---------|
|insertvalue|        mrv_fu_150        |    0    |    0    |
|          |       mrv_1_fu_156       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   223   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      PC1_addr_reg_176      |    6   |
|        i_1_i_reg_83        |    6   |
|          i_reg_171         |    6   |
|     icmp_ln182_reg_167     |    1   |
|      key_read_reg_162      |   64   |
|permuted_choice_1_0_s_reg_71|   64   |
|  permuted_choice_1_reg_181 |   64   |
+----------------------------+--------+
|            Total           |   211  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_65       |  p0  |   2  |   6  |   12   ||    9    |
| permuted_choice_1_0_s_reg_71 |  p0  |   2  |  64  |   128  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   140  ||   2.7   ||    18   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   211  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   211  |   241  |
+-----------+--------+--------+--------+
