#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017dc5cd8690 .scope module, "layer2_discriminator_tb" "layer2_discriminator_tb" 2 3;
 .timescale -9 -12;
v0000017dc5d304f0_0 .var "clk", 0 0;
v0000017dc5d30c70_0 .net "done", 0 0, v0000017dc5d2ff50_0;  1 drivers
v0000017dc5d318f0_0 .var/s "flat_input", 2047 0;
v0000017dc5d30b30_0 .net/s "flat_output", 511 0, v0000017dc5d31ad0_0;  1 drivers
v0000017dc5d30590_0 .var/i "i_pack", 31 0;
v0000017dc5d31b70 .array/s "inputs", 127 0, 15 0;
v0000017dc5d30bd0_0 .var/i "k", 31 0;
v0000017dc5d30770_0 .var/i "m", 31 0;
v0000017dc5d310d0_0 .var "rst", 0 0;
v0000017dc5d308b0_0 .var "start", 0 0;
E_0000017dc5cd3190 .event anyedge, v0000017dc5d2ff50_0;
E_0000017dc5cd3850 .event posedge, v0000017dc5d30db0_0;
v0000017dc5d31b70_0 .array/port v0000017dc5d31b70, 0;
v0000017dc5d31b70_1 .array/port v0000017dc5d31b70, 1;
v0000017dc5d31b70_2 .array/port v0000017dc5d31b70, 2;
v0000017dc5d31b70_3 .array/port v0000017dc5d31b70, 3;
E_0000017dc5cd3990/0 .event anyedge, v0000017dc5d31b70_0, v0000017dc5d31b70_1, v0000017dc5d31b70_2, v0000017dc5d31b70_3;
v0000017dc5d31b70_4 .array/port v0000017dc5d31b70, 4;
v0000017dc5d31b70_5 .array/port v0000017dc5d31b70, 5;
v0000017dc5d31b70_6 .array/port v0000017dc5d31b70, 6;
v0000017dc5d31b70_7 .array/port v0000017dc5d31b70, 7;
E_0000017dc5cd3990/1 .event anyedge, v0000017dc5d31b70_4, v0000017dc5d31b70_5, v0000017dc5d31b70_6, v0000017dc5d31b70_7;
v0000017dc5d31b70_8 .array/port v0000017dc5d31b70, 8;
v0000017dc5d31b70_9 .array/port v0000017dc5d31b70, 9;
v0000017dc5d31b70_10 .array/port v0000017dc5d31b70, 10;
v0000017dc5d31b70_11 .array/port v0000017dc5d31b70, 11;
E_0000017dc5cd3990/2 .event anyedge, v0000017dc5d31b70_8, v0000017dc5d31b70_9, v0000017dc5d31b70_10, v0000017dc5d31b70_11;
v0000017dc5d31b70_12 .array/port v0000017dc5d31b70, 12;
v0000017dc5d31b70_13 .array/port v0000017dc5d31b70, 13;
v0000017dc5d31b70_14 .array/port v0000017dc5d31b70, 14;
v0000017dc5d31b70_15 .array/port v0000017dc5d31b70, 15;
E_0000017dc5cd3990/3 .event anyedge, v0000017dc5d31b70_12, v0000017dc5d31b70_13, v0000017dc5d31b70_14, v0000017dc5d31b70_15;
v0000017dc5d31b70_16 .array/port v0000017dc5d31b70, 16;
v0000017dc5d31b70_17 .array/port v0000017dc5d31b70, 17;
v0000017dc5d31b70_18 .array/port v0000017dc5d31b70, 18;
v0000017dc5d31b70_19 .array/port v0000017dc5d31b70, 19;
E_0000017dc5cd3990/4 .event anyedge, v0000017dc5d31b70_16, v0000017dc5d31b70_17, v0000017dc5d31b70_18, v0000017dc5d31b70_19;
v0000017dc5d31b70_20 .array/port v0000017dc5d31b70, 20;
v0000017dc5d31b70_21 .array/port v0000017dc5d31b70, 21;
v0000017dc5d31b70_22 .array/port v0000017dc5d31b70, 22;
v0000017dc5d31b70_23 .array/port v0000017dc5d31b70, 23;
E_0000017dc5cd3990/5 .event anyedge, v0000017dc5d31b70_20, v0000017dc5d31b70_21, v0000017dc5d31b70_22, v0000017dc5d31b70_23;
v0000017dc5d31b70_24 .array/port v0000017dc5d31b70, 24;
v0000017dc5d31b70_25 .array/port v0000017dc5d31b70, 25;
v0000017dc5d31b70_26 .array/port v0000017dc5d31b70, 26;
v0000017dc5d31b70_27 .array/port v0000017dc5d31b70, 27;
E_0000017dc5cd3990/6 .event anyedge, v0000017dc5d31b70_24, v0000017dc5d31b70_25, v0000017dc5d31b70_26, v0000017dc5d31b70_27;
v0000017dc5d31b70_28 .array/port v0000017dc5d31b70, 28;
v0000017dc5d31b70_29 .array/port v0000017dc5d31b70, 29;
v0000017dc5d31b70_30 .array/port v0000017dc5d31b70, 30;
v0000017dc5d31b70_31 .array/port v0000017dc5d31b70, 31;
E_0000017dc5cd3990/7 .event anyedge, v0000017dc5d31b70_28, v0000017dc5d31b70_29, v0000017dc5d31b70_30, v0000017dc5d31b70_31;
v0000017dc5d31b70_32 .array/port v0000017dc5d31b70, 32;
v0000017dc5d31b70_33 .array/port v0000017dc5d31b70, 33;
v0000017dc5d31b70_34 .array/port v0000017dc5d31b70, 34;
v0000017dc5d31b70_35 .array/port v0000017dc5d31b70, 35;
E_0000017dc5cd3990/8 .event anyedge, v0000017dc5d31b70_32, v0000017dc5d31b70_33, v0000017dc5d31b70_34, v0000017dc5d31b70_35;
v0000017dc5d31b70_36 .array/port v0000017dc5d31b70, 36;
v0000017dc5d31b70_37 .array/port v0000017dc5d31b70, 37;
v0000017dc5d31b70_38 .array/port v0000017dc5d31b70, 38;
v0000017dc5d31b70_39 .array/port v0000017dc5d31b70, 39;
E_0000017dc5cd3990/9 .event anyedge, v0000017dc5d31b70_36, v0000017dc5d31b70_37, v0000017dc5d31b70_38, v0000017dc5d31b70_39;
v0000017dc5d31b70_40 .array/port v0000017dc5d31b70, 40;
v0000017dc5d31b70_41 .array/port v0000017dc5d31b70, 41;
v0000017dc5d31b70_42 .array/port v0000017dc5d31b70, 42;
v0000017dc5d31b70_43 .array/port v0000017dc5d31b70, 43;
E_0000017dc5cd3990/10 .event anyedge, v0000017dc5d31b70_40, v0000017dc5d31b70_41, v0000017dc5d31b70_42, v0000017dc5d31b70_43;
v0000017dc5d31b70_44 .array/port v0000017dc5d31b70, 44;
v0000017dc5d31b70_45 .array/port v0000017dc5d31b70, 45;
v0000017dc5d31b70_46 .array/port v0000017dc5d31b70, 46;
v0000017dc5d31b70_47 .array/port v0000017dc5d31b70, 47;
E_0000017dc5cd3990/11 .event anyedge, v0000017dc5d31b70_44, v0000017dc5d31b70_45, v0000017dc5d31b70_46, v0000017dc5d31b70_47;
v0000017dc5d31b70_48 .array/port v0000017dc5d31b70, 48;
v0000017dc5d31b70_49 .array/port v0000017dc5d31b70, 49;
v0000017dc5d31b70_50 .array/port v0000017dc5d31b70, 50;
v0000017dc5d31b70_51 .array/port v0000017dc5d31b70, 51;
E_0000017dc5cd3990/12 .event anyedge, v0000017dc5d31b70_48, v0000017dc5d31b70_49, v0000017dc5d31b70_50, v0000017dc5d31b70_51;
v0000017dc5d31b70_52 .array/port v0000017dc5d31b70, 52;
v0000017dc5d31b70_53 .array/port v0000017dc5d31b70, 53;
v0000017dc5d31b70_54 .array/port v0000017dc5d31b70, 54;
v0000017dc5d31b70_55 .array/port v0000017dc5d31b70, 55;
E_0000017dc5cd3990/13 .event anyedge, v0000017dc5d31b70_52, v0000017dc5d31b70_53, v0000017dc5d31b70_54, v0000017dc5d31b70_55;
v0000017dc5d31b70_56 .array/port v0000017dc5d31b70, 56;
v0000017dc5d31b70_57 .array/port v0000017dc5d31b70, 57;
v0000017dc5d31b70_58 .array/port v0000017dc5d31b70, 58;
v0000017dc5d31b70_59 .array/port v0000017dc5d31b70, 59;
E_0000017dc5cd3990/14 .event anyedge, v0000017dc5d31b70_56, v0000017dc5d31b70_57, v0000017dc5d31b70_58, v0000017dc5d31b70_59;
v0000017dc5d31b70_60 .array/port v0000017dc5d31b70, 60;
v0000017dc5d31b70_61 .array/port v0000017dc5d31b70, 61;
v0000017dc5d31b70_62 .array/port v0000017dc5d31b70, 62;
v0000017dc5d31b70_63 .array/port v0000017dc5d31b70, 63;
E_0000017dc5cd3990/15 .event anyedge, v0000017dc5d31b70_60, v0000017dc5d31b70_61, v0000017dc5d31b70_62, v0000017dc5d31b70_63;
v0000017dc5d31b70_64 .array/port v0000017dc5d31b70, 64;
v0000017dc5d31b70_65 .array/port v0000017dc5d31b70, 65;
v0000017dc5d31b70_66 .array/port v0000017dc5d31b70, 66;
v0000017dc5d31b70_67 .array/port v0000017dc5d31b70, 67;
E_0000017dc5cd3990/16 .event anyedge, v0000017dc5d31b70_64, v0000017dc5d31b70_65, v0000017dc5d31b70_66, v0000017dc5d31b70_67;
v0000017dc5d31b70_68 .array/port v0000017dc5d31b70, 68;
v0000017dc5d31b70_69 .array/port v0000017dc5d31b70, 69;
v0000017dc5d31b70_70 .array/port v0000017dc5d31b70, 70;
v0000017dc5d31b70_71 .array/port v0000017dc5d31b70, 71;
E_0000017dc5cd3990/17 .event anyedge, v0000017dc5d31b70_68, v0000017dc5d31b70_69, v0000017dc5d31b70_70, v0000017dc5d31b70_71;
v0000017dc5d31b70_72 .array/port v0000017dc5d31b70, 72;
v0000017dc5d31b70_73 .array/port v0000017dc5d31b70, 73;
v0000017dc5d31b70_74 .array/port v0000017dc5d31b70, 74;
v0000017dc5d31b70_75 .array/port v0000017dc5d31b70, 75;
E_0000017dc5cd3990/18 .event anyedge, v0000017dc5d31b70_72, v0000017dc5d31b70_73, v0000017dc5d31b70_74, v0000017dc5d31b70_75;
v0000017dc5d31b70_76 .array/port v0000017dc5d31b70, 76;
v0000017dc5d31b70_77 .array/port v0000017dc5d31b70, 77;
v0000017dc5d31b70_78 .array/port v0000017dc5d31b70, 78;
v0000017dc5d31b70_79 .array/port v0000017dc5d31b70, 79;
E_0000017dc5cd3990/19 .event anyedge, v0000017dc5d31b70_76, v0000017dc5d31b70_77, v0000017dc5d31b70_78, v0000017dc5d31b70_79;
v0000017dc5d31b70_80 .array/port v0000017dc5d31b70, 80;
v0000017dc5d31b70_81 .array/port v0000017dc5d31b70, 81;
v0000017dc5d31b70_82 .array/port v0000017dc5d31b70, 82;
v0000017dc5d31b70_83 .array/port v0000017dc5d31b70, 83;
E_0000017dc5cd3990/20 .event anyedge, v0000017dc5d31b70_80, v0000017dc5d31b70_81, v0000017dc5d31b70_82, v0000017dc5d31b70_83;
v0000017dc5d31b70_84 .array/port v0000017dc5d31b70, 84;
v0000017dc5d31b70_85 .array/port v0000017dc5d31b70, 85;
v0000017dc5d31b70_86 .array/port v0000017dc5d31b70, 86;
v0000017dc5d31b70_87 .array/port v0000017dc5d31b70, 87;
E_0000017dc5cd3990/21 .event anyedge, v0000017dc5d31b70_84, v0000017dc5d31b70_85, v0000017dc5d31b70_86, v0000017dc5d31b70_87;
v0000017dc5d31b70_88 .array/port v0000017dc5d31b70, 88;
v0000017dc5d31b70_89 .array/port v0000017dc5d31b70, 89;
v0000017dc5d31b70_90 .array/port v0000017dc5d31b70, 90;
v0000017dc5d31b70_91 .array/port v0000017dc5d31b70, 91;
E_0000017dc5cd3990/22 .event anyedge, v0000017dc5d31b70_88, v0000017dc5d31b70_89, v0000017dc5d31b70_90, v0000017dc5d31b70_91;
v0000017dc5d31b70_92 .array/port v0000017dc5d31b70, 92;
v0000017dc5d31b70_93 .array/port v0000017dc5d31b70, 93;
v0000017dc5d31b70_94 .array/port v0000017dc5d31b70, 94;
v0000017dc5d31b70_95 .array/port v0000017dc5d31b70, 95;
E_0000017dc5cd3990/23 .event anyedge, v0000017dc5d31b70_92, v0000017dc5d31b70_93, v0000017dc5d31b70_94, v0000017dc5d31b70_95;
v0000017dc5d31b70_96 .array/port v0000017dc5d31b70, 96;
v0000017dc5d31b70_97 .array/port v0000017dc5d31b70, 97;
v0000017dc5d31b70_98 .array/port v0000017dc5d31b70, 98;
v0000017dc5d31b70_99 .array/port v0000017dc5d31b70, 99;
E_0000017dc5cd3990/24 .event anyedge, v0000017dc5d31b70_96, v0000017dc5d31b70_97, v0000017dc5d31b70_98, v0000017dc5d31b70_99;
v0000017dc5d31b70_100 .array/port v0000017dc5d31b70, 100;
v0000017dc5d31b70_101 .array/port v0000017dc5d31b70, 101;
v0000017dc5d31b70_102 .array/port v0000017dc5d31b70, 102;
v0000017dc5d31b70_103 .array/port v0000017dc5d31b70, 103;
E_0000017dc5cd3990/25 .event anyedge, v0000017dc5d31b70_100, v0000017dc5d31b70_101, v0000017dc5d31b70_102, v0000017dc5d31b70_103;
v0000017dc5d31b70_104 .array/port v0000017dc5d31b70, 104;
v0000017dc5d31b70_105 .array/port v0000017dc5d31b70, 105;
v0000017dc5d31b70_106 .array/port v0000017dc5d31b70, 106;
v0000017dc5d31b70_107 .array/port v0000017dc5d31b70, 107;
E_0000017dc5cd3990/26 .event anyedge, v0000017dc5d31b70_104, v0000017dc5d31b70_105, v0000017dc5d31b70_106, v0000017dc5d31b70_107;
v0000017dc5d31b70_108 .array/port v0000017dc5d31b70, 108;
v0000017dc5d31b70_109 .array/port v0000017dc5d31b70, 109;
v0000017dc5d31b70_110 .array/port v0000017dc5d31b70, 110;
v0000017dc5d31b70_111 .array/port v0000017dc5d31b70, 111;
E_0000017dc5cd3990/27 .event anyedge, v0000017dc5d31b70_108, v0000017dc5d31b70_109, v0000017dc5d31b70_110, v0000017dc5d31b70_111;
v0000017dc5d31b70_112 .array/port v0000017dc5d31b70, 112;
v0000017dc5d31b70_113 .array/port v0000017dc5d31b70, 113;
v0000017dc5d31b70_114 .array/port v0000017dc5d31b70, 114;
v0000017dc5d31b70_115 .array/port v0000017dc5d31b70, 115;
E_0000017dc5cd3990/28 .event anyedge, v0000017dc5d31b70_112, v0000017dc5d31b70_113, v0000017dc5d31b70_114, v0000017dc5d31b70_115;
v0000017dc5d31b70_116 .array/port v0000017dc5d31b70, 116;
v0000017dc5d31b70_117 .array/port v0000017dc5d31b70, 117;
v0000017dc5d31b70_118 .array/port v0000017dc5d31b70, 118;
v0000017dc5d31b70_119 .array/port v0000017dc5d31b70, 119;
E_0000017dc5cd3990/29 .event anyedge, v0000017dc5d31b70_116, v0000017dc5d31b70_117, v0000017dc5d31b70_118, v0000017dc5d31b70_119;
v0000017dc5d31b70_120 .array/port v0000017dc5d31b70, 120;
v0000017dc5d31b70_121 .array/port v0000017dc5d31b70, 121;
v0000017dc5d31b70_122 .array/port v0000017dc5d31b70, 122;
v0000017dc5d31b70_123 .array/port v0000017dc5d31b70, 123;
E_0000017dc5cd3990/30 .event anyedge, v0000017dc5d31b70_120, v0000017dc5d31b70_121, v0000017dc5d31b70_122, v0000017dc5d31b70_123;
v0000017dc5d31b70_124 .array/port v0000017dc5d31b70, 124;
v0000017dc5d31b70_125 .array/port v0000017dc5d31b70, 125;
v0000017dc5d31b70_126 .array/port v0000017dc5d31b70, 126;
v0000017dc5d31b70_127 .array/port v0000017dc5d31b70, 127;
E_0000017dc5cd3990/31 .event anyedge, v0000017dc5d31b70_124, v0000017dc5d31b70_125, v0000017dc5d31b70_126, v0000017dc5d31b70_127;
E_0000017dc5cd3990 .event/or E_0000017dc5cd3990/0, E_0000017dc5cd3990/1, E_0000017dc5cd3990/2, E_0000017dc5cd3990/3, E_0000017dc5cd3990/4, E_0000017dc5cd3990/5, E_0000017dc5cd3990/6, E_0000017dc5cd3990/7, E_0000017dc5cd3990/8, E_0000017dc5cd3990/9, E_0000017dc5cd3990/10, E_0000017dc5cd3990/11, E_0000017dc5cd3990/12, E_0000017dc5cd3990/13, E_0000017dc5cd3990/14, E_0000017dc5cd3990/15, E_0000017dc5cd3990/16, E_0000017dc5cd3990/17, E_0000017dc5cd3990/18, E_0000017dc5cd3990/19, E_0000017dc5cd3990/20, E_0000017dc5cd3990/21, E_0000017dc5cd3990/22, E_0000017dc5cd3990/23, E_0000017dc5cd3990/24, E_0000017dc5cd3990/25, E_0000017dc5cd3990/26, E_0000017dc5cd3990/27, E_0000017dc5cd3990/28, E_0000017dc5cd3990/29, E_0000017dc5cd3990/30, E_0000017dc5cd3990/31;
S_0000017dc5cc0b70 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 35, 2 35 0, S_0000017dc5cd8690;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_0000017dc5cc0b70
v0000017dc5cb3c30_0 .var/s "val", 15 0;
TD_layer2_discriminator_tb.q8_8_to_real ;
    %load/vec4 v0000017dc5cb3c30_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_0000017dc5cc0d00 .scope module, "uut" "layer2_discriminator" 2 17, 3 1 0, S_0000017dc5cd8690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000017dc5cb3e10_0 .net *"_ivl_0", 31 0, L_0000017dc5d30950;  1 drivers
v0000017dc5cb3f50_0 .net *"_ivl_11", 31 0, L_0000017dc5d315d0;  1 drivers
L_0000017dc5d70160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017dc5cb4130_0 .net/2u *"_ivl_12", 31 0, L_0000017dc5d70160;  1 drivers
v0000017dc5cb41d0_0 .net *"_ivl_14", 31 0, L_0000017dc5d309f0;  1 drivers
v0000017dc5cb4270_0 .net *"_ivl_16", 33 0, L_0000017dc5d30a90;  1 drivers
L_0000017dc5d701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017dc5cb3d70_0 .net *"_ivl_19", 1 0, L_0000017dc5d701a8;  1 drivers
L_0000017dc5d701f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000017dc5cb4310_0 .net/2s *"_ivl_20", 33 0, L_0000017dc5d701f0;  1 drivers
v0000017dc5cb3eb0_0 .net/s *"_ivl_22", 33 0, L_0000017dc5d31c10;  1 drivers
v0000017dc5d31670_0 .net/s *"_ivl_26", 31 0, L_0000017dc5d30d10;  1 drivers
v0000017dc5d31210_0 .net *"_ivl_28", 15 0, L_0000017dc5d31d50;  1 drivers
L_0000017dc5d70088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017dc5d30130_0 .net *"_ivl_3", 23 0, L_0000017dc5d70088;  1 drivers
v0000017dc5d30e50_0 .net *"_ivl_30", 31 0, L_0000017dc5d2feb0;  1 drivers
L_0000017dc5d70238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017dc5d31350_0 .net *"_ivl_33", 25 0, L_0000017dc5d70238;  1 drivers
L_0000017dc5d70280 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000017dc5d303b0_0 .net/2u *"_ivl_34", 31 0, L_0000017dc5d70280;  1 drivers
v0000017dc5d31490_0 .net *"_ivl_37", 31 0, L_0000017dc5d437d0;  1 drivers
v0000017dc5d30450_0 .net *"_ivl_38", 31 0, L_0000017dc5d43730;  1 drivers
L_0000017dc5d700d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017dc5d31a30_0 .net/2u *"_ivl_4", 31 0, L_0000017dc5d700d0;  1 drivers
L_0000017dc5d702c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017dc5d30090_0 .net *"_ivl_41", 23 0, L_0000017dc5d702c8;  1 drivers
v0000017dc5d31030_0 .net *"_ivl_42", 31 0, L_0000017dc5d42b50;  1 drivers
v0000017dc5d31cb0_0 .net/s *"_ivl_44", 31 0, L_0000017dc5d435f0;  1 drivers
v0000017dc5d30ef0_0 .net *"_ivl_6", 31 0, L_0000017dc5d317b0;  1 drivers
L_0000017dc5d70118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000017dc5d30810_0 .net/2u *"_ivl_8", 31 0, L_0000017dc5d70118;  1 drivers
v0000017dc5d2fff0_0 .var/s "accumulator", 31 0;
v0000017dc5d301d0_0 .var/s "bias_shifted", 31 0;
v0000017dc5d30270_0 .var "busy", 0 0;
v0000017dc5d30db0_0 .net "clk", 0 0, v0000017dc5d304f0_0;  1 drivers
v0000017dc5d31170_0 .net/s "current_input", 15 0, L_0000017dc5d31710;  1 drivers
v0000017dc5d30310_0 .net/s "current_product", 31 0, L_0000017dc5d42c90;  1 drivers
v0000017dc5d2ff50_0 .var "done", 0 0;
v0000017dc5d306d0_0 .net/s "flat_input_flat", 2047 0, v0000017dc5d318f0_0;  1 drivers
v0000017dc5d31ad0_0 .var/s "flat_output_flat", 511 0;
v0000017dc5d312b0_0 .var "input_idx", 7 0;
v0000017dc5d31850 .array/s "layer2_disc_bias", 31 0, 15 0;
v0000017dc5d313f0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v0000017dc5d31990_0 .var "neuron_idx", 5 0;
v0000017dc5d31530_0 .net/s "next_acc", 31 0, L_0000017dc5d44590;  1 drivers
v0000017dc5d30630_0 .net "rst", 0 0, v0000017dc5d310d0_0;  1 drivers
v0000017dc5d30f90_0 .net "start", 0 0, v0000017dc5d308b0_0;  1 drivers
E_0000017dc5cd3550 .event posedge, v0000017dc5d30630_0, v0000017dc5d30db0_0;
L_0000017dc5d30950 .concat [ 8 24 0 0], v0000017dc5d312b0_0, L_0000017dc5d70088;
L_0000017dc5d317b0 .arith/sum 32, L_0000017dc5d30950, L_0000017dc5d700d0;
L_0000017dc5d315d0 .arith/mult 32, L_0000017dc5d317b0, L_0000017dc5d70118;
L_0000017dc5d309f0 .arith/sub 32, L_0000017dc5d315d0, L_0000017dc5d70160;
L_0000017dc5d30a90 .concat [ 32 2 0 0], L_0000017dc5d309f0, L_0000017dc5d701a8;
L_0000017dc5d31c10 .arith/sub 34, L_0000017dc5d30a90, L_0000017dc5d701f0;
L_0000017dc5d31710 .part/v.s v0000017dc5d318f0_0, L_0000017dc5d31c10, 16;
L_0000017dc5d30d10 .extend/s 32, L_0000017dc5d31710;
L_0000017dc5d31d50 .array/port v0000017dc5d313f0, L_0000017dc5d42b50;
L_0000017dc5d2feb0 .concat [ 6 26 0 0], v0000017dc5d31990_0, L_0000017dc5d70238;
L_0000017dc5d437d0 .arith/mult 32, L_0000017dc5d2feb0, L_0000017dc5d70280;
L_0000017dc5d43730 .concat [ 8 24 0 0], v0000017dc5d312b0_0, L_0000017dc5d702c8;
L_0000017dc5d42b50 .arith/sum 32, L_0000017dc5d437d0, L_0000017dc5d43730;
L_0000017dc5d435f0 .extend/s 32, L_0000017dc5d31d50;
L_0000017dc5d42c90 .arith/mult 32, L_0000017dc5d30d10, L_0000017dc5d435f0;
L_0000017dc5d44590 .arith/sum 32, v0000017dc5d2fff0_0, L_0000017dc5d42c90;
    .scope S_0000017dc5cc0d00;
T_1 ;
    %vpi_call 3 21 "$readmemh", "hex_data/Discriminator_Layer2_Weights_All.hex", v0000017dc5d313f0 {0 0 0};
    %vpi_call 3 22 "$readmemh", "hex_data/Discriminator_Layer2_Biases_All.hex", v0000017dc5d31850 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000017dc5cc0d00;
T_2 ;
    %wait E_0000017dc5cd3550;
    %load/vec4 v0000017dc5d30630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017dc5d31990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017dc5d312b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017dc5d2fff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017dc5d301d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017dc5d30270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017dc5d2ff50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017dc5d30f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000017dc5d30270_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017dc5d31990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017dc5d312b0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017dc5d31850, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017dc5d301d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017dc5d31850, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017dc5d2fff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017dc5d30270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017dc5d2ff50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000017dc5d30270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000017dc5d31530_0;
    %assign/vec4 v0000017dc5d2fff0_0, 0;
    %load/vec4 v0000017dc5d312b0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v0000017dc5d31530_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000017dc5d31990_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000017dc5d31ad0_0, 4, 5;
    %load/vec4 v0000017dc5d31990_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017dc5d30270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017dc5d2ff50_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0000017dc5d31990_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017dc5d31990_0, 0;
    %load/vec4 v0000017dc5d31990_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017dc5d31850, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017dc5d301d0_0, 0;
    %load/vec4 v0000017dc5d31990_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017dc5d31850, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017dc5d2fff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017dc5d312b0_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000017dc5d312b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000017dc5d312b0_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000017dc5d2ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017dc5d2ff50_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017dc5cd8690;
T_3 ;
    %wait E_0000017dc5cd3990;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017dc5d30590_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000017dc5d30590_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0000017dc5d30590_0;
    %load/vec4a v0000017dc5d31b70, 4;
    %load/vec4 v0000017dc5d30590_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000017dc5d318f0_0, 4, 16;
    %load/vec4 v0000017dc5d30590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017dc5d30590_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017dc5cd8690;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017dc5d304f0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000017dc5d304f0_0;
    %inv;
    %store/vec4 v0000017dc5d304f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000017dc5cd8690;
T_5 ;
    %vpi_call 2 51 "$dumpfile", "discriminator_layer2_test.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017dc5cd8690 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017dc5d310d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017dc5d308b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017dc5d310d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017dc5d30bd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017dc5d30bd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000017dc5d30bd0_0;
    %store/vec4a v0000017dc5d31b70, 4, 0;
    %load/vec4 v0000017dc5d30bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017dc5d30bd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 66 "$display", "   TESTING DISCRIMINATOR LAYER 2" {0 0 0};
    %vpi_call 2 67 "$display", "   128 inputs -> 32 neurons" {0 0 0};
    %vpi_call 2 68 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 71 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017dc5d30bd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000017dc5d30bd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000017dc5d30bd0_0;
    %store/vec4a v0000017dc5d31b70, 4, 0;
    %load/vec4 v0000017dc5d30bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017dc5d30bd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %wait E_0000017dc5cd3850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017dc5d308b0_0, 0, 1;
    %wait E_0000017dc5cd3850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017dc5d308b0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0000017dc5d30c70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0000017dc5cd3190;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %vpi_call 2 84 "$display", "Layer 2 Output (first 20 values with zero input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017dc5d30770_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000017dc5d30770_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0000017dc5d30b30_0;
    %load/vec4 v0000017dc5d30770_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000017dc5cb3c30_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_0000017dc5cc0b70;
    %load/vec4 v0000017dc5d30b30_0;
    %load/vec4 v0000017dc5d30770_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 86 "$display", "[%2d] = %f (hex: %h)", v0000017dc5d30770_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v0000017dc5d30770_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017dc5d30770_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 93 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017dc5d30bd0_0, 0, 32;
T_5.8 ;
    %load/vec4 v0000017dc5d30bd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.9, 5;
    %vpi_func 2 95 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v0000017dc5d30bd0_0;
    %store/vec4a v0000017dc5d31b70, 4, 0;
    %load/vec4 v0000017dc5d30bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017dc5d30bd0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %wait E_0000017dc5cd3850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017dc5d308b0_0, 0, 1;
    %wait E_0000017dc5cd3850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017dc5d308b0_0, 0, 1;
T_5.10 ;
    %load/vec4 v0000017dc5d30c70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_0000017dc5cd3190;
    %jmp T_5.10;
T_5.11 ;
    %delay 1000, 0;
    %vpi_call 2 106 "$display", "Layer 2 Output (first 20 values with random input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017dc5d30770_0, 0, 32;
T_5.12 ;
    %load/vec4 v0000017dc5d30770_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0000017dc5d30b30_0;
    %load/vec4 v0000017dc5d30770_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000017dc5cb3c30_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_0000017dc5cc0b70;
    %load/vec4 v0000017dc5d30b30_0;
    %load/vec4 v0000017dc5d30770_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 108 "$display", "[%2d] = %f (hex: %h)", v0000017dc5d30770_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v0000017dc5d30770_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017dc5d30770_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %vpi_call 2 114 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 115 "$display", "Layer 2 Test Complete" {0 0 0};
    %vpi_call 2 116 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer2_discriminator_tb.v";
    "layer2_discriminator.v";
